Partition Merge report for Lab1Demo
Sun May 19 19:58:26 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Changed Logic Entities
  6. Partition Merge Rapid Recompile Table of Modified Assignments
  7. Connections to In-System Debugging Instance "auto_signaltap_0"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Sun May 19 19:58:25 2019           ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                   ; Lab1Demo                                        ;
; Top-level Entity Name           ; TOP_Schematic                                   ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 3,743 / 41,910 ( 9 % )                          ;
; Total registers                 ; 4974                                            ;
; Total pins                      ; 98 / 499 ( 20 % )                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 503,936 / 5,662,720 ( 9 % )                     ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                                 ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                                   ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                                   ;
; Total PLLs                      ; 0 / 15 ( 0 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                    ;
+--------------------------------+----------------+--------------------------+------------------------+-------------------------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents                              ;
+--------------------------------+----------------+--------------------------+------------------------+-------------------------------------------------+
; Top                            ; User-created   ; Hybrid (Rapid Recompile) ; Source File            ;                                                 ;
; audio_codec_controller:inst2   ; User-created   ; Source File              ; Source File            ; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2 ;
; sld_hub:auto_hub               ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub                                ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0                  ;
; hard_block:auto_generated_inst ; Auto-generated ; Hybrid (Rapid Recompile) ; Source File            ; hard_block:auto_generated_inst                  ;
+--------------------------------+----------------+--------------------------+------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                          ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Top                            ; Engaged                ; 94.02% (4137 / 4400)           ; 91.59% (4030 / 4400)          ;       ;
; sld_hub:auto_hub               ; Engaged                ; 100.00% (325 / 325)            ; 100.00% (325 / 325)           ;       ;
; sld_signaltap:auto_signaltap_0 ; Engaged                ; 100.00% (7208 / 7208)          ; 100.00% (7208 / 7208)         ;       ;
; hard_block:auto_generated_inst ; Engaged                ; 100.00% (23 / 23)              ; 100.00% (23 / 23)             ;       ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+


+-----------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities ;
+-------------------------------------+---------------------------+
; Changed Logic Entities              ; Number of Changed Nodes   ;
+-------------------------------------+---------------------------+
; |TOP_Schematic|Invader_move:mv1     ; 236                       ;
; |TOP_Schematic|square_object:inst6  ; 119                       ;
; |TOP_Schematic|controller:inst46    ; 35                        ;
; |TOP_Schematic|VGA_Controller:VGA   ; 34                        ;
; |TOP_Schematic|square_object:inst7  ; 10                        ;
; |TOP_Schematic|square_object:inst17 ; 8                         ;
; |TOP_Schematic|square_object:inst21 ; 8                         ;
; |TOP_Schematic|square_object:inst29 ; 8                         ;
; |TOP_Schematic|MonsterBitMap:inst34 ; 1                         ;
+-------------------------------------+---------------------------+


+----------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments  ;
+----------------------+--------+----------------+---------------+
; Modified Assignments ; Target ; Previous Value ; Current Value ;
+----------------------+--------+----------------+---------------+
; SYNTHESIS_ONLY_QIP   ;        ; ON             ; --            ;
+----------------------+--------+----------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                        ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                            ; Details                                                                                                                                                        ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50~input                               ; N/A                                                                                                                                                            ;
; btxLoc[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[0]                  ; N/A                                                                                                                                                            ;
; btxLoc[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[0]                  ; N/A                                                                                                                                                            ;
; btxLoc[10]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[10]                 ; N/A                                                                                                                                                            ;
; btxLoc[10]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[10]                 ; N/A                                                                                                                                                            ;
; btxLoc[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[1]                  ; N/A                                                                                                                                                            ;
; btxLoc[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[1]                  ; N/A                                                                                                                                                            ;
; btxLoc[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[2]                  ; N/A                                                                                                                                                            ;
; btxLoc[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[2]                  ; N/A                                                                                                                                                            ;
; btxLoc[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[3]                  ; N/A                                                                                                                                                            ;
; btxLoc[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[3]                  ; N/A                                                                                                                                                            ;
; btxLoc[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[4]                  ; N/A                                                                                                                                                            ;
; btxLoc[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[4]                  ; N/A                                                                                                                                                            ;
; btxLoc[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[5]                  ; N/A                                                                                                                                                            ;
; btxLoc[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[5]                  ; N/A                                                                                                                                                            ;
; btxLoc[6]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[6]                  ; N/A                                                                                                                                                            ;
; btxLoc[6]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[6]                  ; N/A                                                                                                                                                            ;
; btxLoc[7]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[7]                  ; N/A                                                                                                                                                            ;
; btxLoc[7]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[7]                  ; N/A                                                                                                                                                            ;
; btxLoc[8]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[8]                  ; N/A                                                                                                                                                            ;
; btxLoc[8]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[8]                  ; N/A                                                                                                                                                            ;
; btxLoc[9]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[9]                  ; N/A                                                                                                                                                            ;
; btxLoc[9]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[9]                  ; N/A                                                                                                                                                            ;
; btyLoc[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[0]                  ; N/A                                                                                                                                                            ;
; btyLoc[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[0]                  ; N/A                                                                                                                                                            ;
; btyLoc[10]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[10]                 ; N/A                                                                                                                                                            ;
; btyLoc[10]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[10]                 ; N/A                                                                                                                                                            ;
; btyLoc[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[1]                  ; N/A                                                                                                                                                            ;
; btyLoc[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[1]                  ; N/A                                                                                                                                                            ;
; btyLoc[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[2]                  ; N/A                                                                                                                                                            ;
; btyLoc[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[2]                  ; N/A                                                                                                                                                            ;
; btyLoc[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[3]                  ; N/A                                                                                                                                                            ;
; btyLoc[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[3]                  ; N/A                                                                                                                                                            ;
; btyLoc[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[4]                  ; N/A                                                                                                                                                            ;
; btyLoc[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[4]                  ; N/A                                                                                                                                                            ;
; btyLoc[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[5]                  ; N/A                                                                                                                                                            ;
; btyLoc[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[5]                  ; N/A                                                                                                                                                            ;
; btyLoc[6]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[6]                  ; N/A                                                                                                                                                            ;
; btyLoc[6]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[6]                  ; N/A                                                                                                                                                            ;
; btyLoc[7]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[7]                  ; N/A                                                                                                                                                            ;
; btyLoc[7]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[7]                  ; N/A                                                                                                                                                            ;
; btyLoc[8]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[8]                  ; N/A                                                                                                                                                            ;
; btyLoc[8]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[8]                  ; N/A                                                                                                                                                            ;
; btyLoc[9]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[9]                  ; N/A                                                                                                                                                            ;
; btyLoc[9]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[9]                  ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiExsT[0]                 ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiExsT[0]                 ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiExs[0]~1                ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiExs[0]~1                ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiUpd             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiUpd~0                   ; N/A                                                                                                                                                            ;
; controller:inst46|btiUpd             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiUpd~0                   ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btpExsT[0]                 ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btpExsT[0]                 ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btpExs[0]~3                ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btpExs[0]~3                ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|invDwn             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invDwn~1                   ; N/A                                                                                                                                                            ;
; controller:inst46|invDwn             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invDwn~1                   ; N/A                                                                                                                                                            ;
; controller:inst46|invDwnT            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invDwnT                    ; N/A                                                                                                                                                            ;
; controller:inst46|invDwnT            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invDwnT                    ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][0]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][0]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][10]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][10]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][11]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][11]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][12]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][12]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][13]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][13]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][14]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][14]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][15]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][15]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][1]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][1]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][2]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][2]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][3]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][3]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][4]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][4]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][5]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][5]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][6]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][6]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][7]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][7]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][8]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][8]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][9]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[0][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[0][9]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][0]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][0]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][10]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][10]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][11]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][11]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][12]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][12]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][13]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][13]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][14]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][14]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][15]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][15]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][1]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][1]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][2]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][2]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][3]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][3]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][4]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][4]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][5]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][5]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][6]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][6]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][7]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][7]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][8]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][8]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][9]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[1][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[1][9]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][0]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][0]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][10]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][10]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][11]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][11]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][12]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][12]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][13]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][13]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][14]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][14]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][15]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][15]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][1]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][1]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][2]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][2]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][3]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][3]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][4]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][4]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][5]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][5]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][6]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][6]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][7]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][7]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][8]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][8]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][9]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[2][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[2][9]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][0]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][0]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][10]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][10]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][11]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][11]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][12]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][12]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][13]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][13]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][14]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][14]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][15]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][15]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][1]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][1]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][2]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][2]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][3]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][3]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][4]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][4]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][5]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][5]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][6]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][6]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][7]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][7]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][8]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][8]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][9]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[3][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[3][9]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][0]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][0]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][10]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][10]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][11]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][11]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][12]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][12]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][13]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][13]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][14]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][14]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][15]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][15]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][1]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][1]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][2]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][2]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][3]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][3]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][4]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][4]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][5]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][5]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][6]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][6]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][7]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][7]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][8]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][8]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][9]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[4][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[4][9]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][0]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][0]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][10]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][10]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][11]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][11]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][12]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][12]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][13]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][13]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][14]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][14]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][15]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][15]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][1]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][1]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][2]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][2]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][3]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][3]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][4]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][4]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][5]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][5]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][6]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][6]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][7]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][7]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][8]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][8]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][9]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[5][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[5][9]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][0]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][0]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][10]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][10]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][11]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][11]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][12]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][12]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][13]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][13]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][14]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][14]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][15]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][15]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][1]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][1]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][2]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][2]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][3]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][3]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][4]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][4]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][5]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][5]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][6]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][6]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][7]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][7]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][8]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][8]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][9]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[6][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[6][9]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][0]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][0]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][10]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][10]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][11]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][11]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][12]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][12]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][13]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][13]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][14]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][14]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][15]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][15]              ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][1]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][1]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][2]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][2]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][3]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][3]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][4]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][4]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][5]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][5]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][6]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][6]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][7]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][7]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][8]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][8]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][9]               ; N/A                                                                                                                                                            ;
; controller:inst46|invExs[7][9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invExs[7][9]               ; N/A                                                                                                                                                            ;
; controller:inst46|invI[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invI[0]                    ; N/A                                                                                                                                                            ;
; controller:inst46|invI[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invI[0]                    ; N/A                                                                                                                                                            ;
; controller:inst46|invI[10]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[10]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[11]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[11]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[12]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[12]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[13]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[13]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[14]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[14]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[15]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[15]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[16]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[16]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[17]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[17]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[18]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[18]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[19]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[19]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invI[1]                    ; N/A                                                                                                                                                            ;
; controller:inst46|invI[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invI[1]                    ; N/A                                                                                                                                                            ;
; controller:inst46|invI[20]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[20]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[21]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[21]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[22]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[22]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[23]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[23]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[24]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[24]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[25]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[25]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[26]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[26]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[27]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[27]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[28]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[28]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[29]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[29]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invI[2]                    ; N/A                                                                                                                                                            ;
; controller:inst46|invI[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invI[2]                    ; N/A                                                                                                                                                            ;
; controller:inst46|invI[30]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[30]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[31]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[31]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|invI[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|invI[4]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[4]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[5]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[5]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[6]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[6]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[7]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[7]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[8]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[8]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[9]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[9]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invJ[0]                    ; N/A                                                                                                                                                            ;
; controller:inst46|invJ[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invJ[0]                    ; N/A                                                                                                                                                            ;
; controller:inst46|invJ[10]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[10]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[11]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[11]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[12]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[12]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[13]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[13]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[14]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[14]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[15]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[15]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[16]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[16]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[17]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[17]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[18]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[18]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[19]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[19]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invJ[1]                    ; N/A                                                                                                                                                            ;
; controller:inst46|invJ[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invJ[1]                    ; N/A                                                                                                                                                            ;
; controller:inst46|invJ[20]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[20]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[21]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[21]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[22]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[22]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[23]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[23]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[24]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[24]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[25]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[25]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[26]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[26]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[27]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[27]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[28]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[28]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[29]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[29]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invJ[2]                    ; N/A                                                                                                                                                            ;
; controller:inst46|invJ[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invJ[2]                    ; N/A                                                                                                                                                            ;
; controller:inst46|invJ[30]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[30]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[31]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[31]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invJ[3]                    ; N/A                                                                                                                                                            ;
; controller:inst46|invJ[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invJ[3]                    ; N/A                                                                                                                                                            ;
; controller:inst46|invJ[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|invJ[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                          ; N/A                                                                                                                                                            ;
; controller:inst46|invJ[5]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[5]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[6]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[6]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[7]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[7]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[8]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[8]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[9]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[9]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|lrrExs             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|lrrExs~1                   ; N/A                                                                                                                                                            ;
; controller:inst46|lrrExs             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|lrrExs~1                   ; N/A                                                                                                                                                            ;
; controller:inst46|oneSec             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; one_sec_counter:sec|one_sec                  ; N/A                                                                                                                                                            ;
; controller:inst46|oneSec             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; one_sec_counter:sec|one_sec                  ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.EndGame     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.EndGame             ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.EndGame     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.EndGame             ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.InitGame    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.InitGame            ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.InitGame    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.InitGame            ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.RegularGame ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.RegularGame         ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.RegularGame ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.RegularGame         ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.StartGame   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.StartGame~_wirecell ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.StartGame   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.StartGame~_wirecell ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[0]                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[0]                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[1]                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[1]                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[2]                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[2]                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[3]                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[3]                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[4]                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[4]                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[5]                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[5]                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[6]                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[6]                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                   ;
+-----------------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; Name                                                                        ; Partition ; Type          ; Location           ; Status                                      ;
+-----------------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; AUD_ADCDAT                                                                  ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- AUD_ADCDAT                                                           ; Top       ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|AUD_ADCDAT~input     ; Top       ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                             ;           ;               ;                    ;                                             ;
; AUD_ADCLRCK                                                                 ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- AUD_ADCLRCK                                                          ; Top       ; Bidir Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|AUD_ADCLRCK~output   ; Top       ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                             ;           ;               ;                    ;                                             ;
; AUD_BCLK                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- AUD_BCLK                                                             ; Top       ; Bidir Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|AUD_BCLK~output      ; Top       ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                             ;           ;               ;                    ;                                             ;
; AUD_DACDAT                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- AUD_DACDAT                                                           ; Top       ; Output Pad    ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|AUD_DACDAT~output    ; Top       ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                             ;           ;               ;                    ;                                             ;
; AUD_DACLRCK                                                                 ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- AUD_DACLRCK                                                          ; Top       ; Bidir Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|AUD_DACLRCK~output   ; Top       ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                             ;           ;               ;                    ;                                             ;
; AUD_I2C_SCLK                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- AUD_I2C_SCLK                                                         ; Top       ; Output Pad    ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|AUD_I2C_SCLK~output  ; Top       ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                             ;           ;               ;                    ;                                             ;
; AUD_I2C_SDAT                                                                ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- AUD_I2C_SDAT                                                         ; Top       ; Bidir Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|AUD_I2C_SDAT~output  ; Top       ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                             ;           ;               ;                    ;                                             ;
; AUD_XCK                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- AUD_XCK                                                              ; Top       ; Output Pad    ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|AUD_XCK~output       ; Top       ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                             ;           ;               ;                    ;                                             ;
; CLOCK_50                                                                    ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- CLOCK_50                                                             ; Top       ; Input Pad     ; IOPAD_X32_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- CLOCK_50~input                                                       ; Top       ; Input Buffer  ; IOIBUF_X32_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX0[0]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[0]                                                              ; Top       ; Output Pad    ; IOPAD_X60_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[0]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X60_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX0[1]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[1]                                                              ; Top       ; Output Pad    ; IOPAD_X80_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[1]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X80_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX0[2]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[2]                                                              ; Top       ; Output Pad    ; IOPAD_X50_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[2]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X50_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX0[3]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[3]                                                              ; Top       ; Output Pad    ; IOPAD_X50_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[3]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X50_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX0[4]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[4]                                                              ; Top       ; Output Pad    ; IOPAD_X56_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[4]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X56_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX0[5]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[5]                                                              ; Top       ; Output Pad    ; IOPAD_X58_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[5]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X58_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX0[6]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[6]                                                              ; Top       ; Output Pad    ; IOPAD_X56_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[6]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X56_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX1[0]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[0]                                                              ; Top       ; Output Pad    ; IOPAD_X52_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[0]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X52_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX1[1]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[1]                                                              ; Top       ; Output Pad    ; IOPAD_X52_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[1]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X52_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX1[2]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[2]                                                              ; Top       ; Output Pad    ; IOPAD_X52_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[2]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X52_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX1[3]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[3]                                                              ; Top       ; Output Pad    ; IOPAD_X64_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[3]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X64_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX1[4]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[4]                                                              ; Top       ; Output Pad    ; IOPAD_X66_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[4]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X66_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX1[5]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[5]                                                              ; Top       ; Output Pad    ; IOPAD_X50_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[5]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X50_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX1[6]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[6]                                                              ; Top       ; Output Pad    ; IOPAD_X60_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[6]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X60_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX2[0]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[0]                                                              ; Top       ; Output Pad    ; IOPAD_X88_Y0_N1    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[0]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X88_Y0_N3   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX2[1]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[1]                                                              ; Top       ; Output Pad    ; IOPAD_X56_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[1]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X56_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX2[2]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[2]                                                              ; Top       ; Output Pad    ; IOPAD_X68_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[2]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X68_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX2[3]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[3]                                                              ; Top       ; Output Pad    ; IOPAD_X68_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[3]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X68_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX2[4]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[4]                                                              ; Top       ; Output Pad    ; IOPAD_X72_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[4]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X72_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX2[5]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[5]                                                              ; Top       ; Output Pad    ; IOPAD_X50_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[5]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X50_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX2[6]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[6]                                                              ; Top       ; Output Pad    ; IOPAD_X52_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[6]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X52_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX3[0]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[0]                                                              ; Top       ; Output Pad    ; IOPAD_X84_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[0]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X84_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX3[1]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[1]                                                              ; Top       ; Output Pad    ; IOPAD_X80_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[1]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X80_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX3[2]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[2]                                                              ; Top       ; Output Pad    ; IOPAD_X76_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[2]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X76_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX3[3]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[3]                                                              ; Top       ; Output Pad    ; IOPAD_X84_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[3]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X84_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX3[4]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[4]                                                              ; Top       ; Output Pad    ; IOPAD_X76_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[4]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X76_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX3[5]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[5]                                                              ; Top       ; Output Pad    ; IOPAD_X72_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[5]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X72_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX3[6]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[6]                                                              ; Top       ; Output Pad    ; IOPAD_X82_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[6]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X82_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX4[0]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[0]                                                              ; Top       ; Output Pad    ; IOPAD_X82_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[0]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X82_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX4[1]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[1]                                                              ; Top       ; Output Pad    ; IOPAD_X66_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[1]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X66_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX4[2]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[2]                                                              ; Top       ; Output Pad    ; IOPAD_X78_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[2]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X78_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX4[3]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[3]                                                              ; Top       ; Output Pad    ; IOPAD_X78_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[3]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X78_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX4[4]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[4]                                                              ; Top       ; Output Pad    ; IOPAD_X64_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[4]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X64_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX4[5]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[5]                                                              ; Top       ; Output Pad    ; IOPAD_X74_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[5]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X74_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX4[6]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[6]                                                              ; Top       ; Output Pad    ; IOPAD_X66_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[6]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X66_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX5[0]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[0]                                                              ; Top       ; Output Pad    ; IOPAD_X70_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[0]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X70_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX5[1]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[1]                                                              ; Top       ; Output Pad    ; IOPAD_X54_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[1]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X54_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX5[2]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[2]                                                              ; Top       ; Output Pad    ; IOPAD_X70_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[2]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X70_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX5[3]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[3]                                                              ; Top       ; Output Pad    ; IOPAD_X62_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[3]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X62_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX5[4]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[4]                                                              ; Top       ; Output Pad    ; IOPAD_X66_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[4]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X66_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX5[5]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[5]                                                              ; Top       ; Output Pad    ; IOPAD_X62_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[5]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X62_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX5[6]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[6]                                                              ; Top       ; Output Pad    ; IOPAD_X88_Y0_N18   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[6]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X88_Y0_N20  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; KEY[1]                                                                      ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- KEY[1]                                                               ; Top       ; Input Pad     ; IOPAD_X22_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[1]~input                                                         ; Top       ; Input Buffer  ; IOIBUF_X22_Y0_N52  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; KEY[2]                                                                      ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- KEY[2]                                                               ; Top       ; Input Pad     ; IOPAD_X36_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[2]~input                                                         ; Top       ; Input Buffer  ; IOIBUF_X36_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; KEY[3]                                                                      ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- KEY[3]                                                               ; Top       ; Input Pad     ; IOPAD_X36_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[3]~input                                                         ; Top       ; Input Buffer  ; IOIBUF_X36_Y0_N18  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; LEDR[0]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[0]                                                              ; Top       ; Output Pad    ; IOPAD_X89_Y11_N43  ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[0]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X89_Y11_N45 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; MICROPHON_LED                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- MICROPHON_LED                                                        ; Top       ; Output Pad    ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|MICROPHON_LED~output ; Top       ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                             ;           ;               ;                    ;                                             ;
; PS2_CLK                                                                     ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- PS2_CLK                                                              ; Top       ; Input Pad     ; IOPAD_X89_Y11_N60  ; Preserved from Post-Fit or Imported Netlist ;
;     -- PS2_CLK~input                                                        ; Top       ; Input Buffer  ; IOIBUF_X89_Y11_N61 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; PS2_DAT                                                                     ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- PS2_DAT                                                              ; Top       ; Input Pad     ; IOPAD_X89_Y9_N37   ; Preserved from Post-Fit or Imported Netlist ;
;     -- PS2_DAT~input                                                        ; Top       ; Input Buffer  ; IOIBUF_X89_Y9_N38  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; SW[0]                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[0]                                                                ; Top       ; Input Pad     ; IOPAD_X89_Y21_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[0]~input                                                          ; Top       ; Input Buffer  ; IOIBUF_X89_Y21_N4  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; SW[1]                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[1]                                                                ; Top       ; Input Pad     ; IOPAD_X89_Y25_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[1]~input                                                          ; Top       ; Input Buffer  ; IOIBUF_X89_Y25_N21 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; SW[2]                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[2]                                                                ; Top       ; Input Pad     ; IOPAD_X89_Y21_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[2]~input                                                          ; Top       ; Input Buffer  ; IOIBUF_X89_Y21_N38 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; SW[3]                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[3]                                                                ; Top       ; Input Pad     ; IOPAD_X89_Y25_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[3]~input                                                          ; Top       ; Input Buffer  ; IOIBUF_X89_Y25_N55 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; SW[4]                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[4]                                                                ; Top       ; Input Pad     ; IOPAD_X89_Y20_N43  ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[4]~input                                                          ; Top       ; Input Buffer  ; IOIBUF_X89_Y20_N44 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; SW[5]                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[5]                                                                ; Top       ; Input Pad     ; IOPAD_X89_Y20_N60  ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[5]~input                                                          ; Top       ; Input Buffer  ; IOIBUF_X89_Y20_N61 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; SW[6]                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[6]                                                                ; Top       ; Input Pad     ; IOPAD_X89_Y20_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[6]~input                                                          ; Top       ; Input Buffer  ; IOIBUF_X89_Y20_N78 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; SW[7]                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[7]                                                                ; Top       ; Input Pad     ; IOPAD_X89_Y25_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[7]~input                                                          ; Top       ; Input Buffer  ; IOIBUF_X89_Y25_N38 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; SW[8]                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[8]                                                                ; Top       ; Input Pad     ; IOPAD_X89_Y20_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[8]~input                                                          ; Top       ; Input Buffer  ; IOIBUF_X89_Y20_N95 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; SW[9]                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[9]                                                                ; Top       ; Input Pad     ; IOPAD_X89_Y21_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[9]~input                                                          ; Top       ; Input Buffer  ; IOIBUF_X89_Y21_N21 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_BLANK_N                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_BLANK_N                                                          ; Top       ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- VGA_BLANK_N~output                                                   ; Top       ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_B[0]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[0]                                                             ; Top       ; Output Pad    ; IOPAD_X62_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[0]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X62_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_B[1]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[1]                                                             ; Top       ; Output Pad    ; IOPAD_X62_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[1]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X62_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_B[2]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[2]                                                             ; Top       ; Output Pad    ; IOPAD_X54_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[2]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X54_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_B[3]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[3]                                                             ; Top       ; Output Pad    ; IOPAD_X60_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[3]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X60_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_B[4]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[4]                                                             ; Top       ; Output Pad    ; IOPAD_X58_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[4]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X58_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_B[5]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[5]                                                             ; Top       ; Output Pad    ; IOPAD_X58_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[5]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X58_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_B[6]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[6]                                                             ; Top       ; Output Pad    ; IOPAD_X54_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[6]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X54_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_B[7]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[7]                                                             ; Top       ; Output Pad    ; IOPAD_X54_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[7]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X54_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_CLK                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_CLK                                                              ; Top       ; Output Pad    ; IOPAD_X68_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_CLK~output                                                       ; Top       ; Output Buffer ; IOOBUF_X68_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_G[0]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[0]                                                             ; Top       ; Output Pad    ; IOPAD_X76_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[0]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X76_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_G[1]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[1]                                                             ; Top       ; Output Pad    ; IOPAD_X74_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[1]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X74_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_G[2]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[2]                                                             ; Top       ; Output Pad    ; IOPAD_X78_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[2]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X78_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_G[3]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[3]                                                             ; Top       ; Output Pad    ; IOPAD_X72_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[3]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X72_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_G[4]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[4]                                                             ; Top       ; Output Pad    ; IOPAD_X74_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[4]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X74_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_G[5]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[5]                                                             ; Top       ; Output Pad    ; IOPAD_X64_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[5]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X64_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_G[6]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[6]                                                             ; Top       ; Output Pad    ; IOPAD_X72_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[6]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X72_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_G[7]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[7]                                                             ; Top       ; Output Pad    ; IOPAD_X70_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[7]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X70_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_HS                                                                      ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_HS                                                               ; Top       ; Output Pad    ; IOPAD_X60_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_HS~output                                                        ; Top       ; Output Buffer ; IOOBUF_X60_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_R[0]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[0]                                                             ; Top       ; Output Pad    ; IOPAD_X82_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[0]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X82_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_R[1]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[1]                                                             ; Top       ; Output Pad    ; IOPAD_X82_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[1]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X82_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_R[2]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[2]                                                             ; Top       ; Output Pad    ; IOPAD_X80_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[2]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X80_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_R[3]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[3]                                                             ; Top       ; Output Pad    ; IOPAD_X80_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[3]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X80_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_R[4]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[4]                                                             ; Top       ; Output Pad    ; IOPAD_X84_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[4]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X84_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_R[5]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[5]                                                             ; Top       ; Output Pad    ; IOPAD_X86_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[5]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X86_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_R[6]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[6]                                                             ; Top       ; Output Pad    ; IOPAD_X84_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[6]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X84_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_R[7]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[7]                                                             ; Top       ; Output Pad    ; IOPAD_X76_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[7]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X76_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_SYNC_N                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_SYNC_N                                                           ; Top       ; Output Pad    ; IOPAD_X70_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_SYNC_N~output                                                    ; Top       ; Output Buffer ; IOOBUF_X70_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_VS                                                                      ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_VS                                                               ; Top       ; Output Pad    ; IOPAD_X58_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_VS~output                                                        ; Top       ; Output Buffer ; IOOBUF_X58_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; altera_reserved_tck                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tck                                                  ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tck~input                                            ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                             ;           ;               ;                    ;                                             ;
; altera_reserved_tdi                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tdi                                                  ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdi~input                                            ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                             ;           ;               ;                    ;                                             ;
; altera_reserved_tdo                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- altera_reserved_tdo                                                  ; Top       ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdo~output                                           ; Top       ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                             ;           ;               ;                    ;                                             ;
; altera_reserved_tms                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tms                                                  ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tms~input                                            ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.btxLoc_0_                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.btxLoc_10_                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.btxLoc_1_                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.btxLoc_2_                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.btxLoc_3_                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.btxLoc_4_                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.btxLoc_5_                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.btxLoc_6_                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.btxLoc_7_                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.btxLoc_8_                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.btxLoc_9_                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.btyLoc_0_                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.btyLoc_10_                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.btyLoc_1_                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.btyLoc_2_                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.btyLoc_3_                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.btyLoc_4_                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.btyLoc_5_                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.btyLoc_6_                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.btyLoc_7_                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.btyLoc_8_                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.btyLoc_9_                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btiExsT_0_                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btiExsT_1_                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btiExsT_2_                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btiExsT_3_                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btiExs_0_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btiExs_1_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btiExs_2_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btiExs_3_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btiUpd                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btpExsT_0_                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btpExsT_1_                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btpExsT_2_                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btpExsT_3_                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btpExs_0_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btpExs_1_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btpExs_2_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btpExs_3_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invDwn                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invDwnT                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_0__0_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_0__10_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_0__11_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_0__12_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_0__13_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_0__14_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_0__15_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_0__1_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_0__2_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_0__3_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_0__4_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_0__5_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_0__6_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_0__7_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_0__8_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_0__9_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_1__0_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_1__10_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_1__11_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_1__12_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_1__13_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_1__14_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_1__15_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_1__1_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_1__2_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_1__3_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_1__4_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_1__5_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_1__6_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_1__7_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_1__8_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_1__9_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_2__0_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_2__10_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_2__11_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_2__12_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_2__13_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_2__14_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_2__15_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_2__1_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_2__2_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_2__3_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_2__4_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_2__5_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_2__6_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_2__7_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_2__8_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_2__9_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_3__0_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_3__10_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_3__11_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_3__12_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_3__13_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_3__14_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_3__15_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_3__1_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_3__2_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_3__3_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_3__4_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_3__5_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_3__6_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_3__7_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_3__8_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_3__9_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_4__0_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_4__10_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_4__11_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_4__12_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_4__13_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_4__14_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_4__15_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_4__1_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_4__2_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_4__3_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_4__4_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_4__5_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_4__6_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_4__7_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_4__8_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_4__9_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_5__0_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_5__10_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_5__11_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_5__12_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_5__13_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_5__14_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_5__15_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_5__1_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_5__2_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_5__3_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_5__4_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_5__5_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_5__6_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_5__7_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_5__8_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_5__9_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_6__0_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_6__10_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_6__11_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_6__12_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_6__13_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_6__14_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_6__15_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_6__1_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_6__2_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_6__3_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_6__4_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_6__5_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_6__6_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_6__7_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_6__8_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_6__9_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_7__0_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_7__10_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_7__11_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_7__12_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_7__13_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_7__14_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_7__15_                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_7__1_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_7__2_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_7__3_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_7__4_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_7__5_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_7__6_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_7__7_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_7__8_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invExs_7__9_                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invI_0_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invI_1_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invI_2_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invI_3_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invJ_0_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invJ_1_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invJ_2_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invJ_3_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invJ_4_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_lrrExs                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_oneSec                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_prt_st.EndGame                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_prt_st.InitGame                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_prt_st.RegularGame                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_prt_st.StartGame                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_rndNum_0_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_rndNum_1_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_rndNum_2_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_rndNum_3_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_rndNum_4_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_rndNum_5_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_rndNum_6_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; resetN                                                                      ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- resetN                                                               ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- resetN~input                                                         ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                             ;           ;               ;                    ;                                             ;
+-----------------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+


+--------------------------------------------------------------+
; Partition Merge Resource Usage Summary                       ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 4301           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 4023           ;
;     -- 7 input functions                    ; 117            ;
;     -- 6 input functions                    ; 1292           ;
;     -- 5 input functions                    ; 790            ;
;     -- 4 input functions                    ; 416            ;
;     -- <=3 input functions                  ; 1408           ;
;                                             ;                ;
; Dedicated logic registers                   ; 4974           ;
;                                             ;                ;
; I/O pins                                    ; 98             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 503936         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; HSSI RX PCSs                                ; 0 / 9 ( 0 % )  ;
; HSSI PMA RX Deserializers                   ; 0 / 9 ( 0 % )  ;
; HSSI TX PCSs                                ; 0 / 9 ( 0 % )  ;
; HSSI PMA TX Serializers                     ; 0 / 9 ( 0 % )  ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2391           ;
; Total fan-out                               ; 36791          ;
; Average fan-out                             ; 3.27           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 4            ; 16           ; 64           ; 1            ; 64     ; None ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4            ; 16           ; 64           ; 1            ; 64     ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qk84:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 2048         ; 246          ; 2048         ; 246          ; 503808 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Sun May 19 19:58:18 2019
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo --merge=on --recompile=on
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "audio_codec_controller:inst2"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 415 of its 525 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 110 missing sources or connections.
Info (35002): Resolved and merged 4 partition(s)
Info (35026): Attempting to remove 142 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left_ack~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left_ack"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right_ack~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right_ack"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left_valid~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left_valid"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[0]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[0]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[1]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[1]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[2]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[2]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[3]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[3]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[4]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[4]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[5]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[5]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[6]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[6]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[7]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[7]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[8]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[8]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[9]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[9]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[10]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[10]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[11]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[11]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[12]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[12]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[13]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[13]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[14]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[14]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[15]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[15]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right_valid~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right_valid"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[0]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[0]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[1]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[1]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[2]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[2]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[3]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[3]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[4]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[4]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[5]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[5]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[6]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[6]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[7]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[7]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[8]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[8]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[9]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[9]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[10]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[10]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[11]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[11]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[12]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[12]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[13]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[13]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[14]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[14]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[15]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[15]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|CLOCK_50~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|CLOCK_50"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|resetN~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|resetN"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[15]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[15]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[14]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[14]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[13]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[13]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[12]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[12]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[11]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[11]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[10]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[10]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[9]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[9]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[8]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[8]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[7]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[7]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[6]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[6]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[5]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[5]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[4]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[4]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[3]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[3]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[2]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[2]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[1]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[1]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[0]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[0]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[15]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[15]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[14]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[14]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[13]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[13]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[12]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[12]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[11]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[11]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[10]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[10]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[9]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[9]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[8]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[8]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[7]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[7]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[6]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[6]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[5]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[5]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[4]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[4]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[3]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[3]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[2]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[2]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[1]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[1]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[0]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[0]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|MICROPHON_ON~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|MICROPHON_ON"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 265 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|DACDATA_ACK" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|DACDATA_ACK" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA_VALID" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[1]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[2]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[4]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[5]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[6]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[7]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[8]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[9]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[10]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[11]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[12]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[13]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[14]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[15]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA_VALID" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[1]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[2]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[4]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[5]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[6]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[7]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[8]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[9]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[10]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[11]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[12]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[13]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[14]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[15]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff3" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff2" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ena" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[1]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[2]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[4]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[5]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[6]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[7]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[8]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[9]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[10]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[11]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[12]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[13]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[14]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[15]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff3" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff2" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ena" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[1]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[2]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[4]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[5]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[6]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[7]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[8]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[9]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[10]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[11]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[12]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[13]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[14]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[15]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff1" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xq[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff1" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xq[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[4]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[4]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[5][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[7][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[4][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[2]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[1]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[6][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[13][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[15][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[12][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[14][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[21][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[23][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[20][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[22][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[29][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[31][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[28][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[30][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[5][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[7][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[4][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[2]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[1]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[6][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[13][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[15][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[12][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[14][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[21][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[23][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[20][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[22][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[29][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[31][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[28][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[30][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode73w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode93w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode63w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[1][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[3][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[0][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[2][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode83w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode165w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode185w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode155w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[9][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[11][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[8][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[10][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode175w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode256w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode276w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode246w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[17][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[19][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[16][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[18][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode266w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode347w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode367w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode337w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[25][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[27][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[24][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[26][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode357w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode73w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode93w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode63w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[1][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[3][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[0][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[2][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode83w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode165w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode185w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode155w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[9][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[11][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[8][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[10][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode175w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode256w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode276w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode246w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[17][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[19][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[16][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[18][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode266w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode347w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode367w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode337w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[25][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[27][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[24][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[26][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode357w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode33w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode53w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode16w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode43w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode125w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode145w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode114w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode135w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode216w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode236w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode205w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode226w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode307w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode327w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode296w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode317w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode33w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode53w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode16w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode43w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode125w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode145w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode114w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode135w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode216w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode236w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode205w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode226w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode307w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode327w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode296w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode317w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info (21057): Implemented 7755 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 77 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 7599 logic cells
    Info (21064): Implemented 52 RAM segments
Info: Quartus Prime Partition Merge was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 5101 megabytes
    Info: Processing ended: Sun May 19 19:58:26 2019
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:06


