// Seed: 728029726
module module_0 ();
  logic id_0;
  assign id_0 = 1'b0;
  assign id_0 = 1 ^ id_0;
  logic id_1;
  assign id_0 = id_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  input id_5;
  input id_4;
  output id_3;
  output id_2;
  inout id_1;
  assign id_6 = 1'b0;
  always @(posedge id_1) begin
    if (id_1) begin
      id_1 <= 1'h0;
    end else if (id_5) begin
      if (id_4) id_2 <= 1'h0 - id_1;
      else if (id_5) id_3 <= 1 ? id_4 : 1;
      else begin
        id_3 <= id_1;
      end
    end
  end
  always @(posedge 1 or 1) id_2 = id_5;
  reg id_6 = id_5;
endmodule
