
synpwrap -msg -prj "CIC_First_Implementation_synplify.tcl" -log "CIC_First_Implementation.srf"
Copyright (C) 1992-2023 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.13.0.56.2
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />
###########################################################[
Running in Lattice mode

                               Synplify Pro (R) 

               Version U-2023.03L-SP1 for linux64 - Aug 10, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/linux_a_64/mbin/synbatch
Install:     /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
Hostname:    user-HP-ProBook-450-G5
Date:        Sun May 26 11:45:10 2024
Version:     U-2023.03L-SP1

Arguments:   -product synplify_base -batch CIC_First_Implementation_synplify.tcl
ProductType: synplify_pro




log file: "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/CIC_First_Implementation.srr"
Running: First_Implementation in foreground

Running proj_1|First_Implementation

Running Flow: compile (Compile) on proj_1|First_Implementation
# Sun May 26 11:45:10 2024

Running Flow: compile_flow (Compile Process) on proj_1|First_Implementation
# Sun May 26 11:45:10 2024

Running: compiler (Compile Input) on proj_1|First_Implementation
# Sun May 26 11:45:10 2024
Process ID: 41029
Copied /home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/synwork/CIC_First_Implementation_comp.srs to /home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/CIC_First_Implementation.srs

compiler completed
# Sun May 26 11:45:11 2024

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|First_Implementation
# Sun May 26 11:45:11 2024
Process ID: 41080

multi_srs_gen completed
# Sun May 26 11:45:12 2024

Return Code: 0
Run Time:00h:00m:01s
Copied /home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/synwork/CIC_First_Implementation_mult.srs to /home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/CIC_First_Implementation.srs
Copied /home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/CIC_First_Implementation.srr to /home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/CIC_First_Implementation.srf
Complete: Compile Process on proj_1|First_Implementation

Running: premap (Premap) on proj_1|First_Implementation
# Sun May 26 11:45:12 2024
Process ID: 41095

premap completed
# Sun May 26 11:45:13 2024

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on proj_1|First_Implementation

Running Flow: map (Map) on proj_1|First_Implementation
# Sun May 26 11:45:13 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|First_Implementation
# Sun May 26 11:45:13 2024
Process ID: 41116
Copied /home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/synwork/CIC_First_Implementation_m.srm to /home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/CIC_First_Implementation.srm

fpga_mapper completed
# Sun May 26 11:45:15 2024

Return Code: 0
Run Time:00h:00m:02s
Complete: Map on proj_1|First_Implementation
Copied /home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/CIC_First_Implementation.srr to /home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/CIC_First_Implementation.srf
Complete: Logic Synthesis on proj_1|First_Implementation
TCL script complete: "CIC_First_Implementation_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/proj_1.prj
batch mode default:no
Child process exit with 0.

==contents of CIC_First_Implementation.srf
#Build: Synplify Pro (R) U-2023.03L-SP1, Build 153R, Aug 10 2023
#install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
#OS: Linux 
#Hostname: user-HP-ProBook-450-G5

# Sun May 26 11:45:10 2024

#Implementation: First_Implementation


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys HDL Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys Verilog Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v" (library work)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v" (library work)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/comb.sv" (library work)
@I::"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv" (library work)
@I::"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/integrator.sv" (library work)
@I::"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv" (library work)
@N|stack limit increased to max
Verilog syntax check successful!
File /home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv changed - recompiling
Selecting top level module cic
@N: CG364 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":1:7:1:15|Synthesizing module decimator in library work.

	W=32'b00000000000000000000000000001010
	R=32'b00000000000000000000000001100100
	RW=32'b00000000000000000000000000100000
   Generated name = decimator_10s_100s_32s
Running optimization stage 1 on decimator_10s_100s_32s .......
Finished optimization stage 1 on decimator_10s_100s_32s (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":1:7:1:9|Synthesizing module cic in library work.
@N: CG364 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/integrator.sv":1:7:1:16|Synthesizing module integrator in library work.

	IW=32'b00000000000000000000000000000101
	OW=32'b00000000000000000000000000001010
   Generated name = integrator_5s_10s
@W: CG532 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/integrator.sv":33:0:33:6|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on integrator_5s_10s .......
Finished optimization stage 1 on integrator_5s_10s (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@W: CS263 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":33:24:33:44|Port-width mismatch for port i_data. The port definition is 5 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":33:24:33:44|Port-width mismatch for port i_data. The port definition is 5 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":33:24:33:44|Port-width mismatch for port i_data. The port definition is 5 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":33:24:33:44|Port-width mismatch for port i_data. The port definition is 5 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":33:24:33:44|Port-width mismatch for port i_data. The port definition is 5 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":33:24:33:44|Port-width mismatch for port i_data. The port definition is 5 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":33:24:33:44|Port-width mismatch for port i_data. The port definition is 5 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":33:24:33:44|Port-width mismatch for port i_data. The port definition is 5 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":33:24:33:44|Port-width mismatch for port i_data. The port definition is 5 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.
@N: CG364 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/comb.sv":1:7:1:10|Synthesizing module comb in library work.

	IW=32'b00000000000000000000000000001010
	OW=32'b00000000000000000000000000001010
	N=32'b00000000000000000000000000000001
   Generated name = comb_10s_10s_1s
@W: CG390 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/comb.sv":29:21:29:26|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/comb.sv":29:57:29:62|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/comb.sv":40:0:40:6|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on comb_10s_10s_1s .......
@A: CL282 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/comb.sv":19:0:19:8|Feedback mux created for signal delay[0][9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on comb_10s_10s_1s (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@W: CG532 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":89:4:89:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on cic .......
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":48:4:48:17|Removing instance decimator_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":71:15:71:23|Removing instance genblk2[9].comb_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":71:15:71:23|Removing instance genblk2[8].comb_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":71:15:71:23|Removing instance genblk2[7].comb_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":71:15:71:23|Removing instance genblk2[6].comb_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":71:15:71:23|Removing instance genblk2[5].comb_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":71:15:71:23|Removing instance genblk2[4].comb_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":71:15:71:23|Removing instance genblk2[3].comb_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":71:15:71:23|Removing instance genblk2[2].comb_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":71:15:71:23|Removing instance genblk2[1].comb_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":29:12:29:26|Removing instance genblk1[9].integrator_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":29:12:29:26|Removing instance genblk1[8].integrator_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":29:12:29:26|Removing instance genblk1[7].integrator_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":29:12:29:26|Removing instance genblk1[6].integrator_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":29:12:29:26|Removing instance genblk1[5].integrator_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":29:12:29:26|Removing instance genblk1[4].integrator_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":29:12:29:26|Removing instance genblk1[3].integrator_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":29:12:29:26|Removing instance genblk1[2].integrator_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":29:12:29:26|Removing instance genblk1[1].integrator_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on cic (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
Running optimization stage 2 on comb_10s_10s_1s .......
Finished optimization stage 2 on comb_10s_10s_1s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
Running optimization stage 2 on integrator_5s_10s .......
Finished optimization stage 2 on integrator_5s_10s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
Running optimization stage 2 on cic .......
@A: CL153 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":59:26:59:34|*Unassigned bits of o_data[9:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":60:11:60:20|*Unassigned bits of o_ready are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":7:16:7:20|Input i_clk is unused.
@N: CL159 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":8:16:8:22|Input i_reset is unused.
@N: CL159 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":9:16:9:19|Input i_ce is unused.
@N: CL159 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":10:32:10:37|Input i_data is unused.
Finished optimization stage 2 on cic (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
Running optimization stage 2 on decimator_10s_100s_32s .......
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Pruning register bits 31 to 7 of decimator_counter[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on decimator_10s_100s_32s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/synwork/layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 26 11:45:10 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 26 11:45:10 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/synwork/CIC_First_Implementation_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 33MB peak: 33MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 26 11:45:10 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 26 11:45:12 2024

###########################################################]
Premap Report

# Sun May 26 11:45:12 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys Lattice Technology Pre-mapping, Version map202303lat, Build 132R, Built Aug 31 2023 03:56:57, @4910518


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 212MB peak: 212MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 224MB peak: 224MB)

@A: MF827 |No constraint file specified.
@L: /home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/CIC_First_Implementation_scck.rpt 
See clock summary report "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/CIC_First_Implementation_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 233MB peak: 233MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 233MB peak: 233MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 238MB peak: 238MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 240MB peak: 240MB)

NConnInternalConnection caching is on

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


mixed edge conversion for GCC is OFF

Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=208 on top level netlist cic 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)



Clock Summary
******************

          Start     Requested     Requested     Clock     Clock     Clock
Level     Clock     Frequency     Period        Type      Group     Load 
-------------------------------------------------------------------------
=========================================================================



Clock Load Summary
***********************

          Clock     Source     Clock Pin       Non-clock Pin     Non-clock Pin
Clock     Load      Pin        Seq Example     Seq Example       Comb Example 
------------------------------------------------------------------------------
==============================================================================

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 26 11:45:13 2024

###########################################################]
Map & Optimize Report

# Sun May 26 11:45:13 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys Lattice Technology Mapper, Version map202303lat, Build 132R, Built Aug 31 2023 03:56:57, @4910518


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 212MB peak: 212MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 224MB peak: 224MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 224MB peak: 224MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 229MB peak: 229MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 239MB peak: 239MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 287MB peak: 287MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 287MB peak: 287MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 287MB peak: 287MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 287MB peak: 287MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   0 /         0

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)

Writing Analyst data base /home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/synwork/CIC_First_Implementation_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 288MB peak: 288MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: /home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/CIC_First_Implementation.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 295MB peak: 295MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 295MB peak: 295MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 295MB peak: 295MB)



##### START OF TIMING REPORT #####[
# Timing report written on Sun May 26 11:45:15 2024
#


Top view:               cic
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 295MB peak: 295MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 295MB peak: 295MB)

---------------------------------------
Resource Usage Report
Part: lfe5u_85f-6

Register bits: 0 of 83640 (0%)
PIC Latch:       0
I/O cells:       11


Details:
GSR:            1
OB:             11
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 295MB peak: 295MB)

Process took 0h:00m:01s realtime, 0h:00m:02s cputime
# Sun May 26 11:45:15 2024

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "ECP5U" -d LFE5U-85F -path "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation" -path "/home/user/SDR-HLS/New Modules/MyCIC"   "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/CIC_First_Implementation.edi" "CIC_First_Implementation.ngo"   
edif2ngd:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="R"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="OW"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="IW"  />
Writing the design to CIC_First_Implementation.ngo...

Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 31 MB


ngdbuild  -a "ECP5U" -d LFE5U-85F  -p "/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data"  -p "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation" -p "/home/user/SDR-HLS/New Modules/MyCIC"  "CIC_First_Implementation.ngo" "CIC_First_Implementation.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'CIC_First_Implementation.ngo' ...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="i_clk" arg2="i_clk"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="i_reset" arg2="i_reset"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="i_ce" arg2="i_ce"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="i_data[0]" arg2="i_data[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="i_data[1]" arg2="i_data[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="i_data[2]" arg2="i_data[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="i_data[3]" arg2="i_data[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="i_data[4]" arg2="i_data[4]"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="8"  />

Design Results:
     14 blocks expanded
Complete the first expansion.
Writing 'CIC_First_Implementation.ngd' ...
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 69 MB


map -a "ECP5U" -p LFE5U-85F -t CABGA381 -s 6 -oc Commercial   "CIC_First_Implementation.ngd" -o "CIC_First_Implementation_map.ncd" -pr "CIC_First_Implementation.prf" -mp "CIC_First_Implementation.mrp" -lpf "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/CIC_First_Implementation_synplify.lpf" -lpf "/home/user/SDR-HLS/New Modules/MyCIC/CIC.lpf"             
map:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: CIC_First_Implementation.ngd
   Picdevice="LFE5U-85F"

   Pictype="CABGA381"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5U-85FCABGA381, Performance used: 6.

Loading device for application map from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.

Running general design DRC...

Removing unused logic...

Optimizing...

    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="i_clk"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="i_reset"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="i_ce"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="i_data[4:0](4)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="i_data[4:0](3)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="i_data[4:0](2)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="i_data[4:0](1)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="i_data[4:0](0)"  />



Design Summary:
   Number of registers:      0 out of 84255 (0%)
      PFU registers:            0 out of 83640 (0%)
      PIO registers:            0 out of   615 (0%)
   Number of SLICEs:         0 out of 41820 (0%)
      SLICEs as Logic/ROM:      0 out of 41820 (0%)
      SLICEs as RAM:            0 out of 31365 (0%)
      SLICEs as Carry:          0 out of 41820 (0%)
   Number of LUT4s:          0 out of 83640 (0%)
      Number used as logic LUTs:          0
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 11 out of 205 (5%)
   Number of block RAMs:  0 out of 208 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  0 out of 4 (0%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 312 (0 %)
   Number of Used DSP ALU Sites:  0 out of 156 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 312 (0 %)
   Number of clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
 

   Number of warnings:  8
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 232 MB

Dumping design to file CIC_First_Implementation_map.ncd.

mpartrce -p "CIC_First_Implementation.p2t" -f "CIC_First_Implementation.p3t" -tf "CIC_First_Implementation.pt" "CIC_First_Implementation_map.ncd" "CIC_First_Implementation.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "CIC_First_Implementation_map.ncd"
Sun May 26 11:45:16 2024

PAR: Place And Route Diamond (64-bit) 3.13.0.56.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1:par_low_skew_clock_net=0 CIC_First_Implementation_map.ncd CIC_First_Implementation.dir/5_1.ncd CIC_First_Implementation.prf
Preference file: CIC_First_Implementation.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file CIC_First_Implementation_map.ncd.
Design name: cic
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application par from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)      11/365           3% used
                     11/205           5% bonded

   SLICE              0/41820         0% used



Number of Signals: 0
Number of Connections: 0

Pin Constraint Summary:
   0 out of 11 pins locked (0% locked).


No signal is selected as Global Set/Reset.
.
Starting Placer Phase 0.

Finished Placer Phase 0.  REAL time: 7 secs 

Starting Placer Phase 1.

Placer score = 0.
Finished Placer Phase 1.  REAL time: 7 secs 

Starting Placer Phase 2.
.
Placer score =  0
Finished Placer Phase 2.  REAL time: 7 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 12 (0%)
  GR_PCLK    : 0 out of 12 (0%)
  PLL        : 0 out of 4 (0%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:

  PRIMARY  : 0 out of 16 (0%)

Quadrant TR Clocks:

  PRIMARY  : 0 out of 16 (0%)

Quadrant BL Clocks:

  PRIMARY  : 0 out of 16 (0%)

Quadrant BR Clocks:

  PRIMARY  : 0 out of 16 (0%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


+
I/O Usage Summary (final):
   11 out of 365 (3.0%) PIO sites used.
   11 out of 205 (5.4%) bonded PIO sites used.
   Number of PIO comps: 11; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 1 / 27 (  3%) | 2.5V       | -          | -          |
| 1        | 3 / 33 (  9%) | 2.5V       | -          | -          |
| 2        | 1 / 34 (  2%) | 2.5V       | -          | -          |
| 3        | 2 / 33 (  6%) | 2.5V       | -          | -          |
| 6        | 2 / 33 (  6%) | 2.5V       | -          | -          |
| 7        | 2 / 32 (  6%) | 2.5V       | -          | -          |
| 8        | 0 / 13 (  0%) | -          | -          | -          |
+----------+---------------+------------+------------+------------+

Total placer CPU time: 7 secs 

Dumping design to file CIC_First_Implementation.dir/5_1.ncd.

    <postMsg mid="60001135" type="Info"    dynamic="0" navigation="0"  />
Timing score: 0 

Dumping design to file CIC_First_Implementation.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Worst  slack<hold /<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold /<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 7 secs 
Total REAL time to completion: 8 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "CIC_First_Implementation.pt" -o "CIC_First_Implementation.twr" "CIC_First_Implementation.ncd" "CIC_First_Implementation.prf"
trce:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file CIC_First_Implementation.ncd.
Design name: cic
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Sun May 26 11:45:28 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o CIC_First_Implementation.twr -gui CIC_First_Implementation.ncd CIC_First_Implementation.prf 
Design file:     CIC_First_Implementation.ncd
Preference file: CIC_First_Implementation.prf
Device,speed:    LFE5U-85F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 0 paths, 0 nets, and 0 connections (100.00% coverage)

--------------------------------------------------------------------------------

Total CPU Time: 2 secs 
Total REAL Time: 3 secs 
Peak Memory Usage: 482 MB


tmcheck -par "CIC_First_Implementation.par" 

bitgen -w "CIC_First_Implementation.ncd" -f "CIC_First_Implementation.t2b" -e -s "/home/user/SDR-HLS/New Modules/MyCIC/CIC.sec" -k "/home/user/SDR-HLS/New Modules/MyCIC/CIC.bek" "CIC_First_Implementation.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file CIC_First_Implementation.ncd.
Design name: cic
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application Bitgen from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.

Running DRC.
    <postMsg mid="71001181" type="Warning" dynamic="1" navigation="0" arg0="0"  />
DRC detected 0 errors and 1 warnings.
Reading Preference File from CIC_First_Implementation.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by sa5p00.acd ###"  />
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.4**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                         JTAG**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                          2.5**  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.27.
 
Saving bit stream in "CIC_First_Implementation.bit".
Total CPU Time: 14 secs 
Total REAL Time: 15 secs 
Peak Memory Usage: 798 MB
