Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 10 12:11:48 2023
| Host         : DESKTOP-7O22A40 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fourCounter_timing_summary_routed.rpt -pb fourCounter_timing_summary_routed.pb -rpx fourCounter_timing_summary_routed.rpx -warn_on_violation
| Design       : fourCounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    10          
TIMING-18  Warning           Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: cd/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.996        0.000                      0                   98        0.129        0.000                      0                   98        4.500        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
myClock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myClock             6.996        0.000                      0                   98        0.129        0.000                      0                   98        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        myClock                     
(none)                      myClock       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myClock
  To Clock:  myClock

Setup :            0  Failing Endpoints,  Worst Slack        6.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.996ns  (required time - arrival time)
  Source:                 upp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/outt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.996ns (33.672%)  route 1.962ns (66.328%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.634     5.155    clock_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  upp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  upp_reg[0]/Q
                         net (fo=6, routed)           1.277     6.950    c0/upp[0]
    SLICE_X60Y37         LUT4 (Prop_lut4_I2_O)        0.150     7.100 r  c0/outt[1]_i_2/O
                         net (fo=1, routed)           0.685     7.785    c0/outt[1]_i_2_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I0_O)        0.328     8.113 r  c0/outt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.113    c0/outt[1]_i_1_n_0
    SLICE_X61Y37         FDRE                                         r  c0/outt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.514    14.855    c0/clock_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  c0/outt_reg[1]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X61Y37         FDRE (Setup_fdre_C_D)        0.029    15.109    c0/outt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  6.996    

Slack (MET) :             7.158ns  (required time - arrival time)
  Source:                 c0/outt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.994ns (35.524%)  route 1.804ns (64.476%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.633     5.154    c0/clock_IBUF_BUFG
    SLICE_X60Y37         FDSE                                         r  c0/outt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDSE (Prop_fdse_C_Q)         0.518     5.672 r  c0/outt_reg[0]/Q
                         net (fo=10, routed)          1.167     6.839    c0/a[0][0]
    SLICE_X62Y37         LUT4 (Prop_lut4_I0_O)        0.150     6.989 r  c0/downn[2]_i_2/O
                         net (fo=2, routed)           0.637     7.626    c2/downn_reg[3]
    SLICE_X63Y37         LUT6 (Prop_lut6_I4_O)        0.326     7.952 r  c2/downn[2]_i_1/O
                         net (fo=1, routed)           0.000     7.952    c2_n_7
    SLICE_X63Y37         FDRE                                         r  downn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.515    14.856    clock_IBUF_BUFG
    SLICE_X63Y37         FDRE                                         r  downn_reg[2]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X63Y37         FDRE (Setup_fdre_C_D)        0.029    15.110    downn_reg[2]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -7.952    
  -------------------------------------------------------------------
                         slack                                  7.158    

Slack (MET) :             7.162ns  (required time - arrival time)
  Source:                 c0/outt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downn_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.994ns (35.550%)  route 1.802ns (64.450%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.633     5.154    c0/clock_IBUF_BUFG
    SLICE_X60Y37         FDSE                                         r  c0/outt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDSE (Prop_fdse_C_Q)         0.518     5.672 r  c0/outt_reg[0]/Q
                         net (fo=10, routed)          1.167     6.839    c0/a[0][0]
    SLICE_X62Y37         LUT4 (Prop_lut4_I0_O)        0.150     6.989 r  c0/downn[2]_i_2/O
                         net (fo=2, routed)           0.635     7.624    c2/downn_reg[3]
    SLICE_X63Y37         LUT6 (Prop_lut6_I2_O)        0.326     7.950 r  c2/downn[3]_i_1/O
                         net (fo=1, routed)           0.000     7.950    c2_n_2
    SLICE_X63Y37         FDRE                                         r  downn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.515    14.856    clock_IBUF_BUFG
    SLICE_X63Y37         FDRE                                         r  downn_reg[3]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X63Y37         FDRE (Setup_fdre_C_D)        0.031    15.112    downn_reg[3]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                  7.162    

Slack (MET) :             7.169ns  (required time - arrival time)
  Source:                 c1/outt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.999ns (35.838%)  route 1.789ns (64.162%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.633     5.154    c1/clock_IBUF_BUFG
    SLICE_X60Y37         FDSE                                         r  c1/outt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDSE (Prop_fdse_C_Q)         0.518     5.672 f  c1/outt_reg[3]/Q
                         net (fo=12, routed)          1.053     6.725    c1/a[1][3]
    SLICE_X62Y37         LUT4 (Prop_lut4_I0_O)        0.154     6.879 r  c1/upp[2]_i_2/O
                         net (fo=2, routed)           0.736     7.615    c1/outt_reg[3]_0
    SLICE_X62Y38         LUT5 (Prop_lut5_I0_O)        0.327     7.942 r  c1/upp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.942    c1_n_2
    SLICE_X62Y38         FDRE                                         r  upp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.516    14.857    clock_IBUF_BUFG
    SLICE_X62Y38         FDRE                                         r  upp_reg[2]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y38         FDRE (Setup_fdre_C_D)        0.029    15.111    upp_reg[2]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -7.942    
  -------------------------------------------------------------------
                         slack                                  7.169    

Slack (MET) :             7.175ns  (required time - arrival time)
  Source:                 s8/outt_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/boutt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.766ns (27.522%)  route 2.017ns (72.478%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.632     5.153    s8/clock_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  s8/outt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.518     5.671 f  s8/outt_reg/Q
                         net (fo=9, routed)           0.827     6.498    s8/set9
    SLICE_X63Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.622 f  s8/outt[2]_i_4/O
                         net (fo=14, routed)          1.190     7.812    c3/outt_reg[2]_0
    SLICE_X63Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.936 r  c3/boutt_i_1__1/O
                         net (fo=1, routed)           0.000     7.936    c3/boutt_i_1__1_n_0
    SLICE_X63Y37         FDRE                                         r  c3/boutt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.515    14.856    c3/clock_IBUF_BUFG
    SLICE_X63Y37         FDRE                                         r  c3/boutt_reg/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X63Y37         FDRE (Setup_fdre_C_D)        0.031    15.112    c3/boutt_reg
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  7.175    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 s8/outt_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/coutt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.796ns (28.295%)  route 2.017ns (71.705%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.632     5.153    s8/clock_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  s8/outt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.518     5.671 f  s8/outt_reg/Q
                         net (fo=9, routed)           0.827     6.498    s8/set9
    SLICE_X63Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.622 f  s8/outt[2]_i_4/O
                         net (fo=14, routed)          1.190     7.812    c3/outt_reg[2]_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I3_O)        0.154     7.966 r  c3/coutt_i_1__1/O
                         net (fo=1, routed)           0.000     7.966    c3/coutt_i_1__1_n_0
    SLICE_X63Y37         FDRE                                         r  c3/coutt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.515    14.856    c3/clock_IBUF_BUFG
    SLICE_X63Y37         FDRE                                         r  c3/coutt_reg/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X63Y37         FDRE (Setup_fdre_C_D)        0.075    15.156    c3/coutt_reg
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                  7.189    

Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 downn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/outt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.937ns (34.073%)  route 1.813ns (65.927%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.634     5.155    clock_IBUF_BUFG
    SLICE_X63Y37         FDRE                                         r  downn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  downn_reg[3]/Q
                         net (fo=9, routed)           1.235     6.847    c3/downn[0]
    SLICE_X62Y36         LUT5 (Prop_lut5_I2_O)        0.154     7.001 r  c3/outt[2]_i_2/O
                         net (fo=1, routed)           0.578     7.578    c3/outt[2]_i_2_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.327     7.905 r  c3/outt[2]_i_1/O
                         net (fo=1, routed)           0.000     7.905    c3/outt[2]_i_1_n_0
    SLICE_X63Y36         FDRE                                         r  c3/outt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.514    14.855    c3/clock_IBUF_BUFG
    SLICE_X63Y36         FDRE                                         r  c3/outt_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X63Y36         FDRE (Setup_fdre_C_D)        0.032    15.126    c3/outt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -7.905    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.223ns  (required time - arrival time)
  Source:                 s8/outt_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/boutt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.766ns (27.856%)  route 1.984ns (72.144%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.632     5.153    s8/clock_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  s8/outt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.518     5.671 f  s8/outt_reg/Q
                         net (fo=9, routed)           0.827     6.498    s8/set9
    SLICE_X63Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.622 f  s8/outt[2]_i_4/O
                         net (fo=14, routed)          1.157     7.779    c2/outt_reg[2]_0
    SLICE_X61Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.903 r  c2/boutt_i_1__0/O
                         net (fo=1, routed)           0.000     7.903    c2/boutt_i_1__0_n_0
    SLICE_X61Y37         FDRE                                         r  c2/boutt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.514    14.855    c2/clock_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  c2/boutt_reg/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X61Y37         FDRE (Setup_fdre_C_D)        0.032    15.126    c2/boutt_reg
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  7.223    

Slack (MET) :             7.240ns  (required time - arrival time)
  Source:                 s8/outt_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/coutt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.792ns (28.532%)  route 1.984ns (71.468%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.632     5.153    s8/clock_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  s8/outt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.518     5.671 f  s8/outt_reg/Q
                         net (fo=9, routed)           0.827     6.498    s8/set9
    SLICE_X63Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.622 f  s8/outt[2]_i_4/O
                         net (fo=14, routed)          1.157     7.779    c2/outt_reg[2]_0
    SLICE_X61Y37         LUT5 (Prop_lut5_I3_O)        0.150     7.929 r  c2/coutt_i_1__0/O
                         net (fo=1, routed)           0.000     7.929    c2/coutt_i_1__0_n_0
    SLICE_X61Y37         FDRE                                         r  c2/coutt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.514    14.855    c2/clock_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  c2/coutt_reg/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X61Y37         FDRE (Setup_fdre_C_D)        0.075    15.169    c2/coutt_reg
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  7.240    

Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 c1/outt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/outt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.994ns (36.936%)  route 1.697ns (63.064%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.633     5.154    c1/clock_IBUF_BUFG
    SLICE_X60Y37         FDSE                                         r  c1/outt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDSE (Prop_fdse_C_Q)         0.518     5.672 r  c1/outt_reg[0]/Q
                         net (fo=9, routed)           0.849     6.522    c1/a[1][0]
    SLICE_X61Y36         LUT5 (Prop_lut5_I0_O)        0.150     6.672 r  c1/outt[2]_i_2/O
                         net (fo=1, routed)           0.848     7.519    c1/outt[2]_i_2_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.326     7.845 r  c1/outt[2]_i_1/O
                         net (fo=1, routed)           0.000     7.845    c1/outt[2]_i_1_n_0
    SLICE_X61Y36         FDRE                                         r  c1/outt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.513    14.854    c1/clock_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  c1/outt_reg[2]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y36         FDRE (Setup_fdre_C_D)        0.031    15.124    c1/outt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  7.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 de8/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s7/outt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.791%)  route 0.077ns (29.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.592     1.475    de8/clock_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  de8/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  de8/q2_reg/Q
                         net (fo=3, routed)           0.077     1.693    de8/q2
    SLICE_X64Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.738 r  de8/outt_i_1__6/O
                         net (fo=1, routed)           0.000     1.738    s7/outt
    SLICE_X64Y37         FDRE                                         r  s7/outt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.862     1.989    s7/clock_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  s7/outt_reg/C
                         clock pessimism             -0.501     1.488    
    SLICE_X64Y37         FDRE (Hold_fdre_C_D)         0.121     1.609    s7/outt_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 de8/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s7/state_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.256%)  route 0.079ns (29.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.592     1.475    de8/clock_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  de8/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  de8/q2_reg/Q
                         net (fo=3, routed)           0.079     1.695    de8/q2
    SLICE_X64Y37         LUT5 (Prop_lut5_I1_O)        0.045     1.740 r  de8/out/O
                         net (fo=1, routed)           0.000     1.740    s7/ddown_0
    SLICE_X64Y37         FDRE                                         r  s7/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.862     1.989    s7/clock_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  s7/state_reg/C
                         clock pessimism             -0.501     1.488    
    SLICE_X64Y37         FDRE (Hold_fdre_C_D)         0.121     1.609    s7/state_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 downn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/outt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.064%)  route 0.087ns (31.936%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.591     1.474    clock_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  downn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  downn_reg[1]/Q
                         net (fo=9, routed)           0.087     1.702    c1/downn[0]
    SLICE_X60Y37         LUT5 (Prop_lut5_I3_O)        0.045     1.747 r  c1/outt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.747    c1/outt[3]_i_1_n_0
    SLICE_X60Y37         FDSE                                         r  c1/outt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.860     1.987    c1/clock_IBUF_BUFG
    SLICE_X60Y37         FDSE                                         r  c1/outt_reg[3]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X60Y37         FDSE (Hold_fdse_C_D)         0.121     1.608    c1/outt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 de1/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/outt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.593     1.476    de1/clock_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  de1/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  de1/q1_reg/Q
                         net (fo=3, routed)           0.110     1.727    de1/q1
    SLICE_X64Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.772 r  de1/outt_i_1/O
                         net (fo=1, routed)           0.000     1.772    s0/outt
    SLICE_X64Y38         FDRE                                         r  s0/outt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.864     1.991    s0/clock_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  s0/outt_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y38         FDRE (Hold_fdre_C_D)         0.120     1.609    s0/outt_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 de3/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2/state_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.593     1.476    de3/clock_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  de3/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  de3/q1_reg/Q
                         net (fo=3, routed)           0.110     1.727    de3/q1
    SLICE_X64Y39         LUT5 (Prop_lut5_I2_O)        0.045     1.772 r  de3/out/O
                         net (fo=1, routed)           0.000     1.772    s2/dup_1
    SLICE_X64Y39         FDRE                                         r  s2/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.864     1.991    s2/clock_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  s2/state_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.120     1.609    s2/state_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 de5/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s4/state_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.594     1.477    de5/clock_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  de5/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  de5/q1_reg/Q
                         net (fo=3, routed)           0.110     1.728    de5/q1
    SLICE_X64Y40         LUT5 (Prop_lut5_I2_O)        0.045     1.773 r  de5/out/O
                         net (fo=1, routed)           0.000     1.773    s4/ddown_3
    SLICE_X64Y40         FDRE                                         r  s4/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.865     1.992    s4/clock_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  s4/state_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X64Y40         FDRE (Hold_fdre_C_D)         0.120     1.610    s4/state_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 de1/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/state_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.593     1.476    de1/clock_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  de1/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  de1/q1_reg/Q
                         net (fo=3, routed)           0.114     1.731    de1/q1
    SLICE_X64Y38         LUT5 (Prop_lut5_I2_O)        0.045     1.776 r  de1/out/O
                         net (fo=1, routed)           0.000     1.776    s0/dup_3
    SLICE_X64Y38         FDRE                                         r  s0/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.864     1.991    s0/clock_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  s0/state_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y38         FDRE (Hold_fdre_C_D)         0.121     1.610    s0/state_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 de3/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2/outt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.593     1.476    de3/clock_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  de3/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  de3/q1_reg/Q
                         net (fo=3, routed)           0.114     1.731    de3/q1
    SLICE_X64Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.776 r  de3/outt_i_1__1/O
                         net (fo=1, routed)           0.000     1.776    s2/outt
    SLICE_X64Y39         FDRE                                         r  s2/outt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.864     1.991    s2/clock_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  s2/outt_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.121     1.610    s2/outt_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 de5/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s4/outt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.594     1.477    de5/clock_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  de5/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  de5/q1_reg/Q
                         net (fo=3, routed)           0.114     1.732    de5/q1
    SLICE_X64Y40         LUT6 (Prop_lut6_I2_O)        0.045     1.777 r  de5/outt_i_1__3/O
                         net (fo=1, routed)           0.000     1.777    s4/outt
    SLICE_X64Y40         FDRE                                         r  s4/outt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.865     1.992    s4/clock_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  s4/outt_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X64Y40         FDRE (Hold_fdre_C_D)         0.121     1.611    s4/outt_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 de7/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s6/state_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.593     1.476    de7/clock_IBUF_BUFG
    SLICE_X62Y39         FDRE                                         r  de7/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  de7/q1_reg/Q
                         net (fo=3, routed)           0.098     1.715    de7/q1
    SLICE_X63Y39         LUT5 (Prop_lut5_I2_O)        0.045     1.760 r  de7/out/O
                         net (fo=1, routed)           0.000     1.760    s6/ddown_1
    SLICE_X63Y39         FDRE                                         r  s6/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.864     1.991    s6/clock_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  s6/state_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X63Y39         FDRE (Hold_fdre_C_D)         0.091     1.580    s6/state_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myClock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y37   downn_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y37   downn_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y37   downn_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y37   downn_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y37   upp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y38   upp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y38   upp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y37   upp_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X60Y37   c0/outt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   downn_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   downn_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y37   downn_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y37   downn_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   downn_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   downn_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   downn_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   downn_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   upp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   upp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   downn_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   downn_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y37   downn_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y37   downn_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   downn_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   downn_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   downn_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   downn_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   upp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   upp_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.405ns  (logic 4.173ns (56.357%)  route 3.232ns (43.643%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDRE                         0.000     0.000 r  num_reg[1]/C
    SLICE_X64Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  num_reg[1]/Q
                         net (fo=7, routed)           0.843     1.361    e/Q[1]
    SLICE_X65Y34         LUT4 (Prop_lut4_I3_O)        0.124     1.485 r  e/out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.389     3.874    out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.405 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.405    out[0]
    U7                                                                r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.377ns  (logic 4.392ns (59.535%)  route 2.985ns (40.465%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDRE                         0.000     0.000 r  num_reg[3]/C
    SLICE_X64Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  num_reg[3]/Q
                         net (fo=7, routed)           0.828     1.346    e/Q[3]
    SLICE_X65Y34         LUT4 (Prop_lut4_I0_O)        0.152     1.498 r  e/out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.157     3.655    out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.722     7.377 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.377    out[2]
    U5                                                                r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.281ns  (logic 4.351ns (59.757%)  route 2.930ns (40.243%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE                         0.000     0.000 r  num_reg[0]/C
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  num_reg[0]/Q
                         net (fo=7, routed)           0.826     1.282    e/Q[0]
    SLICE_X65Y34         LUT4 (Prop_lut4_I1_O)        0.152     1.434 r  e/out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.104     3.538    out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.743     7.281 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.281    out[4]
    U8                                                                r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.265ns  (logic 4.146ns (57.072%)  route 3.119ns (42.928%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDRE                         0.000     0.000 r  num_reg[3]/C
    SLICE_X64Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  num_reg[3]/Q
                         net (fo=7, routed)           0.828     1.346    e/Q[3]
    SLICE_X65Y34         LUT4 (Prop_lut4_I0_O)        0.124     1.470 r  e/out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.291     3.761    out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.265 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.265    out[1]
    V5                                                                r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.174ns  (logic 4.386ns (61.132%)  route 2.788ns (38.868%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDRE                         0.000     0.000 r  num_reg[1]/C
    SLICE_X64Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  num_reg[1]/Q
                         net (fo=7, routed)           0.838     1.356    e/Q[1]
    SLICE_X65Y34         LUT4 (Prop_lut4_I3_O)        0.154     1.510 r  e/out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.950     3.460    out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.714     7.174 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.174    out[6]
    W7                                                                r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.110ns  (logic 4.171ns (58.664%)  route 2.939ns (41.336%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDRE                         0.000     0.000 r  num_reg[1]/C
    SLICE_X64Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  num_reg[1]/Q
                         net (fo=7, routed)           0.838     1.356    e/Q[1]
    SLICE_X65Y34         LUT4 (Prop_lut4_I2_O)        0.124     1.480 r  e/out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.101     3.581    out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.110 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.110    out[5]
    W6                                                                r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.047ns  (logic 4.116ns (58.402%)  route 2.931ns (41.598%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE                         0.000     0.000 r  num_reg[0]/C
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  num_reg[0]/Q
                         net (fo=7, routed)           0.826     1.282    e/Q[0]
    SLICE_X65Y34         LUT4 (Prop_lut4_I2_O)        0.124     1.406 r  e/out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.105     3.511    out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.047 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.047    out[3]
    V8                                                                r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.056ns  (logic 4.028ns (66.519%)  route 2.028ns (33.481%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE                         0.000     0.000 r  anode_reg[3]/C
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  anode_reg[3]/Q
                         net (fo=1, routed)           2.028     2.546    anode_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     6.056 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.056    anode[3]
    W4                                                                r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.041ns  (logic 4.178ns (69.166%)  route 1.863ns (30.834%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE                         0.000     0.000 r  anode_reg[2]/C
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  anode_reg[2]/Q
                         net (fo=1, routed)           1.863     2.341    anode_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.700     6.041 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.041    anode[2]
    V4                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.830ns  (logic 4.021ns (68.965%)  route 1.809ns (31.035%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE                         0.000     0.000 r  anode_reg[0]/C
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  anode_reg[0]/Q
                         net (fo=1, routed)           1.809     2.327    anode_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     5.830 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.830    anode[0]
    U2                                                                r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkcou_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.246ns (62.107%)  route 0.150ns (37.893%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE                         0.000     0.000 r  clkcou_reg[1]/C
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  clkcou_reg[1]/Q
                         net (fo=9, routed)           0.150     0.298    clkcou[1]
    SLICE_X64Y33         LUT2 (Prop_lut2_I1_O)        0.098     0.396 r  anode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.396    anode[0]_i_1_n_0
    SLICE_X64Y33         FDRE                                         r  anode_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.246ns (61.486%)  route 0.154ns (38.514%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE                         0.000     0.000 r  clkcou_reg[1]/C
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  clkcou_reg[1]/Q
                         net (fo=9, routed)           0.154     0.302    clkcou[1]
    SLICE_X64Y33         LUT2 (Prop_lut2_I1_O)        0.098     0.400 r  anode[1]_i_1/O
                         net (fo=1, routed)           0.000     0.400    anode[1]_i_1_n_0
    SLICE_X64Y33         FDRE                                         r  anode_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.249ns (61.773%)  route 0.154ns (38.227%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE                         0.000     0.000 r  clkcou_reg[1]/C
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  clkcou_reg[1]/Q
                         net (fo=9, routed)           0.154     0.302    clkcou[1]
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.101     0.403 r  anode[2]_i_1/O
                         net (fo=1, routed)           0.000     0.403    anode[2]_i_1_n_0
    SLICE_X64Y33         FDRE                                         r  anode_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.246ns (59.017%)  route 0.171ns (40.983%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE                         0.000     0.000 r  clkcou_reg[0]/C
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  clkcou_reg[0]/Q
                         net (fo=10, routed)          0.171     0.319    clkcou[0]
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.098     0.417 r  anode[3]_i_1/O
                         net (fo=1, routed)           0.000     0.417    anode[3]_i_1_n_0
    SLICE_X64Y33         FDRE                                         r  anode_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkcou_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.250ns (59.407%)  route 0.171ns (40.593%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE                         0.000     0.000 r  clkcou_reg[0]/C
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  clkcou_reg[0]/Q
                         net (fo=10, routed)          0.171     0.319    clkcou[0]
    SLICE_X64Y33         LUT2 (Prop_lut2_I1_O)        0.102     0.421 r  clkcou[1]_i_1/O
                         net (fo=1, routed)           0.000     0.421    clkcou[1]_i_1_n_0
    SLICE_X64Y33         FDRE                                         r  clkcou_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.246ns (55.193%)  route 0.200ns (44.807%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE                         0.000     0.000 r  clkcou_reg[0]/C
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  clkcou_reg[0]/Q
                         net (fo=10, routed)          0.200     0.348    c0/Q[0]
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.098     0.446 r  c0/num[0]_i_1/O
                         net (fo=1, routed)           0.000     0.446    c0_n_9
    SLICE_X63Y34         FDRE                                         r  num_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.246ns (55.070%)  route 0.201ns (44.930%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE                         0.000     0.000 r  clkcou_reg[0]/C
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  clkcou_reg[0]/Q
                         net (fo=10, routed)          0.201     0.349    c0/Q[0]
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.098     0.447 r  c0/num[2]_i_1/O
                         net (fo=1, routed)           0.000     0.447    c0_n_7
    SLICE_X63Y34         FDRE                                         r  num_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.246ns (44.641%)  route 0.305ns (55.359%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE                         0.000     0.000 r  clkcou_reg[0]/C
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  clkcou_reg[0]/Q
                         net (fo=10, routed)          0.305     0.453    c0/Q[0]
    SLICE_X64Y36         LUT6 (Prop_lut6_I2_O)        0.098     0.551 r  c0/num[1]_i_1/O
                         net (fo=1, routed)           0.000     0.551    c0_n_8
    SLICE_X64Y36         FDRE                                         r  num_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkcou_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.245ns (42.773%)  route 0.328ns (57.227%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE                         0.000     0.000 r  clkcou_reg[0]/C
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  clkcou_reg[0]/Q
                         net (fo=10, routed)          0.328     0.476    clkcou[0]
    SLICE_X64Y33         LUT1 (Prop_lut1_I0_O)        0.097     0.573 r  clkcou[0]_i_1/O
                         net (fo=1, routed)           0.000     0.573    clkcou[0]_i_1_n_0
    SLICE_X64Y33         FDRE                                         r  clkcou_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.246ns (41.259%)  route 0.350ns (58.741%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE                         0.000     0.000 r  clkcou_reg[1]/C
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  clkcou_reg[1]/Q
                         net (fo=9, routed)           0.350     0.498    c0/Q[1]
    SLICE_X64Y36         LUT6 (Prop_lut6_I3_O)        0.098     0.596 r  c0/num[3]_i_1/O
                         net (fo=1, routed)           0.000     0.596    c0_n_6
    SLICE_X64Y36         FDRE                                         r  num_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  myClock
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c3/outt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.836ns  (logic 0.580ns (31.590%)  route 1.256ns (68.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.635     5.156    c3/clock_IBUF_BUFG
    SLICE_X63Y38         FDSE                                         r  c3/outt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDSE (Prop_fdse_C_Q)         0.456     5.612 r  c3/outt_reg[0]/Q
                         net (fo=8, routed)           1.256     6.868    c0/a[3][0]
    SLICE_X63Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.992 r  c0/num[0]_i_1/O
                         net (fo=1, routed)           0.000     6.992    c0_n_9
    SLICE_X63Y34         FDRE                                         r  num_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/outt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.827ns  (logic 0.642ns (35.135%)  route 1.185ns (64.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.633     5.154    c1/clock_IBUF_BUFG
    SLICE_X60Y37         FDSE                                         r  c1/outt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDSE (Prop_fdse_C_Q)         0.518     5.672 r  c1/outt_reg[3]/Q
                         net (fo=12, routed)          1.185     6.857    c0/a[1][3]
    SLICE_X64Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.981 r  c0/num[3]_i_1/O
                         net (fo=1, routed)           0.000     6.981    c0_n_6
    SLICE_X64Y36         FDRE                                         r  num_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/outt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.605ns  (logic 0.642ns (39.997%)  route 0.963ns (60.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.632     5.153    c0/clock_IBUF_BUFG
    SLICE_X60Y36         FDRE                                         r  c0/outt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  c0/outt_reg[2]/Q
                         net (fo=8, routed)           0.963     6.634    c0/a[0][2]
    SLICE_X63Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.758 r  c0/num[2]_i_1/O
                         net (fo=1, routed)           0.000     6.758    c0_n_7
    SLICE_X63Y34         FDRE                                         r  num_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/outt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.497ns  (logic 0.642ns (42.891%)  route 0.855ns (57.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.632     5.153    c1/clock_IBUF_BUFG
    SLICE_X60Y36         FDRE                                         r  c1/outt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  c1/outt_reg[1]/Q
                         net (fo=8, routed)           0.855     6.526    c0/a[1][1]
    SLICE_X64Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.650 r  c0/num[1]_i_1/O
                         net (fo=1, routed)           0.000     6.650    c0_n_8
    SLICE_X64Y36         FDRE                                         r  num_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c2/outt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.186ns (56.936%)  route 0.141ns (43.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.590     1.473    c2/clock_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  c2/outt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  c2/outt_reg[1]/Q
                         net (fo=6, routed)           0.141     1.755    c0/a[2][1]
    SLICE_X64Y36         LUT6 (Prop_lut6_I4_O)        0.045     1.800 r  c0/num[1]_i_1/O
                         net (fo=1, routed)           0.000     1.800    c0_n_8
    SLICE_X64Y36         FDRE                                         r  num_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/outt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (55.045%)  route 0.152ns (44.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.591     1.474    c0/clock_IBUF_BUFG
    SLICE_X65Y36         FDSE                                         r  c0/outt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDSE (Prop_fdse_C_Q)         0.141     1.615 r  c0/outt_reg[3]/Q
                         net (fo=11, routed)          0.152     1.767    c0/outt_reg[3]_0[0]
    SLICE_X64Y36         LUT6 (Prop_lut6_I0_O)        0.045     1.812 r  c0/num[3]_i_1/O
                         net (fo=1, routed)           0.000     1.812    c0_n_6
    SLICE_X64Y36         FDRE                                         r  num_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/outt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.693%)  route 0.160ns (46.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.591     1.474    c2/clock_IBUF_BUFG
    SLICE_X63Y35         FDSE                                         r  c2/outt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDSE (Prop_fdse_C_Q)         0.141     1.615 r  c2/outt_reg[0]/Q
                         net (fo=7, routed)           0.160     1.776    c0/a[2][0]
    SLICE_X63Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.821 r  c0/num[0]_i_1/O
                         net (fo=1, routed)           0.000     1.821    c0_n_9
    SLICE_X63Y34         FDRE                                         r  num_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/outt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.186ns (45.744%)  route 0.221ns (54.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.591     1.474    c3/clock_IBUF_BUFG
    SLICE_X63Y36         FDRE                                         r  c3/outt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  c3/outt_reg[2]/Q
                         net (fo=6, routed)           0.221     1.836    c0/a[3][2]
    SLICE_X63Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.881 r  c0/num[2]_i_1/O
                         net (fo=1, routed)           0.000     1.881    c0_n_7
    SLICE_X63Y34         FDRE                                         r  num_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  myClock

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            s8/outt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.194ns  (logic 1.578ns (30.375%)  route 3.617ns (69.625%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnu_IBUF_inst/O
                         net (fo=2, routed)           3.617     5.070    s8/btnu_IBUF
    SLICE_X60Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.194 r  s8/outt_i_1__7/O
                         net (fo=1, routed)           0.000     5.194    s8/outt
    SLICE_X60Y35         FDRE                                         r  s8/outt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.513     4.854    s8/clock_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  s8/outt_reg/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            s9/state_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.441ns (28.312%)  route 3.649ns (71.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnc_IBUF_inst/O
                         net (fo=2, routed)           3.649     5.091    s9/btnc_IBUF
    SLICE_X60Y35         FDRE                                         r  s9/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.513     4.854    s9/clock_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  s9/state_reg/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            s9/outt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.997ns  (logic 1.565ns (31.322%)  route 3.432ns (68.678%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnc_IBUF_inst/O
                         net (fo=2, routed)           3.432     4.873    s9/btnc_IBUF
    SLICE_X60Y35         LUT2 (Prop_lut2_I0_O)        0.124     4.997 r  s9/outt_i_1__8/O
                         net (fo=1, routed)           0.000     4.997    s9/outt
    SLICE_X60Y35         FDRE                                         r  s9/outt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.513     4.854    s9/clock_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  s9/outt_reg/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            s8/state_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.808ns  (logic 1.454ns (30.235%)  route 3.355ns (69.765%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnu_IBUF_inst/O
                         net (fo=2, routed)           3.355     4.808    s8/btnu_IBUF
    SLICE_X60Y35         FDRE                                         r  s8/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.513     4.854    s8/clock_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  s8/state_reg/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            s5/outt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.476ns  (logic 1.577ns (45.365%)  route 1.899ns (54.635%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           1.899     3.352    de6/sw_IBUF[0]
    SLICE_X61Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.476 r  de6/outt_i_1__4/O
                         net (fo=1, routed)           0.000     3.476    s5/outt
    SLICE_X61Y38         FDRE                                         r  s5/outt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.515     4.856    s5/clock_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  s5/outt_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            s3/state_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.314ns  (logic 1.578ns (47.625%)  route 1.736ns (52.375%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[7]_inst/O
                         net (fo=3, routed)           1.736     3.190    de4/sw_IBUF[0]
    SLICE_X62Y38         LUT5 (Prop_lut5_I0_O)        0.124     3.314 r  de4/out/O
                         net (fo=1, routed)           0.000     3.314    s3/dup_0
    SLICE_X62Y38         FDRE                                         r  s3/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.516     4.857    s3/clock_IBUF_BUFG
    SLICE_X62Y38         FDRE                                         r  s3/state_reg/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            s7/state_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.197ns  (logic 1.576ns (49.305%)  route 1.621ns (50.695%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[6]_inst/O
                         net (fo=3, routed)           1.621     3.073    de8/sw_IBUF[0]
    SLICE_X64Y37         LUT5 (Prop_lut5_I0_O)        0.124     3.197 r  de8/out/O
                         net (fo=1, routed)           0.000     3.197    s7/ddown_0
    SLICE_X64Y37         FDRE                                         r  s7/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.515     4.856    s7/clock_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  s7/state_reg/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            s2/state_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.184ns  (logic 1.582ns (49.676%)  route 1.603ns (50.324%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[5]_inst/O
                         net (fo=3, routed)           1.603     3.060    de3/sw_IBUF[0]
    SLICE_X64Y39         LUT5 (Prop_lut5_I0_O)        0.124     3.184 r  de3/out/O
                         net (fo=1, routed)           0.000     3.184    s2/dup_1
    SLICE_X64Y39         FDRE                                         r  s2/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.517     4.858    s2/clock_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  s2/state_reg/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            s2/outt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.176ns  (logic 1.582ns (49.801%)  route 1.595ns (50.199%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[5]_inst/O
                         net (fo=3, routed)           1.595     3.052    de3/sw_IBUF[0]
    SLICE_X64Y39         LUT6 (Prop_lut6_I4_O)        0.124     3.176 r  de3/outt_i_1__1/O
                         net (fo=1, routed)           0.000     3.176    s2/outt
    SLICE_X64Y39         FDRE                                         r  s2/outt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.517     4.858    s2/clock_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  s2/outt_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            s3/outt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.164ns  (logic 1.578ns (49.887%)  route 1.586ns (50.113%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[7]_inst/O
                         net (fo=3, routed)           1.586     3.040    de4/sw_IBUF[0]
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.164 r  de4/outt_i_1__2/O
                         net (fo=1, routed)           0.000     3.164    s3/outt
    SLICE_X62Y38         FDRE                                         r  s3/outt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.516     4.857    s3/clock_IBUF_BUFG
    SLICE_X62Y38         FDRE                                         r  s3/outt_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            de8/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.220ns (33.231%)  route 0.443ns (66.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[6]_inst/O
                         net (fo=3, routed)           0.443     0.663    de8/sw_IBUF[0]
    SLICE_X65Y37         FDRE                                         r  de8/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.862     1.989    de8/clock_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  de8/q1_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            de5/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.224ns (32.997%)  route 0.455ns (67.003%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           0.455     0.680    de5/sw_IBUF[0]
    SLICE_X65Y40         FDRE                                         r  de5/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.865     1.992    de5/clock_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  de5/q1_reg/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            de7/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.232ns (33.733%)  route 0.455ns (66.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           0.455     0.687    de7/sw_IBUF[0]
    SLICE_X62Y39         FDRE                                         r  de7/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.864     1.991    de7/clock_IBUF_BUFG
    SLICE_X62Y39         FDRE                                         r  de7/q1_reg/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            de1/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.223ns (32.353%)  route 0.467ns (67.647%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           0.467     0.690    de1/sw_IBUF[0]
    SLICE_X65Y38         FDRE                                         r  de1/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.864     1.991    de1/clock_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  de1/q1_reg/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            s5/state_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.266ns (38.508%)  route 0.425ns (61.492%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.425     0.646    de6/sw_IBUF[0]
    SLICE_X61Y38         LUT5 (Prop_lut5_I0_O)        0.045     0.691 r  de6/out/O
                         net (fo=1, routed)           0.000     0.691    s5/ddown_2
    SLICE_X61Y38         FDRE                                         r  s5/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.862     1.989    s5/clock_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  s5/state_reg/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            de6/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.221ns (31.231%)  route 0.487ns (68.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.487     0.708    de6/sw_IBUF[0]
    SLICE_X61Y38         FDRE                                         r  de6/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.862     1.989    de6/clock_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  de6/q1_reg/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            s1/outt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.282ns (39.368%)  route 0.434ns (60.632%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[3]_inst/O
                         net (fo=3, routed)           0.434     0.670    de2/sw_IBUF[0]
    SLICE_X60Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.715 r  de2/outt_i_1__0/O
                         net (fo=1, routed)           0.000     0.715    s1/outt
    SLICE_X60Y38         FDRE                                         r  s1/outt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.862     1.989    s1/clock_IBUF_BUFG
    SLICE_X60Y38         FDRE                                         r  s1/outt_reg/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            de2/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.237ns (32.298%)  route 0.496ns (67.702%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[3]_inst/O
                         net (fo=3, routed)           0.496     0.733    de2/sw_IBUF[0]
    SLICE_X60Y38         FDRE                                         r  de2/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.862     1.989    de2/clock_IBUF_BUFG
    SLICE_X60Y38         FDRE                                         r  de2/q1_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            de4/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.223ns (29.942%)  route 0.521ns (70.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[7]_inst/O
                         net (fo=3, routed)           0.521     0.743    de4/sw_IBUF[0]
    SLICE_X62Y38         FDRE                                         r  de4/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.864     1.991    de4/clock_IBUF_BUFG
    SLICE_X62Y38         FDRE                                         r  de4/q1_reg/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            de3/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.226ns (30.017%)  route 0.527ns (69.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[5]_inst/O
                         net (fo=3, routed)           0.527     0.753    de3/sw_IBUF[0]
    SLICE_X65Y39         FDRE                                         r  de3/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.864     1.991    de3/clock_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  de3/q1_reg/C





