[INF:CM0023] Creating log file ../../build/regression/ClassVar/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<120> s<119> l<1:1> el<1:0>
n<> u<2> t<Package> p<117> s<3> l<1:1> el<1:8>
n<pack> u<3> t<StringConst> p<117> s<18> l<1:9> el<1:13>
n<> u<4> t<Struct_keyword> p<5> l<3:9> el<3:15>
n<> u<5> t<Struct_union> p<13> c<4> s<12> l<3:9> el<3:15>
n<> u<6> t<String_type> p<7> l<4:4> el<4:10>
n<> u<7> t<Data_type> p<8> c<6> l<4:4> el<4:10>
n<> u<8> t<Data_type_or_void> p<12> c<7> s<11> l<4:4> el<4:10>
n<spath> u<9> t<StringConst> p<10> l<4:11> el<4:16>
n<> u<10> t<Variable_decl_assignment> p<11> c<9> l<4:11> el<4:16>
n<> u<11> t<List_of_variable_decl_assignments> p<12> c<10> l<4:11> el<4:16>
n<> u<12> t<Struct_union_member> p<13> c<8> l<4:4> el<4:17>
n<> u<13> t<Data_type> p<15> c<5> s<14> l<3:9> el<5:2>
n<uvm_hdl_path_slice> u<14> t<StringConst> p<15> l<5:3> el<5:21>
n<> u<15> t<Type_declaration> p<16> c<13> l<3:1> el<5:22>
n<> u<16> t<Data_declaration> p<17> c<15> l<3:1> el<5:22>
n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<3:1> el<5:22>
n<> u<18> t<Package_item> p<117> c<17> s<34> l<3:1> el<5:22>
n<uvm_hdl_path_concat> u<19> t<StringConst> p<32> s<29> l<7:7> el<7:26>
n<uvm_hdl_path_slice> u<20> t<StringConst> p<21> l<8:4> el<8:22>
n<> u<21> t<Data_type> p<26> c<20> s<25> l<8:4> el<8:22>
n<slices> u<22> t<StringConst> p<24> s<23> l<8:23> el<8:29>
n<> u<23> t<Unsized_dimension> p<24> l<8:29> el<8:31>
n<> u<24> t<Variable_decl_assignment> p<25> c<22> l<8:23> el<8:31>
n<> u<25> t<List_of_variable_decl_assignments> p<26> c<24> l<8:23> el<8:31>
n<> u<26> t<Variable_declaration> p<27> c<21> l<8:4> el<8:32>
n<> u<27> t<Data_declaration> p<28> c<26> l<8:4> el<8:32>
n<> u<28> t<Class_property> p<29> c<27> l<8:4> el<8:32>
n<> u<29> t<Class_item> p<32> c<28> s<31> l<8:4> el<8:32>
n<> u<30> t<Class> p<32> s<19> l<7:1> el<7:6>
n<> u<31> t<Endclass> p<32> l<9:1> el<9:9>
n<> u<32> t<Class_declaration> p<33> c<30> l<7:1> el<9:9>
n<> u<33> t<Package_or_generate_item_declaration> p<34> c<32> l<7:1> el<9:9>
n<> u<34> t<Package_item> p<117> c<33> s<115> l<7:1> el<9:9>
n<uvm_mem_mam> u<35> t<StringConst> p<113> s<110> l<11:7> el<11:18>
n<> u<36> t<ClassItemQualifier_Protected> p<37> l<13:1> el<13:10>
n<> u<37> t<MethodQualifier_ClassItem> p<109> c<36> s<38> l<13:1> el<13:10>
n<> u<38> t<MethodQualifier_Virtual> p<109> s<108> l<13:11> el<13:18>
n<> u<39> t<Function_data_type> p<40> l<13:28> el<13:32>
n<> u<40> t<Function_data_type_or_implicit> p<107> c<39> s<41> l<13:28> el<13:32>
n<check_reg> u<41> t<StringConst> p<107> s<54> l<13:33> el<13:42>
n<uvm_hdl_path_concat> u<42> t<StringConst> p<43> l<14:3> el<14:22>
n<> u<43> t<Data_type> p<52> c<42> s<51> l<14:3> el<14:22>
n<paths> u<44> t<StringConst> p<50> s<49> l<14:23> el<14:28>
n<> u<45> t<Dollar_keyword> p<46> l<14:29> el<14:30>
n<> u<46> t<Constant_primary> p<47> c<45> l<14:29> el<14:30>
n<> u<47> t<Constant_expression> p<48> c<46> l<14:29> el<14:30>
n<> u<48> t<Unpacked_dimension> p<49> c<47> l<14:28> el<14:31>
n<> u<49> t<Variable_dimension> p<50> c<48> l<14:28> el<14:31>
n<> u<50> t<Variable_decl_assignment> p<51> c<44> l<14:23> el<14:31>
n<> u<51> t<List_of_variable_decl_assignments> p<52> c<50> l<14:23> el<14:31>
n<> u<52> t<Variable_declaration> p<53> c<43> l<14:3> el<14:32>
n<> u<53> t<Data_declaration> p<54> c<52> l<14:3> el<14:32>
n<> u<54> t<Block_item_declaration> p<107> c<53> s<105> l<14:3> el<14:32>
n<paths> u<55> t<StringConst> p<56> l<16:11> el<16:16>
n<> u<56> t<Ps_or_hierarchical_array_identifier> p<102> c<55> s<58> l<16:11> el<16:16>
n<p> u<57> t<StringConst> p<58> l<16:17> el<16:18>
n<> u<58> t<Loop_variables> p<102> c<57> s<100> l<16:17> el<16:18>
n<uvm_hdl_path_concat> u<59> t<StringConst> p<60> l<17:5> el<17:24>
n<> u<60> t<Data_type> p<74> c<59> s<73> l<17:5> el<17:24>
n<path> u<61> t<StringConst> p<72> s<71> l<17:25> el<17:29>
n<paths> u<62> t<StringConst> p<69> s<68> l<17:30> el<17:35>
n<p> u<63> t<StringConst> p<64> l<17:36> el<17:37>
n<> u<64> t<Primary_literal> p<65> c<63> l<17:36> el<17:37>
n<> u<65> t<Primary> p<66> c<64> l<17:36> el<17:37>
n<> u<66> t<Expression> p<67> c<65> l<17:36> el<17:37>
n<> u<67> t<Bit_select> p<68> c<66> l<17:35> el<17:38>
n<> u<68> t<Select> p<69> c<67> l<17:35> el<17:38>
n<> u<69> t<Complex_func_call> p<70> c<62> l<17:30> el<17:38>
n<> u<70> t<Primary> p<71> c<69> l<17:30> el<17:38>
n<> u<71> t<Expression> p<72> c<70> l<17:30> el<17:38>
n<> u<72> t<Variable_decl_assignment> p<73> c<61> l<17:25> el<17:38>
n<> u<73> t<List_of_variable_decl_assignments> p<74> c<72> l<17:25> el<17:38>
n<> u<74> t<Variable_declaration> p<75> c<60> l<17:5> el<17:39>
n<> u<75> t<Data_declaration> p<76> c<74> l<17:5> el<17:39>
n<> u<76> t<Block_item_declaration> p<98> c<75> s<96> l<17:5> el<17:39>
n<> u<77> t<String_type> p<78> l<18:5> el<18:11>
n<> u<78> t<Data_type> p<94> c<77> s<93> l<18:5> el<18:11>
n<p_> u<79> t<StringConst> p<92> s<91> l<18:12> el<18:14>
n<path> u<80> t<StringConst> p<89> s<81> l<18:17> el<18:21>
n<slices> u<81> t<StringConst> p<89> s<85> l<18:22> el<18:28>
n<0> u<82> t<IntConst> p<83> l<18:29> el<18:30>
n<> u<83> t<Primary_literal> p<84> c<82> l<18:29> el<18:30>
n<> u<84> t<Constant_primary> p<85> c<83> l<18:29> el<18:30>
n<> u<85> t<Constant_expression> p<89> c<84> s<86> l<18:29> el<18:30>
n<spath> u<86> t<StringConst> p<89> s<88> l<18:32> el<18:37>
n<> u<87> t<Bit_select> p<88> l<18:37> el<18:37>
n<> u<88> t<Select> p<89> c<87> l<18:37> el<18:37>
n<> u<89> t<Complex_func_call> p<90> c<80> l<18:17> el<18:37>
n<> u<90> t<Primary> p<91> c<89> l<18:17> el<18:37>
n<> u<91> t<Expression> p<92> c<90> l<18:17> el<18:37>
n<> u<92> t<Variable_decl_assignment> p<93> c<79> l<18:12> el<18:37>
n<> u<93> t<List_of_variable_decl_assignments> p<94> c<92> l<18:12> el<18:37>
n<> u<94> t<Variable_declaration> p<95> c<78> l<18:5> el<18:38>
n<> u<95> t<Data_declaration> p<96> c<94> l<18:5> el<18:38>
n<> u<96> t<Block_item_declaration> p<98> c<95> s<97> l<18:5> el<18:38>
n<> u<97> t<End> p<98> l<22:3> el<22:6>
n<> u<98> t<Seq_block> p<99> c<76> l<16:21> el<22:6>
n<> u<99> t<Statement_item> p<100> c<98> l<16:21> el<22:6>
n<> u<100> t<Statement> p<102> c<99> l<16:21> el<22:6>
n<> u<101> t<Foreach> p<102> s<56> l<16:3> el<16:10>
n<> u<102> t<Loop_statement> p<103> c<101> l<16:3> el<22:6>
n<> u<103> t<Statement_item> p<104> c<102> l<16:3> el<22:6>
n<> u<104> t<Statement> p<105> c<103> l<16:3> el<22:6>
n<> u<105> t<Function_statement_or_null> p<107> c<104> s<106> l<16:3> el<22:6>
n<> u<106> t<Endfunction> p<107> l<24:1> el<24:12>
n<> u<107> t<Function_body_declaration> p<108> c<40> l<13:28> el<24:12>
n<> u<108> t<Function_declaration> p<109> c<107> l<13:19> el<24:12>
n<> u<109> t<Class_method> p<110> c<37> l<13:1> el<24:12>
n<> u<110> t<Class_item> p<113> c<109> s<112> l<13:1> el<24:12>
n<> u<111> t<Class> p<113> s<35> l<11:1> el<11:6>
n<> u<112> t<Endclass> p<113> l<26:1> el<26:9>
n<> u<113> t<Class_declaration> p<114> c<111> l<11:1> el<26:9>
n<> u<114> t<Package_or_generate_item_declaration> p<115> c<113> l<11:1> el<26:9>
n<> u<115> t<Package_item> p<117> c<114> s<116> l<11:1> el<26:9>
n<> u<116> t<Endpackage> p<117> l<28:1> el<28:11>
n<> u<117> t<Package_declaration> p<118> c<2> l<1:1> el<28:11>
n<> u<118> t<Description> p<119> c<117> l<1:1> el<28:11>
n<> u<119> t<Source_text> p<120> c<118> l<1:1> el<28:11>
n<> u<120> t<Top_level_rule> c<1> l<1:1> el<29:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "pack".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "pack".

[INF:CP0302] dut.sv:7:1: Compile class "pack::uvm_hdl_path_concat".

[INF:CP0302] dut.sv:11:1: Compile class "pack::uvm_mem_mam".

[INF:EL0526] Design Elaboration...

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ClassVar/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ClassVar/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ClassVar/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (unnamed)
|vpiElaborated:1
|vpiName:unnamed
|uhdmallPackages:
\_package: pack (pack::), file:dut.sv, line:1:1, endln:28:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:pack
  |vpiFullName:pack::
  |vpiTypedef:
  \_struct_typespec: (pack::uvm_hdl_path_slice), line:3:9, endln:3:15
    |vpiParent:
    \_package: pack (pack::), file:dut.sv, line:1:1, endln:28:11
    |vpiName:pack::uvm_hdl_path_slice
    |vpiInstance:
    \_package: pack (pack::), file:dut.sv, line:1:1, endln:28:11
    |vpiTypespecMember:
    \_typespec_member: (spath), line:4:11, endln:4:16
      |vpiParent:
      \_struct_typespec: (pack::uvm_hdl_path_slice), line:3:9, endln:3:15
      |vpiName:spath
      |vpiTypespec:
      \_string_typespec: , line:4:4, endln:4:10
        |vpiParent:
        \_typespec_member: (spath), line:4:11, endln:4:16
        |vpiInstance:
        \_package: (pack), file:
      |vpiRefFile:dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:4
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:10
  |vpiDefName:pack
|uhdmtopPackages:
\_package: pack (pack::), file:dut.sv, line:1:1, endln:28:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:pack
  |vpiFullName:pack::
  |vpiTypedef:
  \_struct_typespec: (pack::uvm_hdl_path_slice), line:3:9, endln:3:15
    |vpiParent:
    \_package: pack (pack::), file:dut.sv, line:1:1, endln:28:11
    |vpiName:pack::uvm_hdl_path_slice
    |vpiInstance:
    \_package: pack (pack::), file:dut.sv, line:1:1, endln:28:11
    |vpiTypespecMember:
    \_typespec_member: (spath), line:4:11, endln:4:16
      |vpiParent:
      \_struct_typespec: (pack::uvm_hdl_path_slice), line:3:9, endln:3:15
      |vpiName:spath
      |vpiTypespec:
      \_string_typespec: , line:4:4, endln:4:10
        |vpiParent:
        \_typespec_member: (spath), line:4:11, endln:4:16
        |vpiInstance:
        \_package: pack (pack::), file:dut.sv, line:1:1, endln:28:11
      |vpiRefFile:dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:4
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:10
  |vpiDefName:pack
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (pack::uvm_hdl_path_concat), file:dut.sv, line:7:1, endln:9:9
    |vpiParent:
    \_package: pack (pack::), file:dut.sv, line:1:1, endln:28:11
    |vpiName:uvm_hdl_path_concat
    |vpiFullName:pack::uvm_hdl_path_concat
    |vpiVariables:
    \_array_var: (pack::uvm_hdl_path_concat::slices), line:8:23, endln:8:29
      |vpiParent:
      \_class_defn: (pack::uvm_hdl_path_concat), file:dut.sv, line:7:1, endln:9:9
      |vpiSize:1
      |vpiName:slices
      |vpiFullName:pack::uvm_hdl_path_concat::slices
      |vpiAutomatic:1
      |vpiRandType:1
      |vpiVisibility:1
      |vpiArrayType:2
      |vpiReg:
      \_struct_var: (pack::uvm_hdl_path_concat::slices), line:8:23, endln:8:29
        |vpiParent:
        \_array_var: (pack::uvm_hdl_path_concat::slices), line:8:23, endln:8:29
        |vpiTypespec:
        \_struct_typespec: (pack::uvm_hdl_path_slice), line:3:9, endln:3:15
        |vpiFullName:pack::uvm_hdl_path_concat::slices
  |vpiClassDefn:
  \_class_defn: (pack::uvm_mem_mam), file:dut.sv, line:11:1, endln:26:9
    |vpiParent:
    \_package: pack (pack::), file:dut.sv, line:1:1, endln:28:11
    |vpiName:uvm_mem_mam
    |vpiFullName:pack::uvm_mem_mam
    |vpiMethod:
    \_function: (pack::uvm_mem_mam::check_reg), line:13:1, endln:13:10
      |vpiParent:
      \_class_defn: (pack::uvm_mem_mam), file:dut.sv, line:11:1, endln:26:9
      |vpiName:check_reg
      |vpiFullName:pack::uvm_mem_mam::check_reg
      |vpiVariables:
      \_array_var: (pack::uvm_mem_mam::check_reg::paths)
        |vpiParent:
        \_function: (pack::uvm_mem_mam::check_reg), line:13:1, endln:13:10
        |vpiName:paths
        |vpiFullName:pack::uvm_mem_mam::check_reg::paths
        |vpiRange:
        \_range: , line:14:29, endln:14:30
          |vpiParent:
          \_array_var: (pack::uvm_mem_mam::check_reg::paths)
          |vpiLeftRange:
          \_constant: , line:14:29, endln:14:30
            |vpiParent:
            \_range: , line:14:29, endln:14:30
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:14:29, endln:14:30
            |vpiParent:
            \_range: , line:14:29, endln:14:30
            |vpiDecompile:$
            |vpiSize:1
            |STRING:$
            |vpiConstType:10
        |vpiReg:
        \_class_var: (pack::uvm_mem_mam::check_reg::paths), line:14:23, endln:14:28
          |vpiParent:
          \_array_var: (pack::uvm_mem_mam::check_reg::paths)
          |vpiTypespec:
          \_class_typespec: 
            |vpiClassDefn:
            \_class_defn: (pack::uvm_hdl_path_concat), file:dut.sv, line:7:1, endln:9:9
          |vpiFullName:pack::uvm_mem_mam::check_reg::paths
      |vpiMethod:1
      |vpiVisibility:2
      |vpiVirtual:1
      |vpiParent:
      \_class_defn: (pack::uvm_mem_mam), file:dut.sv, line:11:1, endln:26:9
      |vpiStmt:
      \_begin: (pack::uvm_mem_mam::check_reg)
        |vpiParent:
        \_function: (pack::uvm_mem_mam::check_reg), line:13:1, endln:13:10
        |vpiFullName:pack::uvm_mem_mam::check_reg
        |vpiVariables:
        \_array_var: (pack::uvm_mem_mam::check_reg::paths)
          |vpiParent:
          \_begin: (pack::uvm_mem_mam::check_reg)
          |vpiName:paths
          |vpiFullName:pack::uvm_mem_mam::check_reg::paths
          |vpiRange:
          \_range: , line:14:29, endln:14:30
            |vpiParent:
            \_array_var: (pack::uvm_mem_mam::check_reg::paths)
            |vpiLeftRange:
            \_constant: , line:14:29, endln:14:30
            |vpiRightRange:
            \_constant: , line:14:29, endln:14:30
          |vpiReg:
          \_class_var: (pack::uvm_mem_mam::check_reg::paths), line:14:23, endln:14:28
            |vpiParent:
            \_array_var: (pack::uvm_mem_mam::check_reg::paths)
            |vpiTypespec:
            \_class_typespec: 
            |vpiFullName:pack::uvm_mem_mam::check_reg::paths
        |vpiStmt:
        \_foreach_stmt: (pack::uvm_mem_mam::check_reg), line:16:3, endln:16:10
          |vpiParent:
          \_begin: (pack::uvm_mem_mam::check_reg)
          |vpiFullName:pack::uvm_mem_mam::check_reg
          |vpiVariables:
          \_ref_var: (pack::uvm_mem_mam::check_reg::paths), line:16:11, endln:16:16
            |vpiParent:
            \_foreach_stmt: (pack::uvm_mem_mam::check_reg), line:16:3, endln:16:10
            |vpiTypespec:
            \_unsupported_typespec: (paths), line:16:11, endln:16:16
              |vpiName:paths
            |vpiName:paths
            |vpiFullName:pack::uvm_mem_mam::check_reg::paths
            |vpiActual:
            \_array_var: (pack::uvm_mem_mam::check_reg::paths)
              |vpiParent:
              \_assign_stmt: , line:14:23, endln:14:31
              |vpiName:paths
              |vpiFullName:pack::uvm_mem_mam::check_reg::paths
              |vpiRange:
              \_range: , line:14:29, endln:14:30
                |vpiLeftRange:
                \_constant: , line:14:29, endln:14:30
                |vpiRightRange:
                \_constant: , line:14:29, endln:14:30
              |vpiReg:
              \_class_var: , line:14:23, endln:14:28
                |vpiTypespec:
                \_class_typespec: 
          |vpiLoopVars:
          \_ref_var: (pack::uvm_mem_mam::check_reg::p), line:16:17, endln:16:18
            |vpiParent:
            \_foreach_stmt: (pack::uvm_mem_mam::check_reg), line:16:3, endln:16:10
            |vpiTypespec:
            \_unsupported_typespec: (p), line:16:17, endln:16:18
              |vpiName:p
            |vpiName:p
            |vpiFullName:pack::uvm_mem_mam::check_reg::p
          |vpiStmt:
          \_begin: (pack::uvm_mem_mam::check_reg), line:16:21, endln:22:6
            |vpiParent:
            \_foreach_stmt: (pack::uvm_mem_mam::check_reg), line:16:3, endln:16:10
            |vpiFullName:pack::uvm_mem_mam::check_reg
            |vpiVariables:
            \_class_var: (pack::uvm_mem_mam::check_reg::path), line:17:25, endln:17:29
              |vpiParent:
              \_begin: (pack::uvm_mem_mam::check_reg), line:16:21, endln:22:6
              |vpiTypespec:
              \_class_typespec: 
                |vpiClassDefn:
                \_class_defn: (pack::uvm_hdl_path_concat), file:dut.sv, line:7:1, endln:9:9
              |vpiName:path
              |vpiFullName:pack::uvm_mem_mam::check_reg::path
            |vpiVariables:
            \_string_var: (pack::uvm_mem_mam::check_reg::p_), line:18:12, endln:18:14
              |vpiParent:
              \_begin: (pack::uvm_mem_mam::check_reg), line:16:21, endln:22:6
              |vpiName:p_
              |vpiFullName:pack::uvm_mem_mam::check_reg::p_
            |vpiStmt:
            \_assign_stmt: , line:17:25, endln:17:38
              |vpiParent:
              \_begin: (pack::uvm_mem_mam::check_reg), line:16:21, endln:22:6
              |vpiRhs:
              \_bit_select: (pack::uvm_mem_mam::check_reg::paths), line:17:30, endln:17:38
                |vpiParent:
                \_ref_obj: (pack::uvm_mem_mam::check_reg::paths)
                  |vpiParent:
                  \_assign_stmt: , line:17:25, endln:17:38
                  |vpiName:paths
                  |vpiFullName:pack::uvm_mem_mam::check_reg::paths
                  |vpiActual:
                  \_array_var: (pack::uvm_mem_mam::check_reg::paths)
                |vpiName:paths
                |vpiFullName:pack::uvm_mem_mam::check_reg::paths
                |vpiIndex:
                \_ref_obj: (pack::uvm_mem_mam::check_reg::paths::p), line:17:36, endln:17:37
                  |vpiParent:
                  \_bit_select: (pack::uvm_mem_mam::check_reg::paths), line:17:30, endln:17:38
                  |vpiName:p
                  |vpiFullName:pack::uvm_mem_mam::check_reg::paths::p
                  |vpiActual:
                  \_ref_var: (pack::uvm_mem_mam::check_reg::p), line:16:17, endln:16:18
              |vpiLhs:
              \_class_var: (pack::uvm_mem_mam::check_reg::path), line:17:25, endln:17:29
                |vpiParent:
                \_assign_stmt: , line:17:25, endln:17:38
                |vpiTypespec:
                \_class_typespec: 
                |vpiName:path
                |vpiFullName:pack::uvm_mem_mam::check_reg::path
            |vpiStmt:
            \_assign_stmt: , line:18:12, endln:18:37
              |vpiParent:
              \_begin: (pack::uvm_mem_mam::check_reg), line:16:21, endln:22:6
              |vpiRhs:
              \_hier_path: (path.slices[0].spath), line:18:17, endln:18:37
                |vpiParent:
                \_assign_stmt: , line:18:12, endln:18:37
                |vpiName:path.slices[0].spath
                |vpiActual:
                \_ref_obj: (path), line:18:17, endln:18:21
                  |vpiParent:
                  \_hier_path: (path.slices[0].spath), line:18:17, endln:18:37
                  |vpiName:path
                  |vpiActual:
                  \_class_var: (pack::uvm_mem_mam::check_reg::path), line:17:25, endln:17:29
                    |vpiParent:
                    \_assign_stmt: , line:17:25, endln:17:38
                    |vpiTypespec:
                    \_class_typespec: 
                    |vpiName:path
                    |vpiFullName:pack::uvm_mem_mam::check_reg::path
                |vpiActual:
                \_bit_select: (slices), line:18:22, endln:18:28
                  |vpiParent:
                  \_ref_obj: (pack::uvm_mem_mam::check_reg::path.slices[0].spath)
                    |vpiParent:
                    \_hier_path: (path.slices[0].spath), line:18:17, endln:18:37
                    |vpiName:path.slices[0].spath
                    |vpiFullName:pack::uvm_mem_mam::check_reg::path.slices[0].spath
                    |vpiActual:
                    \_array_var: (pack::uvm_hdl_path_concat::slices), line:8:23, endln:8:29
                  |vpiName:slices
                  |vpiIndex:
                  \_constant: , line:18:29, endln:18:30
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                |vpiActual:
                \_ref_obj: (spath), line:18:32, endln:18:37
                  |vpiParent:
                  \_hier_path: (path.slices[0].spath), line:18:17, endln:18:37
                  |vpiName:spath
                  |vpiActual:
                  \_typespec_member: (spath), line:4:11, endln:4:16
              |vpiLhs:
              \_string_var: (pack::uvm_mem_mam::check_reg::p_), line:18:12, endln:18:14
                |vpiParent:
                \_assign_stmt: , line:18:12, endln:18:37
                |vpiName:p_
                |vpiFullName:pack::uvm_mem_mam::check_reg::p_
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 4


[roundtrip]: ${SURELOG_DIR}/tests/ClassVar/dut.sv | ${SURELOG_DIR}/build/regression/ClassVar/roundtrip/dut_000.sv | 7 | 28 | 

