# Hardware Design


## Known Issues

The reset signal generated by SpinalHDL is asynchronous reset.
Need to specify the clock domain in the top level design to make it synchronous.
