v 20130925 2
C 40000 40000 0 0 0 Noqsi-title-B.sym
{
T 50000 40500 5 10 1 1 0 0 1
date=20141030
T 53900 40500 5 10 1 1 0 0 1
rev=6.A
T 55400 40200 5 10 1 1 0 0 1
auth=jpd
T 50200 40800 5 8 1 1 0 0 1
fname=ArtixTest.4.sch
T 53200 41200 5 14 1 1 0 4 1
title=Artix Test Board
}
C 49500 43400 1 0 0 ad7982.sym
{
T 49500 43400 5 10 0 0 0 0 3
spice-prototype=* For now, just plot
.plot tran v( #3 , #4 )

T 51100 45100 5 10 1 1 0 0 1
refdes=U9
T 50700 43300 5 10 1 1 0 0 1
device=AD7984BRMZ
}
C 50400 43100 1 0 0 gnd-1.sym
N 49700 43900 49500 43900 4
N 51600 44900 52200 44900 4
N 51600 44600 51800 44600 4
N 51600 44300 51800 44300 4
{
T 51900 44300 5 10 1 1 0 1 1
netname=HKC
}
C 48600 44600 1 0 0 resistor.sym
{
T 48800 44900 5 10 1 1 0 0 1
refdes=R14
T 48900 44400 5 10 1 1 0 0 1
value=46.4
}
C 48600 43800 1 0 0 resistor.sym
{
T 48800 44100 5 10 1 1 0 0 1
refdes=R13
T 48900 43600 5 10 1 1 0 0 1
value=46.4
}
N 49500 44700 49700 44700 4
C 49600 42600 1 0 0 capacitor.sym
{
T 49600 42600 5 10 0 1 0 0 1
spec=50WVDC C0G
T 49800 43100 5 10 1 1 0 0 1
refdes=C95
T 49600 42600 5 10 1 1 0 0 1
value=1nF
}
C 50400 42500 1 0 0 gnd-1.sym
N 49600 42800 49500 42800 4
N 49500 42800 49500 43900 4
{
T 49600 43400 5 10 1 1 0 0 1
netname=inm
}
C 49400 45500 1 0 1 capacitor.sym
{
T 49400 45500 5 10 0 1 0 0 1
spec=50WVDC C0G
T 49200 46000 5 10 1 1 0 6 1
refdes=C96
T 49400 45500 5 10 1 1 0 6 1
value=1nF
}
C 48600 45400 1 0 1 gnd-1.sym
N 49400 45700 49500 45700 4
N 49500 44700 49500 45700 4
{
T 49600 45300 5 10 1 1 0 0 1
netname=inp
}
C 49500 45900 1 0 1 gnd-1.sym
N 50300 47000 50300 45200 4
N 52100 48000 52200 48000 4
N 52200 48000 52200 44900 4
C 52200 46800 1 0 1 capacitor.sym
{
T 52200 46800 5 10 0 1 0 0 1
spec=16WVDC X7R
T 52000 47300 5 10 1 1 0 6 1
refdes=C98
T 51600 47100 5 10 1 1 0 6 1
value=0.1uF
}
C 51600 45400 1 0 0 gnd-1.sym
C 51200 46700 1 0 0 gnd-1.sym
C 51200 47900 1 0 0 resistor.sym
{
T 51200 47900 5 10 0 0 0 0 1
footprint=0805
T 51400 48200 5 10 1 1 0 0 1
refdes=R19
T 51400 47700 5 10 1 1 0 0 1
value=62
}
N 51200 48000 50700 48000 4
N 51800 44600 51800 44900 4
N 50800 45200 50800 47400 4
C 50800 45500 1 0 0 capacitor.sym
{
T 50800 45500 5 10 0 1 0 0 1
spec=16WVDC X7R
T 51000 46000 5 10 1 1 0 0 1
refdes=C6
T 51400 45800 5 10 1 1 0 0 1
value=0.1uF
}
N 49300 47000 50300 47000 4
C 49400 46000 1 0 0 capacitor.sym
{
T 49400 46000 5 10 0 1 0 0 1
spec=10WVDC X7R
T 49400 47100 5 10 0 0 0 0 1
footprint=0805
T 49700 45800 5 10 1 1 0 0 1
refdes=C97
T 49600 46500 5 10 1 1 0 0 1
value=1uF
}
C 49900 47300 1 0 0 resistor.sym
{
T 50100 47600 5 10 1 1 0 0 1
refdes=R24
T 50100 47100 5 10 1 1 0 0 1
value=20
}
C 43600 41100 1 0 0 AD5308.sym
{
T 44500 43500 5 10 0 0 0 0 1
device=AD5328
T 44500 43700 5 10 0 0 0 0 1
footprint=TSSOP16
T 45400 45200 5 10 1 1 0 6 1
refdes=U2
}
C 43600 41600 1 0 0 gnd-1.sym
N 42300 43100 43700 43100 4
{
T 42200 43100 5 10 1 1 0 7 1
netname=DD
}
C 44600 40900 1 0 0 gnd-1.sym
C 43100 43800 1 90 0 smallbypass.sym
{
T 42200 43800 5 10 0 0 90 0 1
symversion=20131108
T 43300 44600 5 10 1 1 180 0 1
refdes=C94
T 43500 44100 5 10 1 1 180 0 1
value=0.1uF
}
C 42800 43500 1 0 0 gnd-1.sym
N 42200 44700 43700 44700 4
{
T 41500 44600 5 10 1 1 0 0 1
netname=+2.5ref
}
N 43700 44700 43700 44300 4
C 45100 46200 1 0 0 resistor.sym
{
T 45300 46500 5 10 1 1 0 0 1
refdes=R10
T 45400 46000 5 10 1 1 0 0 1
value=49.9
}
C 43700 45400 1 90 0 smallbypass.sym
{
T 42800 45400 5 10 0 0 90 0 1
symversion=20131108
T 43900 46200 5 10 1 1 180 0 1
refdes=C7
T 44100 45700 5 10 1 1 180 0 1
value=0.1uF
}
N 43500 46300 45100 46300 4
N 44700 46300 44700 45400 4
C 43400 45100 1 0 0 gnd-1.sym
N 46200 44700 45700 44700 4
N 46200 44300 45700 44300 4
N 46200 43100 45700 43100 4
N 46200 43500 45700 43500 4
N 46200 43900 45700 43900 4
N 46200 41900 45700 41900 4
N 46200 42300 45700 42300 4
N 46200 42700 45700 42700 4
C 47500 41600 1 0 0 gnd-1.sym
N 47600 43900 47600 41900 4
C 49300 46800 1 0 1 capacitor.sym
{
T 49100 47300 5 10 1 1 0 6 1
refdes=C3
T 48700 47200 5 10 1 1 0 6 1
value=4.7uF
T 49300 46800 5 10 0 1 0 0 1
spec=10WVDC X7R
T 49300 46800 5 10 0 0 0 0 1
footprint=1812
}
C 48500 46700 1 0 1 gnd-1.sym
N 49300 47000 49300 48000 4
C 48400 47900 1 0 0 resistor.sym
{
T 48600 48200 5 10 1 1 0 0 1
refdes=R86
T 48600 47700 5 10 1 1 0 0 1
value=1
}
N 50700 48000 50700 49000 4
N 50700 49000 45400 49000 4
{
T 44900 48900 5 10 1 1 0 0 1
netname=+3.3F
}
N 46000 49000 46000 46300 4
N 49900 47400 49900 48200 4
{
T 49700 48400 5 10 1 1 0 0 1
netname=+2.5F
}
N 48400 48000 48400 49000 4
C 46200 41700 1 0 0 header16-1.sym
{
T 46800 45000 5 10 1 1 0 0 1
refdes=J2
T 46200 41700 5 10 0 0 0 0 1
footprint=HEADER16
T 46200 41700 5 10 0 0 0 0 1
class=IO
}
N 48600 44700 47600 44700 4
N 48600 43900 48600 44300 4
N 48600 44300 47600 44300 4
N 51600 44000 51800 44000 4
{
T 51900 44000 5 10 1 1 0 1 1
netname=HKD
}
N 51600 43700 51800 43700 4
{
T 51900 43700 5 10 1 1 0 1 1
netname=\_HKCS\_
}
N 42300 42700 43700 42700 4
{
T 42200 42700 5 10 1 1 0 7 1
netname=DCK
}
N 42300 42300 43700 42300 4
{
T 42200 42300 5 10 1 1 0 7 1
netname=\_DS64\_
}
T 52100 40200 9 10 1 0 0 0 1
5
T 50500 40200 9 10 1 0 0 0 1
4
