m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation
vAvalonRiscV_QSYS_mm_interconnect_1
!s110 1620820517
!i10b 1
!s100 jHS]2>;;fIFAefY9[lV;z3
I4zBCgiKRZRgOi;PlUOLU?3
VDg1SIo80bB@j0V0VzS_@n1
dF:/Datos/Doumentos/GitHub/avalonRiscV/AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation
w1620819854
8../../AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_mm_interconnect_1.v
F../../AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_mm_interconnect_1.v
L0 9
OV;L;10.5b;63
r1
!s85 0
31
!s108 1620820517.000000
!s107 ../../AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_mm_interconnect_1.v|
!s90 -reportprogress|300|../../AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS_mm_interconnect_1.v|-work|mm_interconnect_1|
!i113 1
o-work mm_interconnect_1
tCvgOpt 0
n@avalon@risc@v_@q@s@y@s_mm_interconnect_1
