Lattice Mapping Report File for Design Module 'latticeE155FinalProject_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 3.2.0.18.0
Mapped on: Sat Nov  5 13:06:20 2022

Design Information
------------------

Command line:   map -i latticeE155FinalProject_impl_1_syn.udb -o
     latticeE155FinalProject_impl_1_map.udb -mp
     latticeE155FinalProject_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers:   0 out of  5280 (0%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:             1 out of  5280 (<1%)
      Number of logic LUT4s:               1
      Number of ripple logic:              0 (0 LUT4s)
   Number of IO sites used:   1 out of 39 (3%)
      Number of IO sites used for general PIO: 1
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 1 out of 36 (3%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 1 out of 39 (3%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0
   Top 10 highest fanout non-clock nets:




   Number of warnings:  8
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING - map: Top module port 'clk' does not connect to anything.
WARNING - map: Top module port 'sck' does not connect to anything.
WARNING - map: Top module port 'sdi' does not connect to anything.

                                    Page 1





Design Errors/Warnings (cont)
-----------------------------
WARNING - map: Top module port 'CE' does not connect to anything.
WARNING - map: Top module port 'clk' does not connect to anything.
WARNING - map: Top module port 'sck' does not connect to anything.
WARNING - map: Top module port 'sdi' does not connect to anything.
WARNING - map: Top module port 'CE' does not connect to anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| pwm                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block pwm_pad.vhi_inst was optimized away.

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 50 MB































                                    Page 2


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor
     Corporation,  All rights reserved.
