

================================================================
== Vitis HLS Report for 'PE'
================================================================
* Date:           Tue Feb 25 14:23:55 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.108 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9231|     9231|  92.310 us|  92.310 us|  9231|  9231|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                        |                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70  |PE_Pipeline_VITIS_LOOP_378_5  |     9229|     9229|  92.290 us|  92.290 us|  9229|  9229|       no|
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     195|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    28|     3068|    5204|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      74|    -|
|Register             |        -|     -|      164|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    28|     3232|    5473|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+----+------+------+-----+
    |                Instance                |            Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+------------------------------+---------+----+------+------+-----+
    |grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70  |PE_Pipeline_VITIS_LOOP_378_5  |        0|  28|  3068|  5204|    0|
    +----------------------------------------+------------------------------+---------+----+------+------+-----+
    |Total                                   |                              |        0|  28|  3068|  5204|    0|
    +----------------------------------------+------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add308_1_fu_106_p2  |         +|   0|  0|  39|          32|           1|
    |add308_2_fu_112_p2  |         +|   0|  0|  39|          32|           2|
    |add308_3_fu_118_p2  |         +|   0|  0|  39|          32|           2|
    |sub270_fu_100_p2    |         +|   0|  0|  39|          32|           2|
    |sub_fu_94_p2        |         +|   0|  0|  39|          32|           3|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 195|         160|          10|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  20|          4|    1|          4|
    |fifo_SA_A_0_0_read     |   9|          2|    1|          2|
    |fifo_SA_O_0_0_0_write  |   9|          2|    1|          2|
    |fifo_SA_O_0_0_1_write  |   9|          2|    1|          2|
    |fifo_SA_O_0_0_2_write  |   9|          2|    1|          2|
    |fifo_SA_O_0_0_3_write  |   9|          2|    1|          2|
    |fifo_SA_W_0_0_read     |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  74|         16|    7|         16|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |add308_1_reg_154                                     |  32|   0|   32|          0|
    |add308_2_reg_159                                     |  32|   0|   32|          0|
    |add308_3_reg_164                                     |  32|   0|   32|          0|
    |ap_CS_fsm                                            |   3|   0|    3|          0|
    |grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70_ap_start_reg  |   1|   0|    1|          0|
    |sub270_reg_149                                       |  32|   0|   32|          0|
    |sub_reg_144                                          |  32|   0|   32|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 164|   0|  164|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|               PE|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|               PE|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|               PE|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|               PE|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|               PE|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|               PE|  return value|
|fifo_SA_A_0_0_dout      |   in|   32|     ap_fifo|    fifo_SA_A_0_0|       pointer|
|fifo_SA_A_0_0_empty_n   |   in|    1|     ap_fifo|    fifo_SA_A_0_0|       pointer|
|fifo_SA_A_0_0_read      |  out|    1|     ap_fifo|    fifo_SA_A_0_0|       pointer|
|fifo_SA_W_0_0_dout      |   in|   32|     ap_fifo|    fifo_SA_W_0_0|       pointer|
|fifo_SA_W_0_0_empty_n   |   in|    1|     ap_fifo|    fifo_SA_W_0_0|       pointer|
|fifo_SA_W_0_0_read      |  out|    1|     ap_fifo|    fifo_SA_W_0_0|       pointer|
|fifo_SA_O_0_0_0_din     |  out|   32|     ap_fifo|  fifo_SA_O_0_0_0|       pointer|
|fifo_SA_O_0_0_0_full_n  |   in|    1|     ap_fifo|  fifo_SA_O_0_0_0|       pointer|
|fifo_SA_O_0_0_0_write   |  out|    1|     ap_fifo|  fifo_SA_O_0_0_0|       pointer|
|fifo_SA_O_0_0_1_din     |  out|   32|     ap_fifo|  fifo_SA_O_0_0_1|       pointer|
|fifo_SA_O_0_0_1_full_n  |   in|    1|     ap_fifo|  fifo_SA_O_0_0_1|       pointer|
|fifo_SA_O_0_0_1_write   |  out|    1|     ap_fifo|  fifo_SA_O_0_0_1|       pointer|
|fifo_SA_O_0_0_2_din     |  out|   32|     ap_fifo|  fifo_SA_O_0_0_2|       pointer|
|fifo_SA_O_0_0_2_full_n  |   in|    1|     ap_fifo|  fifo_SA_O_0_0_2|       pointer|
|fifo_SA_O_0_0_2_write   |  out|    1|     ap_fifo|  fifo_SA_O_0_0_2|       pointer|
|fifo_SA_O_0_0_3_din     |  out|   32|     ap_fifo|  fifo_SA_O_0_0_3|       pointer|
|fifo_SA_O_0_0_3_full_n  |   in|    1|     ap_fifo|  fifo_SA_O_0_0_3|       pointer|
|fifo_SA_O_0_0_3_write   |  out|    1|     ap_fifo|  fifo_SA_O_0_0_3|       pointer|
|num                     |   in|   32|     ap_none|              num|        scalar|
|num_a_sa                |   in|   32|     ap_none|         num_a_sa|        scalar|
|mode                    |   in|    1|     ap_none|             mode|        scalar|
+------------------------+-----+-----+------------+-----------------+--------------+

