// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "07/17/2018 12:03:07"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module space_invaders (
	CLOCK_50,
	KEY,
	SW,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B,
	HEX0,
	HEX4);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;
output 	[6:0] HEX0;
output 	[6:0] HEX4;

// Design Ports Information
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[8]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[8]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[8]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("space_invaders_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \VGA|mypll|altpll_component|pll~CLK1 ;
wire \VGA|mypll|altpll_component|pll~CLK2 ;
wire \VGA|mypll|altpll_component|pll~CLK3 ;
wire \VGA|mypll|altpll_component|pll~CLK4 ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \CLOCK_50~input_o ;
wire \VGA|mypll|altpll_component|pll~FBOUT ;
wire \VGA|mypll|altpll_component|_clk0 ;
wire \VGA|mypll|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA|controller|Add0~0_combout ;
wire \KEY[0]~input_o ;
wire \VGA|controller|Add0~1 ;
wire \VGA|controller|Add0~2_combout ;
wire \VGA|controller|Add0~3 ;
wire \VGA|controller|Add0~4_combout ;
wire \VGA|controller|Add0~5 ;
wire \VGA|controller|Add0~6_combout ;
wire \VGA|controller|Add0~7 ;
wire \VGA|controller|Add0~8_combout ;
wire \VGA|controller|Add0~9 ;
wire \VGA|controller|Add0~10_combout ;
wire \VGA|controller|xCounter~2_combout ;
wire \VGA|controller|Add0~11 ;
wire \VGA|controller|Add0~12_combout ;
wire \VGA|controller|Add0~13 ;
wire \VGA|controller|Add0~14_combout ;
wire \VGA|controller|Add0~15 ;
wire \VGA|controller|Add0~16_combout ;
wire \VGA|controller|xCounter~1_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~17 ;
wire \VGA|controller|Add0~18_combout ;
wire \VGA|controller|xCounter~0_combout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~2_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~0_combout ;
wire \VGA|controller|Add1~1 ;
wire \VGA|controller|Add1~2_combout ;
wire \VGA|controller|yCounter[1]~9_combout ;
wire \VGA|controller|Add1~3 ;
wire \VGA|controller|Add1~4_combout ;
wire \VGA|controller|yCounter[2]~7_combout ;
wire \VGA|controller|Add1~5 ;
wire \VGA|controller|Add1~6_combout ;
wire \VGA|controller|yCounter[3]~6_combout ;
wire \VGA|controller|Add1~7 ;
wire \VGA|controller|Add1~8_combout ;
wire \VGA|controller|yCounter[4]~5_combout ;
wire \VGA|controller|Add1~9 ;
wire \VGA|controller|Add1~10_combout ;
wire \VGA|controller|yCounter[5]~4_combout ;
wire \VGA|controller|Add1~11 ;
wire \VGA|controller|Add1~12_combout ;
wire \VGA|controller|yCounter[6]~3_combout ;
wire \VGA|controller|Add1~13 ;
wire \VGA|controller|Add1~14_combout ;
wire \VGA|controller|yCounter[7]~2_combout ;
wire \VGA|controller|Add1~15 ;
wire \VGA|controller|Add1~16_combout ;
wire \VGA|controller|yCounter[8]~1_combout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|Add1~17 ;
wire \VGA|controller|Add1~18_combout ;
wire \VGA|controller|yCounter[9]~8_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|yCounter[8]~0_combout ;
wire \VGA|controller|yCounter[0]~10_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~2_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~1_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~q ;
wire \VGA|controller|controller_translator|Add0~1 ;
wire \VGA|controller|controller_translator|Add0~3 ;
wire \VGA|controller|controller_translator|Add0~5 ;
wire \VGA|controller|controller_translator|Add0~7 ;
wire \VGA|controller|controller_translator|Add0~9 ;
wire \VGA|controller|controller_translator|Add0~11 ;
wire \VGA|controller|controller_translator|Add0~12_combout ;
wire \VGA|controller|controller_translator|Add0~10_combout ;
wire \VGA|controller|controller_translator|Add0~8_combout ;
wire \VGA|controller|controller_translator|Add0~6_combout ;
wire \VGA|controller|controller_translator|Add0~4_combout ;
wire \VGA|controller|controller_translator|Add0~2_combout ;
wire \VGA|controller|controller_translator|Add0~0_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~1 ;
wire \VGA|controller|controller_translator|mem_address[6]~3 ;
wire \VGA|controller|controller_translator|mem_address[7]~5 ;
wire \VGA|controller|controller_translator|mem_address[8]~7 ;
wire \VGA|controller|controller_translator|mem_address[9]~9 ;
wire \VGA|controller|controller_translator|mem_address[10]~11 ;
wire \VGA|controller|controller_translator|mem_address[11]~13 ;
wire \VGA|controller|controller_translator|mem_address[12]~15 ;
wire \VGA|controller|controller_translator|mem_address[13]~16_combout ;
wire \VGA|controller|controller_translator|Add0~13 ;
wire \VGA|controller|controller_translator|Add0~14_combout ;
wire \VGA|controller|controller_translator|mem_address[13]~17 ;
wire \VGA|controller|controller_translator|mem_address[14]~18_combout ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \SW[9]~input_o ;
wire \~GND~combout ;
wire \VGA|controller|controller_translator|mem_address[5]~0_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~2_combout ;
wire \VGA|controller|controller_translator|mem_address[7]~4_combout ;
wire \VGA|controller|controller_translator|mem_address[8]~6_combout ;
wire \VGA|controller|controller_translator|mem_address[9]~8_combout ;
wire \VGA|controller|controller_translator|mem_address[10]~10_combout ;
wire \VGA|controller|controller_translator|mem_address[11]~12_combout ;
wire \VGA|controller|controller_translator|mem_address[12]~14_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \SW[8]~input_o ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ;
wire \SW[7]~input_o ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ;
wire \ck|counter[0]~28_combout ;
wire \ck|counter[13]~30_combout ;
wire \ck|counter[0]~29 ;
wire \ck|counter[1]~31_combout ;
wire \ck|counter[1]~32 ;
wire \ck|counter[2]~33_combout ;
wire \ck|counter[2]~34 ;
wire \ck|counter[3]~35_combout ;
wire \ck|counter[3]~36 ;
wire \ck|counter[4]~37_combout ;
wire \ck|counter[4]~38 ;
wire \ck|counter[5]~39_combout ;
wire \ck|counter[5]~40 ;
wire \ck|counter[6]~41_combout ;
wire \ck|counter[6]~42 ;
wire \ck|counter[7]~43_combout ;
wire \ck|counter[7]~44 ;
wire \ck|counter[8]~45_combout ;
wire \ck|counter[8]~46 ;
wire \ck|counter[9]~47_combout ;
wire \ck|counter[9]~48 ;
wire \ck|counter[10]~49_combout ;
wire \ck|counter[10]~50 ;
wire \ck|counter[11]~51_combout ;
wire \ck|counter[11]~52 ;
wire \ck|counter[12]~53_combout ;
wire \ck|counter[12]~54 ;
wire \ck|counter[13]~55_combout ;
wire \ck|counter[13]~56 ;
wire \ck|counter[14]~57_combout ;
wire \ck|counter[14]~feeder_combout ;
wire \ck|counter[14]~58 ;
wire \ck|counter[15]~59_combout ;
wire \ck|counter[15]~60 ;
wire \ck|counter[16]~61_combout ;
wire \ck|counter[16]~62 ;
wire \ck|counter[17]~63_combout ;
wire \ck|counter[17]~64 ;
wire \ck|counter[18]~65_combout ;
wire \ck|counter[18]~66 ;
wire \ck|counter[19]~67_combout ;
wire \ck|counter[19]~68 ;
wire \ck|counter[20]~69_combout ;
wire \ck|counter[20]~70 ;
wire \ck|counter[21]~71_combout ;
wire \ck|counter[21]~72 ;
wire \ck|counter[22]~73_combout ;
wire \ck|counter[22]~74 ;
wire \ck|counter[23]~75_combout ;
wire \ck|counter[23]~76 ;
wire \ck|counter[24]~77_combout ;
wire \ck|counter[24]~78 ;
wire \ck|counter[25]~79_combout ;
wire \ck|counter[25]~80 ;
wire \ck|counter[26]~81_combout ;
wire \ck|counter[26]~82 ;
wire \ck|counter[27]~83_combout ;
wire \ck|Equal0~7_combout ;
wire \ck|Equal0~5_combout ;
wire \ck|Equal0~2_combout ;
wire \ck|Equal0~1_combout ;
wire \ck|Equal0~0_combout ;
wire \ck|Equal0~3_combout ;
wire \ck|Equal0~4_combout ;
wire \ck|Equal0~6_combout ;
wire \ck|Equal0~combout ;
wire \ck|Equal0~clkctrl_outclk ;
wire \SW[2]~input_o ;
wire \SW[1]~input_o ;
wire \SW[0]~input_o ;
wire \SW[6]~input_o ;
wire \SW[5]~input_o ;
wire \c0|Selector6~0_combout ;
wire \c0|Selector6~1_combout ;
wire \c0|next_state.DRAW_MOVE_LEFT~q ;
wire \c0|current_state~23_combout ;
wire \c0|current_state.DRAW_MOVE_LEFT~q ;
wire \c0|Selector9~0_combout ;
wire \c0|Selector9~1_combout ;
wire \c0|next_state.MOVE_BULLET~q ;
wire \c0|current_state~29_combout ;
wire \c0|current_state.MOVE_BULLET~q ;
wire \c0|Selector10~0_combout ;
wire \c0|next_state.CHECK_HIT~q ;
wire \c0|current_state~24_combout ;
wire \c0|current_state.CHECK_HIT~q ;
wire \SW[4]~input_o ;
wire \c0|Selector12~0_combout ;
wire \c0|next_state.REMOVE_BULLET~q ;
wire \c0|current_state~30_combout ;
wire \c0|current_state.REMOVE_BULLET~q ;
wire \c0|Selector11~0_combout ;
wire \c0|next_state.REMOVE_ALIEN~q ;
wire \c0|current_state~28_combout ;
wire \c0|current_state.REMOVE_ALIEN~q ;
wire \c0|Selector13~0_combout ;
wire \c0|next_state.END_GAME~q ;
wire \c0|current_state~31_combout ;
wire \c0|current_state.END_GAME~q ;
wire \c0|Selector0~0_combout ;
wire \c0|next_state.WAIT_DRAW~q ;
wire \c0|current_state~25_combout ;
wire \c0|current_state.WAIT_DRAW~q ;
wire \c0|Selector1~0_combout ;
wire \c0|Selector1~1_combout ;
wire \c0|next_state.DRAW_PLAYER_ALIENS~q ;
wire \c0|current_state~35_combout ;
wire \c0|current_state.DRAW_PLAYER_ALIENS~q ;
wire \c0|Selector2~0_combout ;
wire \c0|Selector2~1_combout ;
wire \c0|next_state.WAIT_BEGIN_GAME~q ;
wire \c0|current_state~22_combout ;
wire \c0|current_state.WAIT_BEGIN_GAME~q ;
wire \c0|Selector3~0_combout ;
wire \c0|Selector3~1_combout ;
wire \c0|Selector3~2_combout ;
wire \c0|next_state.SHOOT~q ;
wire \c0|current_state~34_combout ;
wire \c0|current_state.SHOOT~q ;
wire \SW[3]~input_o ;
wire \c0|Selector4~0_combout ;
wire \c0|Selector4~1_combout ;
wire \c0|next_state.DRAW_BULLET~q ;
wire \c0|current_state~27_combout ;
wire \c0|current_state.DRAW_BULLET~q ;
wire \c0|Selector5~1_combout ;
wire \c0|Selector5~0_combout ;
wire \c0|Selector5~2_combout ;
wire \c0|next_state.MOVE_CHAR_LEFT~q ;
wire \c0|current_state~33_combout ;
wire \c0|current_state.MOVE_CHAR_LEFT~q ;
wire \c0|Selector7~0_combout ;
wire \c0|next_state.MOVE_CHAR_RIGHT~q ;
wire \c0|current_state~32_combout ;
wire \c0|current_state.MOVE_CHAR_RIGHT~q ;
wire \c0|Selector8~0_combout ;
wire \c0|Selector8~1_combout ;
wire \c0|next_state.DRAW_MOVE_RIGHT~q ;
wire \c0|current_state~26_combout ;
wire \c0|current_state.DRAW_MOVE_RIGHT~q ;
wire \c0|WideOr17~0_combout ;
wire \c0|WideOr17~combout ;
wire \c0|WideOr14~0_combout ;
wire \c0|WideOr14~combout ;
wire \c0|WideOr16~0_combout ;
wire \c0|WideOr16~combout ;
wire \c0|WideOr15~0_combout ;
wire \c0|WideOr15~combout ;
wire \h0|hex[0]~0_combout ;
wire \h0|hex[1]~1_combout ;
wire \h0|hex[2]~2_combout ;
wire \h0|hex[3]~3_combout ;
wire \h0|hex[4]~4_combout ;
wire \h0|hex[5]~5_combout ;
wire \h0|hex[6]~6_combout ;
wire \c0|score[0]~0_combout ;
wire \c0|score[1]~4_combout ;
wire \c0|score[1]~1_combout ;
wire \c0|score[2]~3_combout ;
wire \c0|score[3]~2_combout ;
wire \h4|hex[0]~0_combout ;
wire \h4|hex[1]~1_combout ;
wire \h4|hex[2]~2_combout ;
wire \h4|hex[3]~3_combout ;
wire \h4|hex[4]~4_combout ;
wire \h4|hex[5]~5_combout ;
wire \h4|hex[6]~6_combout ;
wire [1:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [9:0] \VGA|controller|xCounter ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [9:0] \VGA|controller|yCounter ;
wire [3:0] \c0|score ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [3:0] \c0|fsm_num ;
wire [1:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [27:0] \ck|counter ;

wire [4:0] \VGA|mypll|altpll_component|pll_CLK_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;

assign \VGA|mypll|altpll_component|_clk0  = \VGA|mypll|altpll_component|pll_CLK_bus [0];
assign \VGA|mypll|altpll_component|pll~CLK1  = \VGA|mypll|altpll_component|pll_CLK_bus [1];
assign \VGA|mypll|altpll_component|pll~CLK2  = \VGA|mypll|altpll_component|pll_CLK_bus [2];
assign \VGA|mypll|altpll_component|pll~CLK3  = \VGA|mypll|altpll_component|pll_CLK_bus [3];
assign \VGA|mypll|altpll_component|pll~CLK4  = \VGA|mypll|altpll_component|pll_CLK_bus [4];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a8  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\h0|hex[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\h0|hex[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\h0|hex[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\h0|hex[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\h0|hex[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\h0|hex[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(\h0|hex[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\h4|hex[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\h4|hex[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\h4|hex[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\h4|hex[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\h4|hex[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\h4|hex[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(\h4|hex[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \VGA|mypll|altpll_component|pll (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\VGA|mypll|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\VGA|mypll|altpll_component|pll~FBOUT ),
	.clk(\VGA|mypll|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|pll .auto_settings = "false";
defparam \VGA|mypll|altpll_component|pll .bandwidth_type = "medium";
defparam \VGA|mypll|altpll_component|pll .c0_high = 12;
defparam \VGA|mypll|altpll_component|pll .c0_initial = 1;
defparam \VGA|mypll|altpll_component|pll .c0_low = 12;
defparam \VGA|mypll|altpll_component|pll .c0_mode = "even";
defparam \VGA|mypll|altpll_component|pll .c0_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_high = 0;
defparam \VGA|mypll|altpll_component|pll .c1_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c1_low = 0;
defparam \VGA|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c1_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c2_high = 0;
defparam \VGA|mypll|altpll_component|pll .c2_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c2_low = 0;
defparam \VGA|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c2_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c2_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c3_high = 0;
defparam \VGA|mypll|altpll_component|pll .c3_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c3_low = 0;
defparam \VGA|mypll|altpll_component|pll .c3_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c3_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c3_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c4_high = 0;
defparam \VGA|mypll|altpll_component|pll .c4_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c4_low = 0;
defparam \VGA|mypll|altpll_component|pll .c4_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c4_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c4_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .charge_pump_current_bits = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \VGA|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \VGA|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk1_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk1_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk1_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk2_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk2_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk2_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk3_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk3_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk3_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk4_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk4_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk4_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .compensate_clock = "clock0";
defparam \VGA|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .inclk1_input_frequency = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_c_bits = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_r_bits = 27;
defparam \VGA|mypll|altpll_component|pll .m = 12;
defparam \VGA|mypll|altpll_component|pll .m_initial = 1;
defparam \VGA|mypll|altpll_component|pll .m_ph = 0;
defparam \VGA|mypll|altpll_component|pll .n = 1;
defparam \VGA|mypll|altpll_component|pll .operation_mode = "normal";
defparam \VGA|mypll|altpll_component|pll .pfd_max = 200000;
defparam \VGA|mypll|altpll_component|pll .pfd_min = 3076;
defparam \VGA|mypll|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \VGA|mypll|altpll_component|pll .simulation_type = "timing";
defparam \VGA|mypll|altpll_component|pll .switch_over_type = "manual";
defparam \VGA|mypll|altpll_component|pll .vco_center = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_frequency_control = "auto";
defparam \VGA|mypll|altpll_component|pll .vco_max = 3333;
defparam \VGA|mypll|altpll_component|pll .vco_min = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_phase_shift_step = 208;
defparam \VGA|mypll|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \VGA|mypll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\VGA|mypll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N2
cycloneive_lcell_comb \VGA|controller|Add0~0 (
// Equation(s):
// \VGA|controller|Add0~0_combout  = \VGA|controller|xCounter [0] $ (VCC)
// \VGA|controller|Add0~1  = CARRY(\VGA|controller|xCounter [0])

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add0~0_combout ),
	.cout(\VGA|controller|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|Add0~0 .lut_mask = 16'h33CC;
defparam \VGA|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y28_N3
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N4
cycloneive_lcell_comb \VGA|controller|Add0~2 (
// Equation(s):
// \VGA|controller|Add0~2_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|Add0~1 )) # (!\VGA|controller|xCounter [1] & ((\VGA|controller|Add0~1 ) # (GND)))
// \VGA|controller|Add0~3  = CARRY((!\VGA|controller|Add0~1 ) # (!\VGA|controller|xCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~1 ),
	.combout(\VGA|controller|Add0~2_combout ),
	.cout(\VGA|controller|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y28_N5
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N6
cycloneive_lcell_comb \VGA|controller|Add0~4 (
// Equation(s):
// \VGA|controller|Add0~4_combout  = (\VGA|controller|xCounter [2] & (\VGA|controller|Add0~3  $ (GND))) # (!\VGA|controller|xCounter [2] & (!\VGA|controller|Add0~3  & VCC))
// \VGA|controller|Add0~5  = CARRY((\VGA|controller|xCounter [2] & !\VGA|controller|Add0~3 ))

	.dataa(\VGA|controller|xCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~3 ),
	.combout(\VGA|controller|Add0~4_combout ),
	.cout(\VGA|controller|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|Add0~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y28_N7
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N8
cycloneive_lcell_comb \VGA|controller|Add0~6 (
// Equation(s):
// \VGA|controller|Add0~6_combout  = (\VGA|controller|xCounter [3] & (!\VGA|controller|Add0~5 )) # (!\VGA|controller|xCounter [3] & ((\VGA|controller|Add0~5 ) # (GND)))
// \VGA|controller|Add0~7  = CARRY((!\VGA|controller|Add0~5 ) # (!\VGA|controller|xCounter [3]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~5 ),
	.combout(\VGA|controller|Add0~6_combout ),
	.cout(\VGA|controller|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|Add0~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y28_N9
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N10
cycloneive_lcell_comb \VGA|controller|Add0~8 (
// Equation(s):
// \VGA|controller|Add0~8_combout  = (\VGA|controller|xCounter [4] & (\VGA|controller|Add0~7  $ (GND))) # (!\VGA|controller|xCounter [4] & (!\VGA|controller|Add0~7  & VCC))
// \VGA|controller|Add0~9  = CARRY((\VGA|controller|xCounter [4] & !\VGA|controller|Add0~7 ))

	.dataa(\VGA|controller|xCounter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~7 ),
	.combout(\VGA|controller|Add0~8_combout ),
	.cout(\VGA|controller|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|Add0~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y28_N11
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N12
cycloneive_lcell_comb \VGA|controller|Add0~10 (
// Equation(s):
// \VGA|controller|Add0~10_combout  = (\VGA|controller|xCounter [5] & (!\VGA|controller|Add0~9 )) # (!\VGA|controller|xCounter [5] & ((\VGA|controller|Add0~9 ) # (GND)))
// \VGA|controller|Add0~11  = CARRY((!\VGA|controller|Add0~9 ) # (!\VGA|controller|xCounter [5]))

	.dataa(\VGA|controller|xCounter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~9 ),
	.combout(\VGA|controller|Add0~10_combout ),
	.cout(\VGA|controller|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N30
cycloneive_lcell_comb \VGA|controller|xCounter~2 (
// Equation(s):
// \VGA|controller|xCounter~2_combout  = (\VGA|controller|Add0~10_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(\VGA|controller|Add0~10_combout ),
	.datab(gnd),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~2 .lut_mask = 16'h0A0A;
defparam \VGA|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y28_N31
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N14
cycloneive_lcell_comb \VGA|controller|Add0~12 (
// Equation(s):
// \VGA|controller|Add0~12_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|Add0~11  $ (GND))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|Add0~11  & VCC))
// \VGA|controller|Add0~13  = CARRY((\VGA|controller|xCounter [6] & !\VGA|controller|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~11 ),
	.combout(\VGA|controller|Add0~12_combout ),
	.cout(\VGA|controller|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y28_N15
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N16
cycloneive_lcell_comb \VGA|controller|Add0~14 (
// Equation(s):
// \VGA|controller|Add0~14_combout  = (\VGA|controller|xCounter [7] & (!\VGA|controller|Add0~13 )) # (!\VGA|controller|xCounter [7] & ((\VGA|controller|Add0~13 ) # (GND)))
// \VGA|controller|Add0~15  = CARRY((!\VGA|controller|Add0~13 ) # (!\VGA|controller|xCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~13 ),
	.combout(\VGA|controller|Add0~14_combout ),
	.cout(\VGA|controller|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|Add0~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y28_N17
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N18
cycloneive_lcell_comb \VGA|controller|Add0~16 (
// Equation(s):
// \VGA|controller|Add0~16_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|Add0~15  $ (GND))) # (!\VGA|controller|xCounter [8] & (!\VGA|controller|Add0~15  & VCC))
// \VGA|controller|Add0~17  = CARRY((\VGA|controller|xCounter [8] & !\VGA|controller|Add0~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~15 ),
	.combout(\VGA|controller|Add0~16_combout ),
	.cout(\VGA|controller|Add0~17 ));
// synopsys translate_off
defparam \VGA|controller|Add0~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N28
cycloneive_lcell_comb \VGA|controller|xCounter~1 (
// Equation(s):
// \VGA|controller|xCounter~1_combout  = (\VGA|controller|Add0~16_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Add0~16_combout ),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~1 .lut_mask = 16'h0C0C;
defparam \VGA|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y28_N29
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N14
cycloneive_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = (\VGA|controller|xCounter [9] & (!\VGA|controller|xCounter [7] & (\VGA|controller|xCounter [4] & \VGA|controller|xCounter [8])))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(\VGA|controller|xCounter [4]),
	.datad(\VGA|controller|xCounter [8]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .lut_mask = 16'h2000;
defparam \VGA|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N24
cycloneive_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|xCounter [6] & (!\VGA|controller|xCounter [5] & \VGA|controller|xCounter [0])))

	.dataa(\VGA|controller|xCounter [1]),
	.datab(\VGA|controller|xCounter [6]),
	.datac(\VGA|controller|xCounter [5]),
	.datad(\VGA|controller|xCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .lut_mask = 16'h0200;
defparam \VGA|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N26
cycloneive_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = (\VGA|controller|Equal0~1_combout  & (\VGA|controller|Equal0~0_combout  & (\VGA|controller|xCounter [3] & \VGA|controller|xCounter [2])))

	.dataa(\VGA|controller|Equal0~1_combout ),
	.datab(\VGA|controller|Equal0~0_combout ),
	.datac(\VGA|controller|xCounter [3]),
	.datad(\VGA|controller|xCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \VGA|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N20
cycloneive_lcell_comb \VGA|controller|Add0~18 (
// Equation(s):
// \VGA|controller|Add0~18_combout  = \VGA|controller|xCounter [9] $ (\VGA|controller|Add0~17 )

	.dataa(\VGA|controller|xCounter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|Add0~17 ),
	.combout(\VGA|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add0~18 .lut_mask = 16'h5A5A;
defparam \VGA|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N22
cycloneive_lcell_comb \VGA|controller|xCounter~0 (
// Equation(s):
// \VGA|controller|xCounter~0_combout  = (!\VGA|controller|Equal0~2_combout  & \VGA|controller|Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(\VGA|controller|Add0~18_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~0 .lut_mask = 16'h0F00;
defparam \VGA|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y28_N23
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N24
cycloneive_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = (\VGA|controller|xCounter [2]) # ((\VGA|controller|xCounter [3]) # ((\VGA|controller|xCounter [1] & \VGA|controller|xCounter [0])))

	.dataa(\VGA|controller|xCounter [2]),
	.datab(\VGA|controller|xCounter [3]),
	.datac(\VGA|controller|xCounter [1]),
	.datad(\VGA|controller|xCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 16'hFEEE;
defparam \VGA|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N30
cycloneive_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = (\VGA|controller|xCounter [5] & (\VGA|controller|xCounter [6] & (\VGA|controller|xCounter [4] & \VGA|controller|VGA_HS1~0_combout ))) # (!\VGA|controller|xCounter [5] & (!\VGA|controller|xCounter [6] & 
// ((!\VGA|controller|VGA_HS1~0_combout ) # (!\VGA|controller|xCounter [4]))))

	.dataa(\VGA|controller|xCounter [5]),
	.datab(\VGA|controller|xCounter [6]),
	.datac(\VGA|controller|xCounter [4]),
	.datad(\VGA|controller|VGA_HS1~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 16'h8111;
defparam \VGA|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N0
cycloneive_lcell_comb \VGA|controller|VGA_HS1~2 (
// Equation(s):
// \VGA|controller|VGA_HS1~2_combout  = (((\VGA|controller|VGA_HS1~1_combout ) # (\VGA|controller|xCounter [8])) # (!\VGA|controller|xCounter [7])) # (!\VGA|controller|xCounter [9])

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(\VGA|controller|VGA_HS1~1_combout ),
	.datad(\VGA|controller|xCounter [8]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~2 .lut_mask = 16'hFFF7;
defparam \VGA|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N1
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y73_N18
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N12
cycloneive_lcell_comb \VGA|controller|Add1~0 (
// Equation(s):
// \VGA|controller|Add1~0_combout  = \VGA|controller|yCounter [0] $ (VCC)
// \VGA|controller|Add1~1  = CARRY(\VGA|controller|yCounter [0])

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add1~0_combout ),
	.cout(\VGA|controller|Add1~1 ));
// synopsys translate_off
defparam \VGA|controller|Add1~0 .lut_mask = 16'h33CC;
defparam \VGA|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N14
cycloneive_lcell_comb \VGA|controller|Add1~2 (
// Equation(s):
// \VGA|controller|Add1~2_combout  = (\VGA|controller|yCounter [1] & (!\VGA|controller|Add1~1 )) # (!\VGA|controller|yCounter [1] & ((\VGA|controller|Add1~1 ) # (GND)))
// \VGA|controller|Add1~3  = CARRY((!\VGA|controller|Add1~1 ) # (!\VGA|controller|yCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~1 ),
	.combout(\VGA|controller|Add1~2_combout ),
	.cout(\VGA|controller|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|Add1~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N8
cycloneive_lcell_comb \VGA|controller|yCounter[1]~9 (
// Equation(s):
// \VGA|controller|yCounter[1]~9_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~2_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [1]) # 
// ((\VGA|controller|Add1~2_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~2_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~9 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N9
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[1]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N16
cycloneive_lcell_comb \VGA|controller|Add1~4 (
// Equation(s):
// \VGA|controller|Add1~4_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|Add1~3  $ (GND))) # (!\VGA|controller|yCounter [2] & (!\VGA|controller|Add1~3  & VCC))
// \VGA|controller|Add1~5  = CARRY((\VGA|controller|yCounter [2] & !\VGA|controller|Add1~3 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~3 ),
	.combout(\VGA|controller|Add1~4_combout ),
	.cout(\VGA|controller|Add1~5 ));
// synopsys translate_off
defparam \VGA|controller|Add1~4 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N4
cycloneive_lcell_comb \VGA|controller|yCounter[2]~7 (
// Equation(s):
// \VGA|controller|yCounter[2]~7_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~4_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [2]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~4_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|Add1~4_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~7 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N5
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[2]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N18
cycloneive_lcell_comb \VGA|controller|Add1~6 (
// Equation(s):
// \VGA|controller|Add1~6_combout  = (\VGA|controller|yCounter [3] & (!\VGA|controller|Add1~5 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|Add1~5 ) # (GND)))
// \VGA|controller|Add1~7  = CARRY((!\VGA|controller|Add1~5 ) # (!\VGA|controller|yCounter [3]))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~5 ),
	.combout(\VGA|controller|Add1~6_combout ),
	.cout(\VGA|controller|Add1~7 ));
// synopsys translate_off
defparam \VGA|controller|Add1~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N0
cycloneive_lcell_comb \VGA|controller|yCounter[3]~6 (
// Equation(s):
// \VGA|controller|yCounter[3]~6_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~6_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [3]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~6_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|Add1~6_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~6 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y28_N1
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[3]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N20
cycloneive_lcell_comb \VGA|controller|Add1~8 (
// Equation(s):
// \VGA|controller|Add1~8_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|Add1~7  $ (GND))) # (!\VGA|controller|yCounter [4] & (!\VGA|controller|Add1~7  & VCC))
// \VGA|controller|Add1~9  = CARRY((\VGA|controller|yCounter [4] & !\VGA|controller|Add1~7 ))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~7 ),
	.combout(\VGA|controller|Add1~8_combout ),
	.cout(\VGA|controller|Add1~9 ));
// synopsys translate_off
defparam \VGA|controller|Add1~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N10
cycloneive_lcell_comb \VGA|controller|yCounter[4]~5 (
// Equation(s):
// \VGA|controller|yCounter[4]~5_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~8_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [4]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~8_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|Add1~8_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[4]~5 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N11
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[4]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N22
cycloneive_lcell_comb \VGA|controller|Add1~10 (
// Equation(s):
// \VGA|controller|Add1~10_combout  = (\VGA|controller|yCounter [5] & (!\VGA|controller|Add1~9 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|Add1~9 ) # (GND)))
// \VGA|controller|Add1~11  = CARRY((!\VGA|controller|Add1~9 ) # (!\VGA|controller|yCounter [5]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~9 ),
	.combout(\VGA|controller|Add1~10_combout ),
	.cout(\VGA|controller|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N2
cycloneive_lcell_comb \VGA|controller|yCounter[5]~4 (
// Equation(s):
// \VGA|controller|yCounter[5]~4_combout  = (\VGA|controller|yCounter[8]~0_combout  & (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [5]))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~10_combout ) # 
// ((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [5]))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|Add1~10_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[5]~4 .lut_mask = 16'h7530;
defparam \VGA|controller|yCounter[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N3
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[5]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N24
cycloneive_lcell_comb \VGA|controller|Add1~12 (
// Equation(s):
// \VGA|controller|Add1~12_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|Add1~11  $ (GND))) # (!\VGA|controller|yCounter [6] & (!\VGA|controller|Add1~11  & VCC))
// \VGA|controller|Add1~13  = CARRY((\VGA|controller|yCounter [6] & !\VGA|controller|Add1~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~11 ),
	.combout(\VGA|controller|Add1~12_combout ),
	.cout(\VGA|controller|Add1~13 ));
// synopsys translate_off
defparam \VGA|controller|Add1~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N4
cycloneive_lcell_comb \VGA|controller|yCounter[6]~3 (
// Equation(s):
// \VGA|controller|yCounter[6]~3_combout  = (\VGA|controller|yCounter[8]~0_combout  & (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [6]))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~12_combout ) # 
// ((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [6]))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|Add1~12_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~3 .lut_mask = 16'h7530;
defparam \VGA|controller|yCounter[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N5
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[6]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N26
cycloneive_lcell_comb \VGA|controller|Add1~14 (
// Equation(s):
// \VGA|controller|Add1~14_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|Add1~13 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|Add1~13 ) # (GND)))
// \VGA|controller|Add1~15  = CARRY((!\VGA|controller|Add1~13 ) # (!\VGA|controller|yCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~13 ),
	.combout(\VGA|controller|Add1~14_combout ),
	.cout(\VGA|controller|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|Add1~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N6
cycloneive_lcell_comb \VGA|controller|yCounter[7]~2 (
// Equation(s):
// \VGA|controller|yCounter[7]~2_combout  = (\VGA|controller|yCounter[8]~0_combout  & (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [7]))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~14_combout ) # 
// ((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [7]))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|Add1~14_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~2 .lut_mask = 16'h7530;
defparam \VGA|controller|yCounter[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N7
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[7]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N28
cycloneive_lcell_comb \VGA|controller|Add1~16 (
// Equation(s):
// \VGA|controller|Add1~16_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|Add1~15  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|Add1~15  & VCC))
// \VGA|controller|Add1~17  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|Add1~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~15 ),
	.combout(\VGA|controller|Add1~16_combout ),
	.cout(\VGA|controller|Add1~17 ));
// synopsys translate_off
defparam \VGA|controller|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N0
cycloneive_lcell_comb \VGA|controller|yCounter[8]~1 (
// Equation(s):
// \VGA|controller|yCounter[8]~1_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~16_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [8]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~16_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|Add1~16_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~1 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N1
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[8]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N30
cycloneive_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = (!\VGA|controller|yCounter [0] & (!\VGA|controller|yCounter [1] & (!\VGA|controller|yCounter [8] & !\VGA|controller|yCounter [7])))

	.dataa(\VGA|controller|yCounter [0]),
	.datab(\VGA|controller|yCounter [1]),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|yCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .lut_mask = 16'h0001;
defparam \VGA|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N0
cycloneive_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = (!\VGA|controller|yCounter [6] & !\VGA|controller|yCounter [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|yCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .lut_mask = 16'h000F;
defparam \VGA|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N30
cycloneive_lcell_comb \VGA|controller|Add1~18 (
// Equation(s):
// \VGA|controller|Add1~18_combout  = \VGA|controller|Add1~17  $ (\VGA|controller|yCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|yCounter [9]),
	.cin(\VGA|controller|Add1~17 ),
	.combout(\VGA|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add1~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N6
cycloneive_lcell_comb \VGA|controller|yCounter[9]~8 (
// Equation(s):
// \VGA|controller|yCounter[9]~8_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~18_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [9]) # 
// ((\VGA|controller|Add1~18_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~18_combout ),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~8 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N7
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[9]~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N30
cycloneive_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = (\VGA|controller|yCounter [9] & (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [3] & \VGA|controller|yCounter [2])))

	.dataa(\VGA|controller|yCounter [9]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|yCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .lut_mask = 16'h2000;
defparam \VGA|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N26
cycloneive_lcell_comb \VGA|controller|yCounter[8]~0 (
// Equation(s):
// \VGA|controller|yCounter[8]~0_combout  = ((\VGA|controller|always1~1_combout  & (\VGA|controller|always1~2_combout  & \VGA|controller|always1~0_combout ))) # (!\VGA|controller|Equal0~2_combout )

	.dataa(\VGA|controller|always1~1_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|always1~0_combout ),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~0 .lut_mask = 16'h80FF;
defparam \VGA|controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N2
cycloneive_lcell_comb \VGA|controller|yCounter[0]~10 (
// Equation(s):
// \VGA|controller|yCounter[0]~10_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~0_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [0]) # 
// ((\VGA|controller|Add1~0_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~0_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~10 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N3
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[0]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N24
cycloneive_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = (\VGA|controller|yCounter [7] & (\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [8] & \VGA|controller|yCounter [5])))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(\VGA|controller|yCounter [6]),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|yCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 16'h8000;
defparam \VGA|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N0
cycloneive_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = (\VGA|controller|yCounter [9]) # ((\VGA|controller|yCounter [4]) # ((!\VGA|controller|yCounter [2]) # (!\VGA|controller|yCounter [3])))

	.dataa(\VGA|controller|yCounter [9]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|yCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 16'hEFFF;
defparam \VGA|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N28
cycloneive_lcell_comb \VGA|controller|VGA_VS1~2 (
// Equation(s):
// \VGA|controller|VGA_VS1~2_combout  = ((\VGA|controller|VGA_VS1~0_combout ) # (\VGA|controller|yCounter [0] $ (!\VGA|controller|yCounter [1]))) # (!\VGA|controller|VGA_VS1~1_combout )

	.dataa(\VGA|controller|yCounter [0]),
	.datab(\VGA|controller|VGA_VS1~1_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|VGA_VS1~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~2 .lut_mask = 16'hFFB7;
defparam \VGA|controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N29
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X54_Y73_N4
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N2
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = (!\VGA|controller|yCounter [9] & (((!\VGA|controller|xCounter [7] & !\VGA|controller|xCounter [8])) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(\VGA|controller|xCounter [9]),
	.datad(\VGA|controller|yCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 16'h001F;
defparam \VGA|controller|VGA_BLANK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N4
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~1 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~1_combout  = (\VGA|controller|VGA_BLANK1~0_combout  & !\VGA|controller|VGA_VS1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|VGA_BLANK1~0_combout ),
	.datad(\VGA|controller|VGA_VS1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~1 .lut_mask = 16'h00F0;
defparam \VGA|controller|VGA_BLANK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N5
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X31_Y73_N11
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N8
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~0 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~0_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [4] $ (VCC))) # (!\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [4] & VCC))
// \VGA|controller|controller_translator|Add0~1  = CARRY((\VGA|controller|yCounter [2] & \VGA|controller|yCounter [4]))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|Add0~0_combout ),
	.cout(\VGA|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N10
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~2 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~2_combout  = (\VGA|controller|yCounter [3] & ((\VGA|controller|yCounter [5] & (\VGA|controller|controller_translator|Add0~1  & VCC)) # (!\VGA|controller|yCounter [5] & 
// (!\VGA|controller|controller_translator|Add0~1 )))) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|yCounter [5] & (!\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|controller_translator|Add0~1 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~3  = CARRY((\VGA|controller|yCounter [3] & (!\VGA|controller|yCounter [5] & !\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [3] & ((!\VGA|controller|controller_translator|Add0~1 ) # 
// (!\VGA|controller|yCounter [5]))))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~1 ),
	.combout(\VGA|controller|controller_translator|Add0~2_combout ),
	.cout(\VGA|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~4 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~4_combout  = ((\VGA|controller|yCounter [6] $ (\VGA|controller|yCounter [4] $ (!\VGA|controller|controller_translator|Add0~3 )))) # (GND)
// \VGA|controller|controller_translator|Add0~5  = CARRY((\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [4]) # (!\VGA|controller|controller_translator|Add0~3 ))) # (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [4] & 
// !\VGA|controller|controller_translator|Add0~3 )))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~3 ),
	.combout(\VGA|controller|controller_translator|Add0~4_combout ),
	.cout(\VGA|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~6 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~6_combout  = (\VGA|controller|yCounter [7] & ((\VGA|controller|yCounter [5] & (\VGA|controller|controller_translator|Add0~5  & VCC)) # (!\VGA|controller|yCounter [5] & 
// (!\VGA|controller|controller_translator|Add0~5 )))) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|yCounter [5] & (!\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|controller_translator|Add0~5 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~7  = CARRY((\VGA|controller|yCounter [7] & (!\VGA|controller|yCounter [5] & !\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [7] & ((!\VGA|controller|controller_translator|Add0~5 ) # 
// (!\VGA|controller|yCounter [5]))))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~5 ),
	.combout(\VGA|controller|controller_translator|Add0~6_combout ),
	.cout(\VGA|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~8 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~8_combout  = ((\VGA|controller|yCounter [6] $ (\VGA|controller|yCounter [8] $ (!\VGA|controller|controller_translator|Add0~7 )))) # (GND)
// \VGA|controller|controller_translator|Add0~9  = CARRY((\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [8]) # (!\VGA|controller|controller_translator|Add0~7 ))) # (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [8] & 
// !\VGA|controller|controller_translator|Add0~7 )))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~7 ),
	.combout(\VGA|controller|controller_translator|Add0~8_combout ),
	.cout(\VGA|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~10 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~10_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~9 ) # (GND)))
// \VGA|controller|controller_translator|Add0~11  = CARRY((!\VGA|controller|controller_translator|Add0~9 ) # (!\VGA|controller|yCounter [7]))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~9 ),
	.combout(\VGA|controller|controller_translator|Add0~10_combout ),
	.cout(\VGA|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~12 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~12_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|controller_translator|Add0~11  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|controller_translator|Add0~11  & VCC))
// \VGA|controller|controller_translator|Add0~13  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|controller_translator|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~11 ),
	.combout(\VGA|controller|controller_translator|Add0~12_combout ),
	.cout(\VGA|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N8
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[5]~0_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|xCounter [7] $ (VCC))) # (!\VGA|controller|yCounter [2] & (\VGA|controller|xCounter [7] & VCC))
// \VGA|controller|controller_translator|mem_address[5]~1  = CARRY((\VGA|controller|yCounter [2] & \VGA|controller|xCounter [7]))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|mem_address[5]~0_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N10
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[6]~2_combout  = (\VGA|controller|yCounter [3] & ((\VGA|controller|xCounter [8] & (\VGA|controller|controller_translator|mem_address[5]~1  & VCC)) # (!\VGA|controller|xCounter [8] & 
// (!\VGA|controller|controller_translator|mem_address[5]~1 )))) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|xCounter [8] & (!\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|xCounter [8] & 
// ((\VGA|controller|controller_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|controller|controller_translator|mem_address[6]~3  = CARRY((\VGA|controller|yCounter [3] & (!\VGA|controller|xCounter [8] & !\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|yCounter [3] & 
// ((!\VGA|controller|controller_translator|mem_address[5]~1 ) # (!\VGA|controller|xCounter [8]))))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[5]~1 ),
	.combout(\VGA|controller|controller_translator|mem_address[6]~2_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[7]~4_combout  = ((\VGA|controller|xCounter [9] $ (\VGA|controller|controller_translator|Add0~0_combout  $ (!\VGA|controller|controller_translator|mem_address[6]~3 )))) # (GND)
// \VGA|controller|controller_translator|mem_address[7]~5  = CARRY((\VGA|controller|xCounter [9] & ((\VGA|controller|controller_translator|Add0~0_combout ) # (!\VGA|controller|controller_translator|mem_address[6]~3 ))) # (!\VGA|controller|xCounter [9] & 
// (\VGA|controller|controller_translator|Add0~0_combout  & !\VGA|controller|controller_translator|mem_address[6]~3 )))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|controller_translator|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[6]~3 ),
	.combout(\VGA|controller|controller_translator|mem_address[7]~4_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[8]~6_combout  = (\VGA|controller|controller_translator|Add0~2_combout  & (!\VGA|controller|controller_translator|mem_address[7]~5 )) # (!\VGA|controller|controller_translator|Add0~2_combout  & 
// ((\VGA|controller|controller_translator|mem_address[7]~5 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[8]~7  = CARRY((!\VGA|controller|controller_translator|mem_address[7]~5 ) # (!\VGA|controller|controller_translator|Add0~2_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[7]~5 ),
	.combout(\VGA|controller|controller_translator|mem_address[8]~6_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[8]~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[9]~8_combout  = (\VGA|controller|controller_translator|Add0~4_combout  & (\VGA|controller|controller_translator|mem_address[8]~7  $ (GND))) # (!\VGA|controller|controller_translator|Add0~4_combout  & 
// (!\VGA|controller|controller_translator|mem_address[8]~7  & VCC))
// \VGA|controller|controller_translator|mem_address[9]~9  = CARRY((\VGA|controller|controller_translator|Add0~4_combout  & !\VGA|controller|controller_translator|mem_address[8]~7 ))

	.dataa(\VGA|controller|controller_translator|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[8]~7 ),
	.combout(\VGA|controller|controller_translator|mem_address[9]~8_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[9]~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[10]~10_combout  = (\VGA|controller|controller_translator|Add0~6_combout  & (!\VGA|controller|controller_translator|mem_address[9]~9 )) # (!\VGA|controller|controller_translator|Add0~6_combout  & 
// ((\VGA|controller|controller_translator|mem_address[9]~9 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[10]~11  = CARRY((!\VGA|controller|controller_translator|mem_address[9]~9 ) # (!\VGA|controller|controller_translator|Add0~6_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[9]~9 ),
	.combout(\VGA|controller|controller_translator|mem_address[10]~10_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[10]~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[11]~12_combout  = (\VGA|controller|controller_translator|Add0~8_combout  & (\VGA|controller|controller_translator|mem_address[10]~11  $ (GND))) # (!\VGA|controller|controller_translator|Add0~8_combout  & 
// (!\VGA|controller|controller_translator|mem_address[10]~11  & VCC))
// \VGA|controller|controller_translator|mem_address[11]~13  = CARRY((\VGA|controller|controller_translator|Add0~8_combout  & !\VGA|controller|controller_translator|mem_address[10]~11 ))

	.dataa(\VGA|controller|controller_translator|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[10]~11 ),
	.combout(\VGA|controller|controller_translator|mem_address[11]~12_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[11]~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N22
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[12]~14_combout  = (\VGA|controller|controller_translator|Add0~10_combout  & (!\VGA|controller|controller_translator|mem_address[11]~13 )) # (!\VGA|controller|controller_translator|Add0~10_combout  & 
// ((\VGA|controller|controller_translator|mem_address[11]~13 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[12]~15  = CARRY((!\VGA|controller|controller_translator|mem_address[11]~13 ) # (!\VGA|controller|controller_translator|Add0~10_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[11]~13 ),
	.combout(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[12]~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N24
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[13]~16_combout  = (\VGA|controller|controller_translator|Add0~12_combout  & (\VGA|controller|controller_translator|mem_address[12]~15  $ (GND))) # (!\VGA|controller|controller_translator|Add0~12_combout  & 
// (!\VGA|controller|controller_translator|mem_address[12]~15  & VCC))
// \VGA|controller|controller_translator|mem_address[13]~17  = CARRY((\VGA|controller|controller_translator|Add0~12_combout  & !\VGA|controller|controller_translator|mem_address[12]~15 ))

	.dataa(\VGA|controller|controller_translator|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[12]~15 ),
	.combout(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[13]~16 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y27_N25
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y27_N7
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N22
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~14 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~14_combout  = \VGA|controller|controller_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|controller_translator|Add0~13 ),
	.combout(\VGA|controller|controller_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N26
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[14]~18_combout  = \VGA|controller|controller_translator|mem_address[13]~17  $ (\VGA|controller|controller_translator|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|Add0~14_combout ),
	.cin(\VGA|controller|controller_translator|mem_address[13]~17 ),
	.combout(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|controller_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y27_N27
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y27_N25
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & \VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 16'h0F00;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N12
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SW[9]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & !\VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 16'h000F;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SW[9]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N10
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 16'h3120;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N6
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = (\VGA|controller|controller_translator|mem_address[14]~18_combout  & !\VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 16'h00AA;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SW[9]~input_o ,\SW[8]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a8  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.datab(gnd),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .lut_mask = 16'hFAAA;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SW[8]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SW[8]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N6
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .lut_mask = 16'h3120;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.datab(gnd),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .lut_mask = 16'hFAAA;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SW[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SW[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .lut_mask = 16'h3120;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\SW[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N18
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .lut_mask = 16'hFCCC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N4
cycloneive_lcell_comb \ck|counter[0]~28 (
// Equation(s):
// \ck|counter[0]~28_combout  = \ck|counter [0] $ (VCC)
// \ck|counter[0]~29  = CARRY(\ck|counter [0])

	.dataa(\ck|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ck|counter[0]~28_combout ),
	.cout(\ck|counter[0]~29 ));
// synopsys translate_off
defparam \ck|counter[0]~28 .lut_mask = 16'h55AA;
defparam \ck|counter[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N30
cycloneive_lcell_comb \ck|counter[13]~30 (
// Equation(s):
// \ck|counter[13]~30_combout  = (\ck|Equal0~combout ) # (!\KEY[0]~input_o )

	.dataa(\ck|Equal0~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\ck|counter[13]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ck|counter[13]~30 .lut_mask = 16'hAAFF;
defparam \ck|counter[13]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N1
dffeas \ck|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ck|counter[0]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[0] .is_wysiwyg = "true";
defparam \ck|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N6
cycloneive_lcell_comb \ck|counter[1]~31 (
// Equation(s):
// \ck|counter[1]~31_combout  = (\ck|counter [1] & (!\ck|counter[0]~29 )) # (!\ck|counter [1] & ((\ck|counter[0]~29 ) # (GND)))
// \ck|counter[1]~32  = CARRY((!\ck|counter[0]~29 ) # (!\ck|counter [1]))

	.dataa(\ck|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[0]~29 ),
	.combout(\ck|counter[1]~31_combout ),
	.cout(\ck|counter[1]~32 ));
// synopsys translate_off
defparam \ck|counter[1]~31 .lut_mask = 16'h5A5F;
defparam \ck|counter[1]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y36_N23
dffeas \ck|counter[1] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\ck|counter[1]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[1] .is_wysiwyg = "true";
defparam \ck|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N8
cycloneive_lcell_comb \ck|counter[2]~33 (
// Equation(s):
// \ck|counter[2]~33_combout  = (\ck|counter [2] & (\ck|counter[1]~32  $ (GND))) # (!\ck|counter [2] & (!\ck|counter[1]~32  & VCC))
// \ck|counter[2]~34  = CARRY((\ck|counter [2] & !\ck|counter[1]~32 ))

	.dataa(gnd),
	.datab(\ck|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[1]~32 ),
	.combout(\ck|counter[2]~33_combout ),
	.cout(\ck|counter[2]~34 ));
// synopsys translate_off
defparam \ck|counter[2]~33 .lut_mask = 16'hC30C;
defparam \ck|counter[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y36_N31
dffeas \ck|counter[2] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\ck|counter[2]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[2] .is_wysiwyg = "true";
defparam \ck|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N10
cycloneive_lcell_comb \ck|counter[3]~35 (
// Equation(s):
// \ck|counter[3]~35_combout  = (\ck|counter [3] & (!\ck|counter[2]~34 )) # (!\ck|counter [3] & ((\ck|counter[2]~34 ) # (GND)))
// \ck|counter[3]~36  = CARRY((!\ck|counter[2]~34 ) # (!\ck|counter [3]))

	.dataa(gnd),
	.datab(\ck|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[2]~34 ),
	.combout(\ck|counter[3]~35_combout ),
	.cout(\ck|counter[3]~36 ));
// synopsys translate_off
defparam \ck|counter[3]~35 .lut_mask = 16'h3C3F;
defparam \ck|counter[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y36_N5
dffeas \ck|counter[3] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\ck|counter[3]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[3] .is_wysiwyg = "true";
defparam \ck|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N12
cycloneive_lcell_comb \ck|counter[4]~37 (
// Equation(s):
// \ck|counter[4]~37_combout  = (\ck|counter [4] & (\ck|counter[3]~36  $ (GND))) # (!\ck|counter [4] & (!\ck|counter[3]~36  & VCC))
// \ck|counter[4]~38  = CARRY((\ck|counter [4] & !\ck|counter[3]~36 ))

	.dataa(gnd),
	.datab(\ck|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[3]~36 ),
	.combout(\ck|counter[4]~37_combout ),
	.cout(\ck|counter[4]~38 ));
// synopsys translate_off
defparam \ck|counter[4]~37 .lut_mask = 16'hC30C;
defparam \ck|counter[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y36_N3
dffeas \ck|counter[4] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\ck|counter[4]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[4] .is_wysiwyg = "true";
defparam \ck|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N14
cycloneive_lcell_comb \ck|counter[5]~39 (
// Equation(s):
// \ck|counter[5]~39_combout  = (\ck|counter [5] & (!\ck|counter[4]~38 )) # (!\ck|counter [5] & ((\ck|counter[4]~38 ) # (GND)))
// \ck|counter[5]~40  = CARRY((!\ck|counter[4]~38 ) # (!\ck|counter [5]))

	.dataa(gnd),
	.datab(\ck|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[4]~38 ),
	.combout(\ck|counter[5]~39_combout ),
	.cout(\ck|counter[5]~40 ));
// synopsys translate_off
defparam \ck|counter[5]~39 .lut_mask = 16'h3C3F;
defparam \ck|counter[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y36_N19
dffeas \ck|counter[5] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\ck|counter[5]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[5] .is_wysiwyg = "true";
defparam \ck|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N16
cycloneive_lcell_comb \ck|counter[6]~41 (
// Equation(s):
// \ck|counter[6]~41_combout  = (\ck|counter [6] & (\ck|counter[5]~40  $ (GND))) # (!\ck|counter [6] & (!\ck|counter[5]~40  & VCC))
// \ck|counter[6]~42  = CARRY((\ck|counter [6] & !\ck|counter[5]~40 ))

	.dataa(\ck|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[5]~40 ),
	.combout(\ck|counter[6]~41_combout ),
	.cout(\ck|counter[6]~42 ));
// synopsys translate_off
defparam \ck|counter[6]~41 .lut_mask = 16'hA50A;
defparam \ck|counter[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y36_N15
dffeas \ck|counter[6] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\ck|counter[6]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[6] .is_wysiwyg = "true";
defparam \ck|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N18
cycloneive_lcell_comb \ck|counter[7]~43 (
// Equation(s):
// \ck|counter[7]~43_combout  = (\ck|counter [7] & (!\ck|counter[6]~42 )) # (!\ck|counter [7] & ((\ck|counter[6]~42 ) # (GND)))
// \ck|counter[7]~44  = CARRY((!\ck|counter[6]~42 ) # (!\ck|counter [7]))

	.dataa(gnd),
	.datab(\ck|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[6]~42 ),
	.combout(\ck|counter[7]~43_combout ),
	.cout(\ck|counter[7]~44 ));
// synopsys translate_off
defparam \ck|counter[7]~43 .lut_mask = 16'h3C3F;
defparam \ck|counter[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y36_N17
dffeas \ck|counter[7] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\ck|counter[7]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[7] .is_wysiwyg = "true";
defparam \ck|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N20
cycloneive_lcell_comb \ck|counter[8]~45 (
// Equation(s):
// \ck|counter[8]~45_combout  = (\ck|counter [8] & (\ck|counter[7]~44  $ (GND))) # (!\ck|counter [8] & (!\ck|counter[7]~44  & VCC))
// \ck|counter[8]~46  = CARRY((\ck|counter [8] & !\ck|counter[7]~44 ))

	.dataa(\ck|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[7]~44 ),
	.combout(\ck|counter[8]~45_combout ),
	.cout(\ck|counter[8]~46 ));
// synopsys translate_off
defparam \ck|counter[8]~45 .lut_mask = 16'hA50A;
defparam \ck|counter[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y36_N7
dffeas \ck|counter[8] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\ck|counter[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[8] .is_wysiwyg = "true";
defparam \ck|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N22
cycloneive_lcell_comb \ck|counter[9]~47 (
// Equation(s):
// \ck|counter[9]~47_combout  = (\ck|counter [9] & (!\ck|counter[8]~46 )) # (!\ck|counter [9] & ((\ck|counter[8]~46 ) # (GND)))
// \ck|counter[9]~48  = CARRY((!\ck|counter[8]~46 ) # (!\ck|counter [9]))

	.dataa(gnd),
	.datab(\ck|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[8]~46 ),
	.combout(\ck|counter[9]~47_combout ),
	.cout(\ck|counter[9]~48 ));
// synopsys translate_off
defparam \ck|counter[9]~47 .lut_mask = 16'h3C3F;
defparam \ck|counter[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y36_N29
dffeas \ck|counter[9] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\ck|counter[9]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[9] .is_wysiwyg = "true";
defparam \ck|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N24
cycloneive_lcell_comb \ck|counter[10]~49 (
// Equation(s):
// \ck|counter[10]~49_combout  = (\ck|counter [10] & (\ck|counter[9]~48  $ (GND))) # (!\ck|counter [10] & (!\ck|counter[9]~48  & VCC))
// \ck|counter[10]~50  = CARRY((\ck|counter [10] & !\ck|counter[9]~48 ))

	.dataa(gnd),
	.datab(\ck|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[9]~48 ),
	.combout(\ck|counter[10]~49_combout ),
	.cout(\ck|counter[10]~50 ));
// synopsys translate_off
defparam \ck|counter[10]~49 .lut_mask = 16'hC30C;
defparam \ck|counter[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y36_N15
dffeas \ck|counter[10] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\ck|counter[10]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[10] .is_wysiwyg = "true";
defparam \ck|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N26
cycloneive_lcell_comb \ck|counter[11]~51 (
// Equation(s):
// \ck|counter[11]~51_combout  = (\ck|counter [11] & (!\ck|counter[10]~50 )) # (!\ck|counter [11] & ((\ck|counter[10]~50 ) # (GND)))
// \ck|counter[11]~52  = CARRY((!\ck|counter[10]~50 ) # (!\ck|counter [11]))

	.dataa(gnd),
	.datab(\ck|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[10]~50 ),
	.combout(\ck|counter[11]~51_combout ),
	.cout(\ck|counter[11]~52 ));
// synopsys translate_off
defparam \ck|counter[11]~51 .lut_mask = 16'h3C3F;
defparam \ck|counter[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y36_N9
dffeas \ck|counter[11] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\ck|counter[11]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[11] .is_wysiwyg = "true";
defparam \ck|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N28
cycloneive_lcell_comb \ck|counter[12]~53 (
// Equation(s):
// \ck|counter[12]~53_combout  = (\ck|counter [12] & (\ck|counter[11]~52  $ (GND))) # (!\ck|counter [12] & (!\ck|counter[11]~52  & VCC))
// \ck|counter[12]~54  = CARRY((\ck|counter [12] & !\ck|counter[11]~52 ))

	.dataa(\ck|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[11]~52 ),
	.combout(\ck|counter[12]~53_combout ),
	.cout(\ck|counter[12]~54 ));
// synopsys translate_off
defparam \ck|counter[12]~53 .lut_mask = 16'hA50A;
defparam \ck|counter[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y36_N21
dffeas \ck|counter[12] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\ck|counter[12]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[12] .is_wysiwyg = "true";
defparam \ck|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N30
cycloneive_lcell_comb \ck|counter[13]~55 (
// Equation(s):
// \ck|counter[13]~55_combout  = (\ck|counter [13] & (!\ck|counter[12]~54 )) # (!\ck|counter [13] & ((\ck|counter[12]~54 ) # (GND)))
// \ck|counter[13]~56  = CARRY((!\ck|counter[12]~54 ) # (!\ck|counter [13]))

	.dataa(\ck|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[12]~54 ),
	.combout(\ck|counter[13]~55_combout ),
	.cout(\ck|counter[13]~56 ));
// synopsys translate_off
defparam \ck|counter[13]~55 .lut_mask = 16'h5A5F;
defparam \ck|counter[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y36_N7
dffeas \ck|counter[13] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\ck|counter[13]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[13] .is_wysiwyg = "true";
defparam \ck|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N0
cycloneive_lcell_comb \ck|counter[14]~57 (
// Equation(s):
// \ck|counter[14]~57_combout  = (\ck|counter [14] & (\ck|counter[13]~56  $ (GND))) # (!\ck|counter [14] & (!\ck|counter[13]~56  & VCC))
// \ck|counter[14]~58  = CARRY((\ck|counter [14] & !\ck|counter[13]~56 ))

	.dataa(\ck|counter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[13]~56 ),
	.combout(\ck|counter[14]~57_combout ),
	.cout(\ck|counter[14]~58 ));
// synopsys translate_off
defparam \ck|counter[14]~57 .lut_mask = 16'hA50A;
defparam \ck|counter[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N30
cycloneive_lcell_comb \ck|counter[14]~feeder (
// Equation(s):
// \ck|counter[14]~feeder_combout  = \ck|counter[14]~57_combout 

	.dataa(gnd),
	.datab(\ck|counter[14]~57_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ck|counter[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ck|counter[14]~feeder .lut_mask = 16'hCCCC;
defparam \ck|counter[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N31
dffeas \ck|counter[14] (
	.clk(\CLOCK_50~input_o ),
	.d(\ck|counter[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[14] .is_wysiwyg = "true";
defparam \ck|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N2
cycloneive_lcell_comb \ck|counter[15]~59 (
// Equation(s):
// \ck|counter[15]~59_combout  = (\ck|counter [15] & (!\ck|counter[14]~58 )) # (!\ck|counter [15] & ((\ck|counter[14]~58 ) # (GND)))
// \ck|counter[15]~60  = CARRY((!\ck|counter[14]~58 ) # (!\ck|counter [15]))

	.dataa(\ck|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[14]~58 ),
	.combout(\ck|counter[15]~59_combout ),
	.cout(\ck|counter[15]~60 ));
// synopsys translate_off
defparam \ck|counter[15]~59 .lut_mask = 16'h5A5F;
defparam \ck|counter[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y36_N11
dffeas \ck|counter[15] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\ck|counter[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[15] .is_wysiwyg = "true";
defparam \ck|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N4
cycloneive_lcell_comb \ck|counter[16]~61 (
// Equation(s):
// \ck|counter[16]~61_combout  = (\ck|counter [16] & (\ck|counter[15]~60  $ (GND))) # (!\ck|counter [16] & (!\ck|counter[15]~60  & VCC))
// \ck|counter[16]~62  = CARRY((\ck|counter [16] & !\ck|counter[15]~60 ))

	.dataa(gnd),
	.datab(\ck|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[15]~60 ),
	.combout(\ck|counter[16]~61_combout ),
	.cout(\ck|counter[16]~62 ));
// synopsys translate_off
defparam \ck|counter[16]~61 .lut_mask = 16'hC30C;
defparam \ck|counter[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y35_N27
dffeas \ck|counter[16] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\ck|counter[16]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[16] .is_wysiwyg = "true";
defparam \ck|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N6
cycloneive_lcell_comb \ck|counter[17]~63 (
// Equation(s):
// \ck|counter[17]~63_combout  = (\ck|counter [17] & (!\ck|counter[16]~62 )) # (!\ck|counter [17] & ((\ck|counter[16]~62 ) # (GND)))
// \ck|counter[17]~64  = CARRY((!\ck|counter[16]~62 ) # (!\ck|counter [17]))

	.dataa(gnd),
	.datab(\ck|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[16]~62 ),
	.combout(\ck|counter[17]~63_combout ),
	.cout(\ck|counter[17]~64 ));
// synopsys translate_off
defparam \ck|counter[17]~63 .lut_mask = 16'h3C3F;
defparam \ck|counter[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y35_N25
dffeas \ck|counter[17] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\ck|counter[17]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[17] .is_wysiwyg = "true";
defparam \ck|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N8
cycloneive_lcell_comb \ck|counter[18]~65 (
// Equation(s):
// \ck|counter[18]~65_combout  = (\ck|counter [18] & (\ck|counter[17]~64  $ (GND))) # (!\ck|counter [18] & (!\ck|counter[17]~64  & VCC))
// \ck|counter[18]~66  = CARRY((\ck|counter [18] & !\ck|counter[17]~64 ))

	.dataa(gnd),
	.datab(\ck|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[17]~64 ),
	.combout(\ck|counter[18]~65_combout ),
	.cout(\ck|counter[18]~66 ));
// synopsys translate_off
defparam \ck|counter[18]~65 .lut_mask = 16'hC30C;
defparam \ck|counter[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N9
dffeas \ck|counter[18] (
	.clk(\CLOCK_50~input_o ),
	.d(\ck|counter[18]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[18] .is_wysiwyg = "true";
defparam \ck|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N10
cycloneive_lcell_comb \ck|counter[19]~67 (
// Equation(s):
// \ck|counter[19]~67_combout  = (\ck|counter [19] & (!\ck|counter[18]~66 )) # (!\ck|counter [19] & ((\ck|counter[18]~66 ) # (GND)))
// \ck|counter[19]~68  = CARRY((!\ck|counter[18]~66 ) # (!\ck|counter [19]))

	.dataa(\ck|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[18]~66 ),
	.combout(\ck|counter[19]~67_combout ),
	.cout(\ck|counter[19]~68 ));
// synopsys translate_off
defparam \ck|counter[19]~67 .lut_mask = 16'h5A5F;
defparam \ck|counter[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N11
dffeas \ck|counter[19] (
	.clk(\CLOCK_50~input_o ),
	.d(\ck|counter[19]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[19] .is_wysiwyg = "true";
defparam \ck|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N12
cycloneive_lcell_comb \ck|counter[20]~69 (
// Equation(s):
// \ck|counter[20]~69_combout  = (\ck|counter [20] & (\ck|counter[19]~68  $ (GND))) # (!\ck|counter [20] & (!\ck|counter[19]~68  & VCC))
// \ck|counter[20]~70  = CARRY((\ck|counter [20] & !\ck|counter[19]~68 ))

	.dataa(\ck|counter [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[19]~68 ),
	.combout(\ck|counter[20]~69_combout ),
	.cout(\ck|counter[20]~70 ));
// synopsys translate_off
defparam \ck|counter[20]~69 .lut_mask = 16'hA50A;
defparam \ck|counter[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N13
dffeas \ck|counter[20] (
	.clk(\CLOCK_50~input_o ),
	.d(\ck|counter[20]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[20] .is_wysiwyg = "true";
defparam \ck|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N14
cycloneive_lcell_comb \ck|counter[21]~71 (
// Equation(s):
// \ck|counter[21]~71_combout  = (\ck|counter [21] & (!\ck|counter[20]~70 )) # (!\ck|counter [21] & ((\ck|counter[20]~70 ) # (GND)))
// \ck|counter[21]~72  = CARRY((!\ck|counter[20]~70 ) # (!\ck|counter [21]))

	.dataa(gnd),
	.datab(\ck|counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[20]~70 ),
	.combout(\ck|counter[21]~71_combout ),
	.cout(\ck|counter[21]~72 ));
// synopsys translate_off
defparam \ck|counter[21]~71 .lut_mask = 16'h3C3F;
defparam \ck|counter[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N15
dffeas \ck|counter[21] (
	.clk(\CLOCK_50~input_o ),
	.d(\ck|counter[21]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[21] .is_wysiwyg = "true";
defparam \ck|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N16
cycloneive_lcell_comb \ck|counter[22]~73 (
// Equation(s):
// \ck|counter[22]~73_combout  = (\ck|counter [22] & (\ck|counter[21]~72  $ (GND))) # (!\ck|counter [22] & (!\ck|counter[21]~72  & VCC))
// \ck|counter[22]~74  = CARRY((\ck|counter [22] & !\ck|counter[21]~72 ))

	.dataa(gnd),
	.datab(\ck|counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[21]~72 ),
	.combout(\ck|counter[22]~73_combout ),
	.cout(\ck|counter[22]~74 ));
// synopsys translate_off
defparam \ck|counter[22]~73 .lut_mask = 16'hC30C;
defparam \ck|counter[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N17
dffeas \ck|counter[22] (
	.clk(\CLOCK_50~input_o ),
	.d(\ck|counter[22]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[22] .is_wysiwyg = "true";
defparam \ck|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N18
cycloneive_lcell_comb \ck|counter[23]~75 (
// Equation(s):
// \ck|counter[23]~75_combout  = (\ck|counter [23] & (!\ck|counter[22]~74 )) # (!\ck|counter [23] & ((\ck|counter[22]~74 ) # (GND)))
// \ck|counter[23]~76  = CARRY((!\ck|counter[22]~74 ) # (!\ck|counter [23]))

	.dataa(gnd),
	.datab(\ck|counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[22]~74 ),
	.combout(\ck|counter[23]~75_combout ),
	.cout(\ck|counter[23]~76 ));
// synopsys translate_off
defparam \ck|counter[23]~75 .lut_mask = 16'h3C3F;
defparam \ck|counter[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N19
dffeas \ck|counter[23] (
	.clk(\CLOCK_50~input_o ),
	.d(\ck|counter[23]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[23] .is_wysiwyg = "true";
defparam \ck|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N20
cycloneive_lcell_comb \ck|counter[24]~77 (
// Equation(s):
// \ck|counter[24]~77_combout  = (\ck|counter [24] & (\ck|counter[23]~76  $ (GND))) # (!\ck|counter [24] & (!\ck|counter[23]~76  & VCC))
// \ck|counter[24]~78  = CARRY((\ck|counter [24] & !\ck|counter[23]~76 ))

	.dataa(gnd),
	.datab(\ck|counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[23]~76 ),
	.combout(\ck|counter[24]~77_combout ),
	.cout(\ck|counter[24]~78 ));
// synopsys translate_off
defparam \ck|counter[24]~77 .lut_mask = 16'hC30C;
defparam \ck|counter[24]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N21
dffeas \ck|counter[24] (
	.clk(\CLOCK_50~input_o ),
	.d(\ck|counter[24]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[24] .is_wysiwyg = "true";
defparam \ck|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N22
cycloneive_lcell_comb \ck|counter[25]~79 (
// Equation(s):
// \ck|counter[25]~79_combout  = (\ck|counter [25] & (!\ck|counter[24]~78 )) # (!\ck|counter [25] & ((\ck|counter[24]~78 ) # (GND)))
// \ck|counter[25]~80  = CARRY((!\ck|counter[24]~78 ) # (!\ck|counter [25]))

	.dataa(\ck|counter [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[24]~78 ),
	.combout(\ck|counter[25]~79_combout ),
	.cout(\ck|counter[25]~80 ));
// synopsys translate_off
defparam \ck|counter[25]~79 .lut_mask = 16'h5A5F;
defparam \ck|counter[25]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N23
dffeas \ck|counter[25] (
	.clk(\CLOCK_50~input_o ),
	.d(\ck|counter[25]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[25] .is_wysiwyg = "true";
defparam \ck|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N24
cycloneive_lcell_comb \ck|counter[26]~81 (
// Equation(s):
// \ck|counter[26]~81_combout  = (\ck|counter [26] & (\ck|counter[25]~80  $ (GND))) # (!\ck|counter [26] & (!\ck|counter[25]~80  & VCC))
// \ck|counter[26]~82  = CARRY((\ck|counter [26] & !\ck|counter[25]~80 ))

	.dataa(\ck|counter [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ck|counter[25]~80 ),
	.combout(\ck|counter[26]~81_combout ),
	.cout(\ck|counter[26]~82 ));
// synopsys translate_off
defparam \ck|counter[26]~81 .lut_mask = 16'hA50A;
defparam \ck|counter[26]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N25
dffeas \ck|counter[26] (
	.clk(\CLOCK_50~input_o ),
	.d(\ck|counter[26]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[26] .is_wysiwyg = "true";
defparam \ck|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N26
cycloneive_lcell_comb \ck|counter[27]~83 (
// Equation(s):
// \ck|counter[27]~83_combout  = \ck|counter [27] $ (\ck|counter[26]~82 )

	.dataa(\ck|counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ck|counter[26]~82 ),
	.combout(\ck|counter[27]~83_combout ),
	.cout());
// synopsys translate_off
defparam \ck|counter[27]~83 .lut_mask = 16'h5A5A;
defparam \ck|counter[27]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N27
dffeas \ck|counter[27] (
	.clk(\CLOCK_50~input_o ),
	.d(\ck|counter[27]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ck|counter[13]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ck|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ck|counter[27] .is_wysiwyg = "true";
defparam \ck|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N28
cycloneive_lcell_comb \ck|Equal0~7 (
// Equation(s):
// \ck|Equal0~7_combout  = (!\ck|counter [27] & (!\ck|counter [24] & (\ck|counter [25] & !\ck|counter [26])))

	.dataa(\ck|counter [27]),
	.datab(\ck|counter [24]),
	.datac(\ck|counter [25]),
	.datad(\ck|counter [26]),
	.cin(gnd),
	.combout(\ck|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ck|Equal0~7 .lut_mask = 16'h0010;
defparam \ck|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N0
cycloneive_lcell_comb \ck|Equal0~5 (
// Equation(s):
// \ck|Equal0~5_combout  = (!\ck|counter [18] & (\ck|counter [17] & (!\ck|counter [16] & \ck|counter [19])))

	.dataa(\ck|counter [18]),
	.datab(\ck|counter [17]),
	.datac(\ck|counter [16]),
	.datad(\ck|counter [19]),
	.cin(gnd),
	.combout(\ck|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ck|Equal0~5 .lut_mask = 16'h0400;
defparam \ck|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N22
cycloneive_lcell_comb \ck|Equal0~2 (
// Equation(s):
// \ck|Equal0~2_combout  = (!\ck|counter [8] & (!\ck|counter [9] & (!\ck|counter [10] & !\ck|counter [11])))

	.dataa(\ck|counter [8]),
	.datab(\ck|counter [9]),
	.datac(\ck|counter [10]),
	.datad(\ck|counter [11]),
	.cin(gnd),
	.combout(\ck|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ck|Equal0~2 .lut_mask = 16'h0001;
defparam \ck|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N2
cycloneive_lcell_comb \ck|Equal0~1 (
// Equation(s):
// \ck|Equal0~1_combout  = (\ck|counter [7] & (!\ck|counter [6] & (!\ck|counter [4] & !\ck|counter [5])))

	.dataa(\ck|counter [7]),
	.datab(\ck|counter [6]),
	.datac(\ck|counter [4]),
	.datad(\ck|counter [5]),
	.cin(gnd),
	.combout(\ck|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ck|Equal0~1 .lut_mask = 16'h0002;
defparam \ck|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N0
cycloneive_lcell_comb \ck|Equal0~0 (
// Equation(s):
// \ck|Equal0~0_combout  = (!\ck|counter [1] & (!\ck|counter [3] & (!\ck|counter [0] & !\ck|counter [2])))

	.dataa(\ck|counter [1]),
	.datab(\ck|counter [3]),
	.datac(\ck|counter [0]),
	.datad(\ck|counter [2]),
	.cin(gnd),
	.combout(\ck|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ck|Equal0~0 .lut_mask = 16'h0001;
defparam \ck|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N18
cycloneive_lcell_comb \ck|Equal0~3 (
// Equation(s):
// \ck|Equal0~3_combout  = (\ck|counter [15] & (\ck|counter [12] & (\ck|counter [13] & \ck|counter [14])))

	.dataa(\ck|counter [15]),
	.datab(\ck|counter [12]),
	.datac(\ck|counter [13]),
	.datad(\ck|counter [14]),
	.cin(gnd),
	.combout(\ck|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ck|Equal0~3 .lut_mask = 16'h8000;
defparam \ck|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N26
cycloneive_lcell_comb \ck|Equal0~4 (
// Equation(s):
// \ck|Equal0~4_combout  = (\ck|Equal0~2_combout  & (\ck|Equal0~1_combout  & (\ck|Equal0~0_combout  & \ck|Equal0~3_combout )))

	.dataa(\ck|Equal0~2_combout ),
	.datab(\ck|Equal0~1_combout ),
	.datac(\ck|Equal0~0_combout ),
	.datad(\ck|Equal0~3_combout ),
	.cin(gnd),
	.combout(\ck|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ck|Equal0~4 .lut_mask = 16'h8000;
defparam \ck|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N6
cycloneive_lcell_comb \ck|Equal0~6 (
// Equation(s):
// \ck|Equal0~6_combout  = (\ck|counter [20] & (\ck|counter [23] & (\ck|counter [22] & \ck|counter [21])))

	.dataa(\ck|counter [20]),
	.datab(\ck|counter [23]),
	.datac(\ck|counter [22]),
	.datad(\ck|counter [21]),
	.cin(gnd),
	.combout(\ck|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ck|Equal0~6 .lut_mask = 16'h8000;
defparam \ck|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N12
cycloneive_lcell_comb \ck|Equal0 (
// Equation(s):
// \ck|Equal0~combout  = LCELL((\ck|Equal0~7_combout  & (\ck|Equal0~5_combout  & (\ck|Equal0~4_combout  & \ck|Equal0~6_combout ))))

	.dataa(\ck|Equal0~7_combout ),
	.datab(\ck|Equal0~5_combout ),
	.datac(\ck|Equal0~4_combout ),
	.datad(\ck|Equal0~6_combout ),
	.cin(gnd),
	.combout(\ck|Equal0~combout ),
	.cout());
// synopsys translate_off
defparam \ck|Equal0 .lut_mask = 16'h8000;
defparam \ck|Equal0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \ck|Equal0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ck|Equal0~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ck|Equal0~clkctrl_outclk ));
// synopsys translate_off
defparam \ck|Equal0~clkctrl .clock_type = "global clock";
defparam \ck|Equal0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N20
cycloneive_lcell_comb \c0|Selector6~0 (
// Equation(s):
// \c0|Selector6~0_combout  = (\c0|next_state.DRAW_MOVE_LEFT~q  & ((\c0|current_state.END_GAME~q ) # ((\c0|current_state.DRAW_MOVE_LEFT~q  & \SW[1]~input_o )))) # (!\c0|next_state.DRAW_MOVE_LEFT~q  & (\c0|current_state.DRAW_MOVE_LEFT~q  & (\SW[1]~input_o )))

	.dataa(\c0|next_state.DRAW_MOVE_LEFT~q ),
	.datab(\c0|current_state.DRAW_MOVE_LEFT~q ),
	.datac(\SW[1]~input_o ),
	.datad(\c0|current_state.END_GAME~q ),
	.cin(gnd),
	.combout(\c0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector6~0 .lut_mask = 16'hEAC0;
defparam \c0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N26
cycloneive_lcell_comb \c0|Selector6~1 (
// Equation(s):
// \c0|Selector6~1_combout  = (\c0|Selector6~0_combout ) # ((!\SW[2]~input_o  & \c0|current_state.MOVE_CHAR_LEFT~q ))

	.dataa(\SW[2]~input_o ),
	.datab(gnd),
	.datac(\c0|current_state.MOVE_CHAR_LEFT~q ),
	.datad(\c0|Selector6~0_combout ),
	.cin(gnd),
	.combout(\c0|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector6~1 .lut_mask = 16'hFF50;
defparam \c0|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y14_N27
dffeas \c0|next_state.DRAW_MOVE_LEFT (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|next_state.DRAW_MOVE_LEFT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|next_state.DRAW_MOVE_LEFT .is_wysiwyg = "true";
defparam \c0|next_state.DRAW_MOVE_LEFT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N22
cycloneive_lcell_comb \c0|current_state~23 (
// Equation(s):
// \c0|current_state~23_combout  = (\SW[9]~input_o  & \c0|next_state.DRAW_MOVE_LEFT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[9]~input_o ),
	.datad(\c0|next_state.DRAW_MOVE_LEFT~q ),
	.cin(gnd),
	.combout(\c0|current_state~23_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~23 .lut_mask = 16'hF000;
defparam \c0|current_state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y14_N23
dffeas \c0|current_state.DRAW_MOVE_LEFT (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|current_state~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.DRAW_MOVE_LEFT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.DRAW_MOVE_LEFT .is_wysiwyg = "true";
defparam \c0|current_state.DRAW_MOVE_LEFT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y14_N0
cycloneive_lcell_comb \c0|Selector9~0 (
// Equation(s):
// \c0|Selector9~0_combout  = (\SW[1]~input_o  & (((\c0|current_state.MOVE_BULLET~q )))) # (!\SW[1]~input_o  & ((\c0|current_state.DRAW_MOVE_RIGHT~q ) # ((\c0|current_state.DRAW_MOVE_LEFT~q ))))

	.dataa(\c0|current_state.DRAW_MOVE_RIGHT~q ),
	.datab(\c0|current_state.MOVE_BULLET~q ),
	.datac(\SW[1]~input_o ),
	.datad(\c0|current_state.DRAW_MOVE_LEFT~q ),
	.cin(gnd),
	.combout(\c0|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector9~0 .lut_mask = 16'hCFCA;
defparam \c0|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y14_N22
cycloneive_lcell_comb \c0|Selector9~1 (
// Equation(s):
// \c0|Selector9~1_combout  = (\c0|Selector9~0_combout ) # ((\c0|current_state.END_GAME~q  & \c0|next_state.MOVE_BULLET~q ))

	.dataa(\c0|current_state.END_GAME~q ),
	.datab(gnd),
	.datac(\c0|next_state.MOVE_BULLET~q ),
	.datad(\c0|Selector9~0_combout ),
	.cin(gnd),
	.combout(\c0|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector9~1 .lut_mask = 16'hFFA0;
defparam \c0|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y14_N23
dffeas \c0|next_state.MOVE_BULLET (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|next_state.MOVE_BULLET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|next_state.MOVE_BULLET .is_wysiwyg = "true";
defparam \c0|next_state.MOVE_BULLET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y14_N28
cycloneive_lcell_comb \c0|current_state~29 (
// Equation(s):
// \c0|current_state~29_combout  = (\c0|next_state.MOVE_BULLET~q  & \SW[9]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\c0|next_state.MOVE_BULLET~q ),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\c0|current_state~29_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~29 .lut_mask = 16'hF000;
defparam \c0|current_state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y14_N29
dffeas \c0|current_state.MOVE_BULLET (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|current_state~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.MOVE_BULLET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.MOVE_BULLET .is_wysiwyg = "true";
defparam \c0|current_state.MOVE_BULLET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y14_N24
cycloneive_lcell_comb \c0|Selector10~0 (
// Equation(s):
// \c0|Selector10~0_combout  = (\SW[1]~input_o  & (((\c0|next_state.CHECK_HIT~q  & \c0|current_state.END_GAME~q )))) # (!\SW[1]~input_o  & ((\c0|current_state.MOVE_BULLET~q ) # ((\c0|next_state.CHECK_HIT~q  & \c0|current_state.END_GAME~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\c0|current_state.MOVE_BULLET~q ),
	.datac(\c0|next_state.CHECK_HIT~q ),
	.datad(\c0|current_state.END_GAME~q ),
	.cin(gnd),
	.combout(\c0|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector10~0 .lut_mask = 16'hF444;
defparam \c0|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y14_N25
dffeas \c0|next_state.CHECK_HIT (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|next_state.CHECK_HIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|next_state.CHECK_HIT .is_wysiwyg = "true";
defparam \c0|next_state.CHECK_HIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y14_N26
cycloneive_lcell_comb \c0|current_state~24 (
// Equation(s):
// \c0|current_state~24_combout  = (\SW[9]~input_o  & \c0|next_state.CHECK_HIT~q )

	.dataa(gnd),
	.datab(\SW[9]~input_o ),
	.datac(gnd),
	.datad(\c0|next_state.CHECK_HIT~q ),
	.cin(gnd),
	.combout(\c0|current_state~24_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~24 .lut_mask = 16'hCC00;
defparam \c0|current_state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y14_N17
dffeas \c0|current_state.CHECK_HIT (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\c0|current_state~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.CHECK_HIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.CHECK_HIT .is_wysiwyg = "true";
defparam \c0|current_state.CHECK_HIT .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y14_N16
cycloneive_lcell_comb \c0|Selector12~0 (
// Equation(s):
// \c0|Selector12~0_combout  = (\c0|current_state.CHECK_HIT~q  & ((\SW[4]~input_o ) # ((\c0|next_state.REMOVE_BULLET~q  & \c0|current_state.END_GAME~q )))) # (!\c0|current_state.CHECK_HIT~q  & (((\c0|next_state.REMOVE_BULLET~q  & \c0|current_state.END_GAME~q 
// ))))

	.dataa(\c0|current_state.CHECK_HIT~q ),
	.datab(\SW[4]~input_o ),
	.datac(\c0|next_state.REMOVE_BULLET~q ),
	.datad(\c0|current_state.END_GAME~q ),
	.cin(gnd),
	.combout(\c0|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector12~0 .lut_mask = 16'hF888;
defparam \c0|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y14_N17
dffeas \c0|next_state.REMOVE_BULLET (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|next_state.REMOVE_BULLET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|next_state.REMOVE_BULLET .is_wysiwyg = "true";
defparam \c0|next_state.REMOVE_BULLET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y11_N10
cycloneive_lcell_comb \c0|current_state~30 (
// Equation(s):
// \c0|current_state~30_combout  = (\SW[9]~input_o  & \c0|next_state.REMOVE_BULLET~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[9]~input_o ),
	.datad(\c0|next_state.REMOVE_BULLET~q ),
	.cin(gnd),
	.combout(\c0|current_state~30_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~30 .lut_mask = 16'hF000;
defparam \c0|current_state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y11_N11
dffeas \c0|current_state.REMOVE_BULLET (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|current_state~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.REMOVE_BULLET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.REMOVE_BULLET .is_wysiwyg = "true";
defparam \c0|current_state.REMOVE_BULLET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y14_N10
cycloneive_lcell_comb \c0|Selector11~0 (
// Equation(s):
// \c0|Selector11~0_combout  = (\SW[5]~input_o  & ((\c0|current_state.REMOVE_BULLET~q ) # ((\c0|next_state.REMOVE_ALIEN~q  & \c0|current_state.END_GAME~q )))) # (!\SW[5]~input_o  & (((\c0|next_state.REMOVE_ALIEN~q  & \c0|current_state.END_GAME~q ))))

	.dataa(\SW[5]~input_o ),
	.datab(\c0|current_state.REMOVE_BULLET~q ),
	.datac(\c0|next_state.REMOVE_ALIEN~q ),
	.datad(\c0|current_state.END_GAME~q ),
	.cin(gnd),
	.combout(\c0|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector11~0 .lut_mask = 16'hF888;
defparam \c0|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y14_N11
dffeas \c0|next_state.REMOVE_ALIEN (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|next_state.REMOVE_ALIEN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|next_state.REMOVE_ALIEN .is_wysiwyg = "true";
defparam \c0|next_state.REMOVE_ALIEN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y14_N4
cycloneive_lcell_comb \c0|current_state~28 (
// Equation(s):
// \c0|current_state~28_combout  = (\SW[9]~input_o  & \c0|next_state.REMOVE_ALIEN~q )

	.dataa(gnd),
	.datab(\SW[9]~input_o ),
	.datac(gnd),
	.datad(\c0|next_state.REMOVE_ALIEN~q ),
	.cin(gnd),
	.combout(\c0|current_state~28_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~28 .lut_mask = 16'hCC00;
defparam \c0|current_state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y14_N31
dffeas \c0|current_state.REMOVE_ALIEN (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\c0|current_state~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.REMOVE_ALIEN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.REMOVE_ALIEN .is_wysiwyg = "true";
defparam \c0|current_state.REMOVE_ALIEN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N6
cycloneive_lcell_comb \c0|Selector13~0 (
// Equation(s):
// \c0|Selector13~0_combout  = (\SW[6]~input_o  & ((\c0|current_state.REMOVE_ALIEN~q ) # ((\c0|next_state.END_GAME~q  & \c0|current_state.END_GAME~q )))) # (!\SW[6]~input_o  & (((\c0|next_state.END_GAME~q  & \c0|current_state.END_GAME~q ))))

	.dataa(\SW[6]~input_o ),
	.datab(\c0|current_state.REMOVE_ALIEN~q ),
	.datac(\c0|next_state.END_GAME~q ),
	.datad(\c0|current_state.END_GAME~q ),
	.cin(gnd),
	.combout(\c0|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector13~0 .lut_mask = 16'hF888;
defparam \c0|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y14_N7
dffeas \c0|next_state.END_GAME (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|next_state.END_GAME~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|next_state.END_GAME .is_wysiwyg = "true";
defparam \c0|next_state.END_GAME .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N4
cycloneive_lcell_comb \c0|current_state~31 (
// Equation(s):
// \c0|current_state~31_combout  = (\SW[9]~input_o  & \c0|next_state.END_GAME~q )

	.dataa(\SW[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\c0|next_state.END_GAME~q ),
	.cin(gnd),
	.combout(\c0|current_state~31_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~31 .lut_mask = 16'hAA00;
defparam \c0|current_state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y14_N5
dffeas \c0|current_state.END_GAME (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|current_state~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.END_GAME~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.END_GAME .is_wysiwyg = "true";
defparam \c0|current_state.END_GAME .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y14_N12
cycloneive_lcell_comb \c0|Selector0~0 (
// Equation(s):
// \c0|Selector0~0_combout  = (\c0|current_state.WAIT_DRAW~q  & (((\c0|next_state.WAIT_DRAW~q ) # (!\c0|current_state.END_GAME~q )))) # (!\c0|current_state.WAIT_DRAW~q  & (!\SW[0]~input_o  & ((\c0|next_state.WAIT_DRAW~q ) # (!\c0|current_state.END_GAME~q 
// ))))

	.dataa(\c0|current_state.WAIT_DRAW~q ),
	.datab(\SW[0]~input_o ),
	.datac(\c0|next_state.WAIT_DRAW~q ),
	.datad(\c0|current_state.END_GAME~q ),
	.cin(gnd),
	.combout(\c0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector0~0 .lut_mask = 16'hB0BB;
defparam \c0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y14_N13
dffeas \c0|next_state.WAIT_DRAW (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|next_state.WAIT_DRAW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|next_state.WAIT_DRAW .is_wysiwyg = "true";
defparam \c0|next_state.WAIT_DRAW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y14_N6
cycloneive_lcell_comb \c0|current_state~25 (
// Equation(s):
// \c0|current_state~25_combout  = (\SW[9]~input_o  & \c0|next_state.WAIT_DRAW~q )

	.dataa(gnd),
	.datab(\SW[9]~input_o ),
	.datac(gnd),
	.datad(\c0|next_state.WAIT_DRAW~q ),
	.cin(gnd),
	.combout(\c0|current_state~25_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~25 .lut_mask = 16'hCC00;
defparam \c0|current_state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y14_N27
dffeas \c0|current_state.WAIT_DRAW (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\c0|current_state~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.WAIT_DRAW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.WAIT_DRAW .is_wysiwyg = "true";
defparam \c0|current_state.WAIT_DRAW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N2
cycloneive_lcell_comb \c0|Selector1~0 (
// Equation(s):
// \c0|Selector1~0_combout  = (\c0|next_state.DRAW_PLAYER_ALIENS~q  & ((\c0|current_state.END_GAME~q ) # ((\SW[1]~input_o  & \c0|current_state.DRAW_PLAYER_ALIENS~q )))) # (!\c0|next_state.DRAW_PLAYER_ALIENS~q  & (\SW[1]~input_o  & 
// (\c0|current_state.DRAW_PLAYER_ALIENS~q )))

	.dataa(\c0|next_state.DRAW_PLAYER_ALIENS~q ),
	.datab(\SW[1]~input_o ),
	.datac(\c0|current_state.DRAW_PLAYER_ALIENS~q ),
	.datad(\c0|current_state.END_GAME~q ),
	.cin(gnd),
	.combout(\c0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector1~0 .lut_mask = 16'hEAC0;
defparam \c0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N6
cycloneive_lcell_comb \c0|Selector1~1 (
// Equation(s):
// \c0|Selector1~1_combout  = (\c0|Selector1~0_combout ) # ((!\SW[0]~input_o  & !\c0|current_state.WAIT_DRAW~q ))

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(\c0|current_state.WAIT_DRAW~q ),
	.datad(\c0|Selector1~0_combout ),
	.cin(gnd),
	.combout(\c0|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector1~1 .lut_mask = 16'hFF05;
defparam \c0|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y14_N7
dffeas \c0|next_state.DRAW_PLAYER_ALIENS (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|next_state.DRAW_PLAYER_ALIENS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|next_state.DRAW_PLAYER_ALIENS .is_wysiwyg = "true";
defparam \c0|next_state.DRAW_PLAYER_ALIENS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N26
cycloneive_lcell_comb \c0|current_state~35 (
// Equation(s):
// \c0|current_state~35_combout  = (\SW[9]~input_o  & \c0|next_state.DRAW_PLAYER_ALIENS~q )

	.dataa(\SW[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\c0|next_state.DRAW_PLAYER_ALIENS~q ),
	.cin(gnd),
	.combout(\c0|current_state~35_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~35 .lut_mask = 16'hAA00;
defparam \c0|current_state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y14_N3
dffeas \c0|current_state.DRAW_PLAYER_ALIENS (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\c0|current_state~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.DRAW_PLAYER_ALIENS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.DRAW_PLAYER_ALIENS .is_wysiwyg = "true";
defparam \c0|current_state.DRAW_PLAYER_ALIENS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N12
cycloneive_lcell_comb \c0|Selector2~0 (
// Equation(s):
// \c0|Selector2~0_combout  = (\SW[0]~input_o  & ((\c0|current_state.WAIT_BEGIN_GAME~q ) # ((\c0|next_state.WAIT_BEGIN_GAME~q  & \c0|current_state.END_GAME~q )))) # (!\SW[0]~input_o  & (\c0|next_state.WAIT_BEGIN_GAME~q  & (\c0|current_state.END_GAME~q )))

	.dataa(\SW[0]~input_o ),
	.datab(\c0|next_state.WAIT_BEGIN_GAME~q ),
	.datac(\c0|current_state.END_GAME~q ),
	.datad(\c0|current_state.WAIT_BEGIN_GAME~q ),
	.cin(gnd),
	.combout(\c0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector2~0 .lut_mask = 16'hEAC0;
defparam \c0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N24
cycloneive_lcell_comb \c0|Selector2~1 (
// Equation(s):
// \c0|Selector2~1_combout  = (\c0|Selector2~0_combout ) # ((!\SW[1]~input_o  & \c0|current_state.DRAW_PLAYER_ALIENS~q ))

	.dataa(gnd),
	.datab(\SW[1]~input_o ),
	.datac(\c0|current_state.DRAW_PLAYER_ALIENS~q ),
	.datad(\c0|Selector2~0_combout ),
	.cin(gnd),
	.combout(\c0|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector2~1 .lut_mask = 16'hFF30;
defparam \c0|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y14_N25
dffeas \c0|next_state.WAIT_BEGIN_GAME (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|next_state.WAIT_BEGIN_GAME~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|next_state.WAIT_BEGIN_GAME .is_wysiwyg = "true";
defparam \c0|next_state.WAIT_BEGIN_GAME .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N0
cycloneive_lcell_comb \c0|current_state~22 (
// Equation(s):
// \c0|current_state~22_combout  = (\SW[9]~input_o  & \c0|next_state.WAIT_BEGIN_GAME~q )

	.dataa(\SW[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\c0|next_state.WAIT_BEGIN_GAME~q ),
	.cin(gnd),
	.combout(\c0|current_state~22_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~22 .lut_mask = 16'hAA00;
defparam \c0|current_state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y14_N1
dffeas \c0|current_state.WAIT_BEGIN_GAME (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|current_state~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.WAIT_BEGIN_GAME~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.WAIT_BEGIN_GAME .is_wysiwyg = "true";
defparam \c0|current_state.WAIT_BEGIN_GAME .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N30
cycloneive_lcell_comb \c0|Selector3~0 (
// Equation(s):
// \c0|Selector3~0_combout  = (\SW[6]~input_o  & (\c0|current_state.END_GAME~q  & ((\c0|next_state.SHOOT~q )))) # (!\SW[6]~input_o  & ((\c0|current_state.REMOVE_ALIEN~q ) # ((\c0|current_state.END_GAME~q  & \c0|next_state.SHOOT~q ))))

	.dataa(\SW[6]~input_o ),
	.datab(\c0|current_state.END_GAME~q ),
	.datac(\c0|current_state.REMOVE_ALIEN~q ),
	.datad(\c0|next_state.SHOOT~q ),
	.cin(gnd),
	.combout(\c0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector3~0 .lut_mask = 16'hDC50;
defparam \c0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N28
cycloneive_lcell_comb \c0|Selector3~1 (
// Equation(s):
// \c0|Selector3~1_combout  = (\SW[5]~input_o  & (\c0|current_state.CHECK_HIT~q  & (!\SW[4]~input_o ))) # (!\SW[5]~input_o  & ((\c0|current_state.REMOVE_BULLET~q ) # ((\c0|current_state.CHECK_HIT~q  & !\SW[4]~input_o ))))

	.dataa(\SW[5]~input_o ),
	.datab(\c0|current_state.CHECK_HIT~q ),
	.datac(\SW[4]~input_o ),
	.datad(\c0|current_state.REMOVE_BULLET~q ),
	.cin(gnd),
	.combout(\c0|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector3~1 .lut_mask = 16'h5D0C;
defparam \c0|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N18
cycloneive_lcell_comb \c0|Selector3~2 (
// Equation(s):
// \c0|Selector3~2_combout  = (\c0|Selector3~0_combout ) # ((\c0|Selector3~1_combout ) # ((!\SW[0]~input_o  & \c0|current_state.WAIT_BEGIN_GAME~q )))

	.dataa(\SW[0]~input_o ),
	.datab(\c0|current_state.WAIT_BEGIN_GAME~q ),
	.datac(\c0|Selector3~0_combout ),
	.datad(\c0|Selector3~1_combout ),
	.cin(gnd),
	.combout(\c0|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector3~2 .lut_mask = 16'hFFF4;
defparam \c0|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y14_N19
dffeas \c0|next_state.SHOOT (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|next_state.SHOOT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|next_state.SHOOT .is_wysiwyg = "true";
defparam \c0|next_state.SHOOT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N14
cycloneive_lcell_comb \c0|current_state~34 (
// Equation(s):
// \c0|current_state~34_combout  = (\SW[9]~input_o  & \c0|next_state.SHOOT~q )

	.dataa(\SW[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\c0|next_state.SHOOT~q ),
	.cin(gnd),
	.combout(\c0|current_state~34_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~34 .lut_mask = 16'hAA00;
defparam \c0|current_state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y14_N15
dffeas \c0|current_state.SHOOT (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|current_state~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.SHOOT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.SHOOT .is_wysiwyg = "true";
defparam \c0|current_state.SHOOT .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N18
cycloneive_lcell_comb \c0|Selector4~0 (
// Equation(s):
// \c0|Selector4~0_combout  = (\c0|next_state.DRAW_BULLET~q  & ((\c0|current_state.END_GAME~q ) # ((\c0|current_state.DRAW_BULLET~q  & \SW[1]~input_o )))) # (!\c0|next_state.DRAW_BULLET~q  & (\c0|current_state.DRAW_BULLET~q  & (\SW[1]~input_o )))

	.dataa(\c0|next_state.DRAW_BULLET~q ),
	.datab(\c0|current_state.DRAW_BULLET~q ),
	.datac(\SW[1]~input_o ),
	.datad(\c0|current_state.END_GAME~q ),
	.cin(gnd),
	.combout(\c0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector4~0 .lut_mask = 16'hEAC0;
defparam \c0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N12
cycloneive_lcell_comb \c0|Selector4~1 (
// Equation(s):
// \c0|Selector4~1_combout  = (\c0|Selector4~0_combout ) # ((\c0|current_state.SHOOT~q  & !\SW[3]~input_o ))

	.dataa(\c0|current_state.SHOOT~q ),
	.datab(\SW[3]~input_o ),
	.datac(gnd),
	.datad(\c0|Selector4~0_combout ),
	.cin(gnd),
	.combout(\c0|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector4~1 .lut_mask = 16'hFF22;
defparam \c0|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y14_N13
dffeas \c0|next_state.DRAW_BULLET (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|next_state.DRAW_BULLET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|next_state.DRAW_BULLET .is_wysiwyg = "true";
defparam \c0|next_state.DRAW_BULLET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N2
cycloneive_lcell_comb \c0|current_state~27 (
// Equation(s):
// \c0|current_state~27_combout  = (\SW[9]~input_o  & \c0|next_state.DRAW_BULLET~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[9]~input_o ),
	.datad(\c0|next_state.DRAW_BULLET~q ),
	.cin(gnd),
	.combout(\c0|current_state~27_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~27 .lut_mask = 16'hF000;
defparam \c0|current_state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y14_N3
dffeas \c0|current_state.DRAW_BULLET (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|current_state~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.DRAW_BULLET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.DRAW_BULLET .is_wysiwyg = "true";
defparam \c0|current_state.DRAW_BULLET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N30
cycloneive_lcell_comb \c0|Selector5~1 (
// Equation(s):
// \c0|Selector5~1_combout  = (\SW[1]~input_o  & (((\SW[3]~input_o  & \c0|current_state.SHOOT~q )))) # (!\SW[1]~input_o  & ((\c0|current_state.DRAW_BULLET~q ) # ((\SW[3]~input_o  & \c0|current_state.SHOOT~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\c0|current_state.DRAW_BULLET~q ),
	.datac(\SW[3]~input_o ),
	.datad(\c0|current_state.SHOOT~q ),
	.cin(gnd),
	.combout(\c0|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector5~1 .lut_mask = 16'hF444;
defparam \c0|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N0
cycloneive_lcell_comb \c0|Selector5~0 (
// Equation(s):
// \c0|Selector5~0_combout  = (\SW[2]~input_o  & (((\c0|next_state.MOVE_CHAR_LEFT~q  & \c0|current_state.END_GAME~q )))) # (!\SW[2]~input_o  & ((\c0|current_state.MOVE_CHAR_RIGHT~q ) # ((\c0|next_state.MOVE_CHAR_LEFT~q  & \c0|current_state.END_GAME~q ))))

	.dataa(\SW[2]~input_o ),
	.datab(\c0|current_state.MOVE_CHAR_RIGHT~q ),
	.datac(\c0|next_state.MOVE_CHAR_LEFT~q ),
	.datad(\c0|current_state.END_GAME~q ),
	.cin(gnd),
	.combout(\c0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector5~0 .lut_mask = 16'hF444;
defparam \c0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N22
cycloneive_lcell_comb \c0|Selector5~2 (
// Equation(s):
// \c0|Selector5~2_combout  = (\c0|Selector5~1_combout ) # (\c0|Selector5~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\c0|Selector5~1_combout ),
	.datad(\c0|Selector5~0_combout ),
	.cin(gnd),
	.combout(\c0|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector5~2 .lut_mask = 16'hFFF0;
defparam \c0|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y14_N23
dffeas \c0|next_state.MOVE_CHAR_LEFT (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|next_state.MOVE_CHAR_LEFT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|next_state.MOVE_CHAR_LEFT .is_wysiwyg = "true";
defparam \c0|next_state.MOVE_CHAR_LEFT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N14
cycloneive_lcell_comb \c0|current_state~33 (
// Equation(s):
// \c0|current_state~33_combout  = (\SW[9]~input_o  & \c0|next_state.MOVE_CHAR_LEFT~q )

	.dataa(\SW[9]~input_o ),
	.datab(gnd),
	.datac(\c0|next_state.MOVE_CHAR_LEFT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c0|current_state~33_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~33 .lut_mask = 16'hA0A0;
defparam \c0|current_state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y14_N15
dffeas \c0|current_state.MOVE_CHAR_LEFT (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|current_state~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.MOVE_CHAR_LEFT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.MOVE_CHAR_LEFT .is_wysiwyg = "true";
defparam \c0|current_state.MOVE_CHAR_LEFT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N16
cycloneive_lcell_comb \c0|Selector7~0 (
// Equation(s):
// \c0|Selector7~0_combout  = (\SW[2]~input_o  & ((\c0|current_state.MOVE_CHAR_LEFT~q ) # ((\c0|next_state.MOVE_CHAR_RIGHT~q  & \c0|current_state.END_GAME~q )))) # (!\SW[2]~input_o  & (((\c0|next_state.MOVE_CHAR_RIGHT~q  & \c0|current_state.END_GAME~q ))))

	.dataa(\SW[2]~input_o ),
	.datab(\c0|current_state.MOVE_CHAR_LEFT~q ),
	.datac(\c0|next_state.MOVE_CHAR_RIGHT~q ),
	.datad(\c0|current_state.END_GAME~q ),
	.cin(gnd),
	.combout(\c0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector7~0 .lut_mask = 16'hF888;
defparam \c0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y14_N17
dffeas \c0|next_state.MOVE_CHAR_RIGHT (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|next_state.MOVE_CHAR_RIGHT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|next_state.MOVE_CHAR_RIGHT .is_wysiwyg = "true";
defparam \c0|next_state.MOVE_CHAR_RIGHT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N28
cycloneive_lcell_comb \c0|current_state~32 (
// Equation(s):
// \c0|current_state~32_combout  = (\SW[9]~input_o  & \c0|next_state.MOVE_CHAR_RIGHT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[9]~input_o ),
	.datad(\c0|next_state.MOVE_CHAR_RIGHT~q ),
	.cin(gnd),
	.combout(\c0|current_state~32_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~32 .lut_mask = 16'hF000;
defparam \c0|current_state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y14_N29
dffeas \c0|current_state.MOVE_CHAR_RIGHT (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|current_state~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.MOVE_CHAR_RIGHT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.MOVE_CHAR_RIGHT .is_wysiwyg = "true";
defparam \c0|current_state.MOVE_CHAR_RIGHT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y14_N18
cycloneive_lcell_comb \c0|Selector8~0 (
// Equation(s):
// \c0|Selector8~0_combout  = (\c0|current_state.DRAW_MOVE_RIGHT~q  & ((\SW[1]~input_o ) # ((\c0|next_state.DRAW_MOVE_RIGHT~q  & \c0|current_state.END_GAME~q )))) # (!\c0|current_state.DRAW_MOVE_RIGHT~q  & (((\c0|next_state.DRAW_MOVE_RIGHT~q  & 
// \c0|current_state.END_GAME~q ))))

	.dataa(\c0|current_state.DRAW_MOVE_RIGHT~q ),
	.datab(\SW[1]~input_o ),
	.datac(\c0|next_state.DRAW_MOVE_RIGHT~q ),
	.datad(\c0|current_state.END_GAME~q ),
	.cin(gnd),
	.combout(\c0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector8~0 .lut_mask = 16'hF888;
defparam \c0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y14_N8
cycloneive_lcell_comb \c0|Selector8~1 (
// Equation(s):
// \c0|Selector8~1_combout  = (\c0|Selector8~0_combout ) # ((\SW[2]~input_o  & \c0|current_state.MOVE_CHAR_RIGHT~q ))

	.dataa(\SW[2]~input_o ),
	.datab(gnd),
	.datac(\c0|current_state.MOVE_CHAR_RIGHT~q ),
	.datad(\c0|Selector8~0_combout ),
	.cin(gnd),
	.combout(\c0|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector8~1 .lut_mask = 16'hFFA0;
defparam \c0|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y14_N9
dffeas \c0|next_state.DRAW_MOVE_RIGHT (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|next_state.DRAW_MOVE_RIGHT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|next_state.DRAW_MOVE_RIGHT .is_wysiwyg = "true";
defparam \c0|next_state.DRAW_MOVE_RIGHT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y14_N30
cycloneive_lcell_comb \c0|current_state~26 (
// Equation(s):
// \c0|current_state~26_combout  = (\c0|next_state.DRAW_MOVE_RIGHT~q  & \SW[9]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\c0|next_state.DRAW_MOVE_RIGHT~q ),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\c0|current_state~26_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~26 .lut_mask = 16'hF000;
defparam \c0|current_state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y14_N31
dffeas \c0|current_state.DRAW_MOVE_RIGHT (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|current_state~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.DRAW_MOVE_RIGHT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.DRAW_MOVE_RIGHT .is_wysiwyg = "true";
defparam \c0|current_state.DRAW_MOVE_RIGHT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N20
cycloneive_lcell_comb \c0|WideOr17~0 (
// Equation(s):
// \c0|WideOr17~0_combout  = (\c0|current_state.DRAW_MOVE_LEFT~q ) # ((\c0|current_state.WAIT_BEGIN_GAME~q ) # ((\c0|current_state.CHECK_HIT~q ) # (!\c0|current_state.WAIT_DRAW~q )))

	.dataa(\c0|current_state.DRAW_MOVE_LEFT~q ),
	.datab(\c0|current_state.WAIT_BEGIN_GAME~q ),
	.datac(\c0|current_state.WAIT_DRAW~q ),
	.datad(\c0|current_state.CHECK_HIT~q ),
	.cin(gnd),
	.combout(\c0|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|WideOr17~0 .lut_mask = 16'hFFEF;
defparam \c0|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N8
cycloneive_lcell_comb \c0|WideOr17 (
// Equation(s):
// \c0|WideOr17~combout  = (!\c0|current_state.DRAW_MOVE_RIGHT~q  & (!\c0|current_state.REMOVE_ALIEN~q  & (!\c0|current_state.DRAW_BULLET~q  & !\c0|WideOr17~0_combout )))

	.dataa(\c0|current_state.DRAW_MOVE_RIGHT~q ),
	.datab(\c0|current_state.REMOVE_ALIEN~q ),
	.datac(\c0|current_state.DRAW_BULLET~q ),
	.datad(\c0|WideOr17~0_combout ),
	.cin(gnd),
	.combout(\c0|WideOr17~combout ),
	.cout());
// synopsys translate_off
defparam \c0|WideOr17 .lut_mask = 16'h0001;
defparam \c0|WideOr17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y14_N9
dffeas \c0|fsm_num[0] (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|WideOr17~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|fsm_num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|fsm_num[0] .is_wysiwyg = "true";
defparam \c0|fsm_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y14_N2
cycloneive_lcell_comb \c0|WideOr14~0 (
// Equation(s):
// \c0|WideOr14~0_combout  = (\c0|current_state.DRAW_MOVE_RIGHT~q ) # ((\c0|current_state.MOVE_BULLET~q ) # ((\c0|current_state.REMOVE_ALIEN~q ) # (\c0|current_state.CHECK_HIT~q )))

	.dataa(\c0|current_state.DRAW_MOVE_RIGHT~q ),
	.datab(\c0|current_state.MOVE_BULLET~q ),
	.datac(\c0|current_state.REMOVE_ALIEN~q ),
	.datad(\c0|current_state.CHECK_HIT~q ),
	.cin(gnd),
	.combout(\c0|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|WideOr14~0 .lut_mask = 16'hFFFE;
defparam \c0|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y14_N20
cycloneive_lcell_comb \c0|WideOr14 (
// Equation(s):
// \c0|WideOr14~combout  = (\c0|current_state.END_GAME~q ) # ((\c0|current_state.REMOVE_BULLET~q ) # (\c0|WideOr14~0_combout ))

	.dataa(\c0|current_state.END_GAME~q ),
	.datab(gnd),
	.datac(\c0|current_state.REMOVE_BULLET~q ),
	.datad(\c0|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\c0|WideOr14~combout ),
	.cout());
// synopsys translate_off
defparam \c0|WideOr14 .lut_mask = 16'hFFFA;
defparam \c0|WideOr14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y14_N21
dffeas \c0|fsm_num[3] (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|WideOr14~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|fsm_num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|fsm_num[3] .is_wysiwyg = "true";
defparam \c0|fsm_num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N16
cycloneive_lcell_comb \c0|WideOr16~0 (
// Equation(s):
// \c0|WideOr16~0_combout  = (\c0|current_state.DRAW_MOVE_LEFT~q ) # ((\c0|current_state.SHOOT~q ) # ((\c0|current_state.CHECK_HIT~q ) # (\c0|current_state.WAIT_BEGIN_GAME~q )))

	.dataa(\c0|current_state.DRAW_MOVE_LEFT~q ),
	.datab(\c0|current_state.SHOOT~q ),
	.datac(\c0|current_state.CHECK_HIT~q ),
	.datad(\c0|current_state.WAIT_BEGIN_GAME~q ),
	.cin(gnd),
	.combout(\c0|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|WideOr16~0 .lut_mask = 16'hFFFE;
defparam \c0|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N10
cycloneive_lcell_comb \c0|WideOr16 (
// Equation(s):
// \c0|WideOr16~combout  = (\c0|current_state.MOVE_CHAR_RIGHT~q ) # ((\c0|WideOr16~0_combout ) # (\c0|current_state.REMOVE_BULLET~q ))

	.dataa(gnd),
	.datab(\c0|current_state.MOVE_CHAR_RIGHT~q ),
	.datac(\c0|WideOr16~0_combout ),
	.datad(\c0|current_state.REMOVE_BULLET~q ),
	.cin(gnd),
	.combout(\c0|WideOr16~combout ),
	.cout());
// synopsys translate_off
defparam \c0|WideOr16 .lut_mask = 16'hFFFC;
defparam \c0|WideOr16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y14_N11
dffeas \c0|fsm_num[1] (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|WideOr16~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|fsm_num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|fsm_num[1] .is_wysiwyg = "true";
defparam \c0|fsm_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N8
cycloneive_lcell_comb \c0|WideOr15~0 (
// Equation(s):
// \c0|WideOr15~0_combout  = (\c0|current_state.DRAW_BULLET~q ) # ((\c0|current_state.REMOVE_ALIEN~q ) # ((\c0|current_state.MOVE_CHAR_LEFT~q ) # (\c0|current_state.DRAW_MOVE_LEFT~q )))

	.dataa(\c0|current_state.DRAW_BULLET~q ),
	.datab(\c0|current_state.REMOVE_ALIEN~q ),
	.datac(\c0|current_state.MOVE_CHAR_LEFT~q ),
	.datad(\c0|current_state.DRAW_MOVE_LEFT~q ),
	.cin(gnd),
	.combout(\c0|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|WideOr15~0 .lut_mask = 16'hFFFE;
defparam \c0|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N4
cycloneive_lcell_comb \c0|WideOr15 (
// Equation(s):
// \c0|WideOr15~combout  = (\c0|current_state.MOVE_CHAR_RIGHT~q ) # ((\c0|WideOr15~0_combout ) # (\c0|current_state.END_GAME~q ))

	.dataa(gnd),
	.datab(\c0|current_state.MOVE_CHAR_RIGHT~q ),
	.datac(\c0|WideOr15~0_combout ),
	.datad(\c0|current_state.END_GAME~q ),
	.cin(gnd),
	.combout(\c0|WideOr15~combout ),
	.cout());
// synopsys translate_off
defparam \c0|WideOr15 .lut_mask = 16'hFFFC;
defparam \c0|WideOr15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y14_N5
dffeas \c0|fsm_num[2] (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|WideOr15~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|fsm_num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|fsm_num[2] .is_wysiwyg = "true";
defparam \c0|fsm_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y54_N4
cycloneive_lcell_comb \h0|hex[0]~0 (
// Equation(s):
// \h0|hex[0]~0_combout  = (\c0|fsm_num [3] & (\c0|fsm_num [0] & (\c0|fsm_num [1] $ (\c0|fsm_num [2])))) # (!\c0|fsm_num [3] & (!\c0|fsm_num [1] & (\c0|fsm_num [0] $ (\c0|fsm_num [2]))))

	.dataa(\c0|fsm_num [0]),
	.datab(\c0|fsm_num [3]),
	.datac(\c0|fsm_num [1]),
	.datad(\c0|fsm_num [2]),
	.cin(gnd),
	.combout(\h0|hex[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|hex[0]~0 .lut_mask = 16'h0982;
defparam \h0|hex[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y54_N2
cycloneive_lcell_comb \h0|hex[1]~1 (
// Equation(s):
// \h0|hex[1]~1_combout  = (\c0|fsm_num [3] & ((\c0|fsm_num [0] & (\c0|fsm_num [1])) # (!\c0|fsm_num [0] & ((\c0|fsm_num [2]))))) # (!\c0|fsm_num [3] & (\c0|fsm_num [2] & (\c0|fsm_num [0] $ (\c0|fsm_num [1]))))

	.dataa(\c0|fsm_num [0]),
	.datab(\c0|fsm_num [3]),
	.datac(\c0|fsm_num [1]),
	.datad(\c0|fsm_num [2]),
	.cin(gnd),
	.combout(\h0|hex[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \h0|hex[1]~1 .lut_mask = 16'hD680;
defparam \h0|hex[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y54_N16
cycloneive_lcell_comb \h0|hex[2]~2 (
// Equation(s):
// \h0|hex[2]~2_combout  = (\c0|fsm_num [3] & (\c0|fsm_num [2] & ((\c0|fsm_num [1]) # (!\c0|fsm_num [0])))) # (!\c0|fsm_num [3] & (!\c0|fsm_num [0] & (\c0|fsm_num [1] & !\c0|fsm_num [2])))

	.dataa(\c0|fsm_num [0]),
	.datab(\c0|fsm_num [3]),
	.datac(\c0|fsm_num [1]),
	.datad(\c0|fsm_num [2]),
	.cin(gnd),
	.combout(\h0|hex[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \h0|hex[2]~2 .lut_mask = 16'hC410;
defparam \h0|hex[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y54_N18
cycloneive_lcell_comb \h0|hex[3]~3 (
// Equation(s):
// \h0|hex[3]~3_combout  = (\c0|fsm_num [1] & ((\c0|fsm_num [0] & ((\c0|fsm_num [2]))) # (!\c0|fsm_num [0] & (\c0|fsm_num [3] & !\c0|fsm_num [2])))) # (!\c0|fsm_num [1] & (!\c0|fsm_num [3] & (\c0|fsm_num [0] $ (\c0|fsm_num [2]))))

	.dataa(\c0|fsm_num [0]),
	.datab(\c0|fsm_num [3]),
	.datac(\c0|fsm_num [1]),
	.datad(\c0|fsm_num [2]),
	.cin(gnd),
	.combout(\h0|hex[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \h0|hex[3]~3 .lut_mask = 16'hA142;
defparam \h0|hex[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y54_N12
cycloneive_lcell_comb \h0|hex[4]~4 (
// Equation(s):
// \h0|hex[4]~4_combout  = (\c0|fsm_num [1] & (\c0|fsm_num [0] & (!\c0|fsm_num [3]))) # (!\c0|fsm_num [1] & ((\c0|fsm_num [2] & ((!\c0|fsm_num [3]))) # (!\c0|fsm_num [2] & (\c0|fsm_num [0]))))

	.dataa(\c0|fsm_num [0]),
	.datab(\c0|fsm_num [3]),
	.datac(\c0|fsm_num [1]),
	.datad(\c0|fsm_num [2]),
	.cin(gnd),
	.combout(\h0|hex[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \h0|hex[4]~4 .lut_mask = 16'h232A;
defparam \h0|hex[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y54_N6
cycloneive_lcell_comb \h0|hex[5]~5 (
// Equation(s):
// \h0|hex[5]~5_combout  = (\c0|fsm_num [0] & (\c0|fsm_num [3] $ (((\c0|fsm_num [1]) # (!\c0|fsm_num [2]))))) # (!\c0|fsm_num [0] & (!\c0|fsm_num [3] & (\c0|fsm_num [1] & !\c0|fsm_num [2])))

	.dataa(\c0|fsm_num [0]),
	.datab(\c0|fsm_num [3]),
	.datac(\c0|fsm_num [1]),
	.datad(\c0|fsm_num [2]),
	.cin(gnd),
	.combout(\h0|hex[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \h0|hex[5]~5 .lut_mask = 16'h2832;
defparam \h0|hex[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y54_N20
cycloneive_lcell_comb \h0|hex[6]~6 (
// Equation(s):
// \h0|hex[6]~6_combout  = (\c0|fsm_num [0] & (!\c0|fsm_num [3] & (\c0|fsm_num [1] $ (!\c0|fsm_num [2])))) # (!\c0|fsm_num [0] & (!\c0|fsm_num [1] & (\c0|fsm_num [3] $ (!\c0|fsm_num [2]))))

	.dataa(\c0|fsm_num [0]),
	.datab(\c0|fsm_num [3]),
	.datac(\c0|fsm_num [1]),
	.datad(\c0|fsm_num [2]),
	.cin(gnd),
	.combout(\h0|hex[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \h0|hex[6]~6 .lut_mask = 16'h2403;
defparam \h0|hex[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y11_N4
cycloneive_lcell_comb \c0|score[0]~0 (
// Equation(s):
// \c0|score[0]~0_combout  = \c0|score [0] $ (((\SW[5]~input_o  & \c0|current_state.REMOVE_BULLET~q )))

	.dataa(\SW[5]~input_o ),
	.datab(gnd),
	.datac(\c0|score [0]),
	.datad(\c0|current_state.REMOVE_BULLET~q ),
	.cin(gnd),
	.combout(\c0|score[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|score[0]~0 .lut_mask = 16'h5AF0;
defparam \c0|score[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y11_N5
dffeas \c0|score[0] (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|score[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|score [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|score[0] .is_wysiwyg = "true";
defparam \c0|score[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y11_N22
cycloneive_lcell_comb \c0|score[1]~4 (
// Equation(s):
// \c0|score[1]~4_combout  = \c0|score [1] $ (((\c0|current_state.REMOVE_BULLET~q  & (\c0|score [0] & \SW[5]~input_o ))))

	.dataa(\c0|current_state.REMOVE_BULLET~q ),
	.datab(\c0|score [0]),
	.datac(\c0|score [1]),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\c0|score[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \c0|score[1]~4 .lut_mask = 16'h78F0;
defparam \c0|score[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y11_N23
dffeas \c0|score[1] (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|score[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|score [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|score[1] .is_wysiwyg = "true";
defparam \c0|score[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y11_N12
cycloneive_lcell_comb \c0|score[1]~1 (
// Equation(s):
// \c0|score[1]~1_combout  = (\SW[5]~input_o  & (\c0|score [0] & \c0|current_state.REMOVE_BULLET~q ))

	.dataa(\SW[5]~input_o ),
	.datab(gnd),
	.datac(\c0|score [0]),
	.datad(\c0|current_state.REMOVE_BULLET~q ),
	.cin(gnd),
	.combout(\c0|score[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|score[1]~1 .lut_mask = 16'hA000;
defparam \c0|score[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y11_N20
cycloneive_lcell_comb \c0|score[2]~3 (
// Equation(s):
// \c0|score[2]~3_combout  = \c0|score [2] $ (((\c0|score [1] & \c0|score[1]~1_combout )))

	.dataa(\c0|score [1]),
	.datab(gnd),
	.datac(\c0|score [2]),
	.datad(\c0|score[1]~1_combout ),
	.cin(gnd),
	.combout(\c0|score[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \c0|score[2]~3 .lut_mask = 16'h5AF0;
defparam \c0|score[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y11_N21
dffeas \c0|score[2] (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|score[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|score [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|score[2] .is_wysiwyg = "true";
defparam \c0|score[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y11_N18
cycloneive_lcell_comb \c0|score[3]~2 (
// Equation(s):
// \c0|score[3]~2_combout  = \c0|score [3] $ (((\c0|score [1] & (\c0|score [2] & \c0|score[1]~1_combout ))))

	.dataa(\c0|score [1]),
	.datab(\c0|score [2]),
	.datac(\c0|score [3]),
	.datad(\c0|score[1]~1_combout ),
	.cin(gnd),
	.combout(\c0|score[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \c0|score[3]~2 .lut_mask = 16'h78F0;
defparam \c0|score[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y11_N19
dffeas \c0|score[3] (
	.clk(\ck|Equal0~clkctrl_outclk ),
	.d(\c0|score[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|score [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|score[3] .is_wysiwyg = "true";
defparam \c0|score[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y11_N16
cycloneive_lcell_comb \h4|hex[0]~0 (
// Equation(s):
// \h4|hex[0]~0_combout  = (\c0|score [3] & (\c0|score [0] & (\c0|score [1] $ (\c0|score [2])))) # (!\c0|score [3] & (!\c0|score [1] & (\c0|score [0] $ (\c0|score [2]))))

	.dataa(\c0|score [1]),
	.datab(\c0|score [3]),
	.datac(\c0|score [0]),
	.datad(\c0|score [2]),
	.cin(gnd),
	.combout(\h4|hex[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|hex[0]~0 .lut_mask = 16'h4190;
defparam \h4|hex[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y11_N6
cycloneive_lcell_comb \h4|hex[1]~1 (
// Equation(s):
// \h4|hex[1]~1_combout  = (\c0|score [1] & ((\c0|score [0] & (\c0|score [3])) # (!\c0|score [0] & ((\c0|score [2]))))) # (!\c0|score [1] & (\c0|score [2] & (\c0|score [3] $ (\c0|score [0]))))

	.dataa(\c0|score [1]),
	.datab(\c0|score [3]),
	.datac(\c0|score [0]),
	.datad(\c0|score [2]),
	.cin(gnd),
	.combout(\h4|hex[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \h4|hex[1]~1 .lut_mask = 16'h9E80;
defparam \h4|hex[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y11_N24
cycloneive_lcell_comb \h4|hex[2]~2 (
// Equation(s):
// \h4|hex[2]~2_combout  = (\c0|score [3] & (\c0|score [2] & ((\c0|score [1]) # (!\c0|score [0])))) # (!\c0|score [3] & (\c0|score [1] & (!\c0|score [0] & !\c0|score [2])))

	.dataa(\c0|score [1]),
	.datab(\c0|score [3]),
	.datac(\c0|score [0]),
	.datad(\c0|score [2]),
	.cin(gnd),
	.combout(\h4|hex[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \h4|hex[2]~2 .lut_mask = 16'h8C02;
defparam \h4|hex[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y11_N26
cycloneive_lcell_comb \h4|hex[3]~3 (
// Equation(s):
// \h4|hex[3]~3_combout  = (\c0|score [1] & ((\c0|score [0] & ((\c0|score [2]))) # (!\c0|score [0] & (\c0|score [3] & !\c0|score [2])))) # (!\c0|score [1] & (!\c0|score [3] & (\c0|score [0] $ (\c0|score [2]))))

	.dataa(\c0|score [1]),
	.datab(\c0|score [3]),
	.datac(\c0|score [0]),
	.datad(\c0|score [2]),
	.cin(gnd),
	.combout(\h4|hex[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \h4|hex[3]~3 .lut_mask = 16'hA118;
defparam \h4|hex[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y11_N8
cycloneive_lcell_comb \h4|hex[4]~4 (
// Equation(s):
// \h4|hex[4]~4_combout  = (\c0|score [1] & (!\c0|score [3] & (\c0|score [0]))) # (!\c0|score [1] & ((\c0|score [2] & (!\c0|score [3])) # (!\c0|score [2] & ((\c0|score [0])))))

	.dataa(\c0|score [1]),
	.datab(\c0|score [3]),
	.datac(\c0|score [0]),
	.datad(\c0|score [2]),
	.cin(gnd),
	.combout(\h4|hex[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \h4|hex[4]~4 .lut_mask = 16'h3170;
defparam \h4|hex[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y11_N14
cycloneive_lcell_comb \h4|hex[5]~5 (
// Equation(s):
// \h4|hex[5]~5_combout  = (\c0|score [1] & (!\c0|score [3] & ((\c0|score [0]) # (!\c0|score [2])))) # (!\c0|score [1] & (\c0|score [0] & (\c0|score [3] $ (!\c0|score [2]))))

	.dataa(\c0|score [1]),
	.datab(\c0|score [3]),
	.datac(\c0|score [0]),
	.datad(\c0|score [2]),
	.cin(gnd),
	.combout(\h4|hex[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \h4|hex[5]~5 .lut_mask = 16'h6032;
defparam \h4|hex[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y11_N28
cycloneive_lcell_comb \h4|hex[6]~6 (
// Equation(s):
// \h4|hex[6]~6_combout  = (\c0|score [0] & (!\c0|score [3] & (\c0|score [1] $ (!\c0|score [2])))) # (!\c0|score [0] & (!\c0|score [1] & (\c0|score [3] $ (!\c0|score [2]))))

	.dataa(\c0|score [1]),
	.datab(\c0|score [3]),
	.datac(\c0|score [0]),
	.datad(\c0|score [2]),
	.cin(gnd),
	.combout(\h4|hex[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \h4|hex[6]~6 .lut_mask = 16'h2411;
defparam \h4|hex[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
