abort 0x3F0046 %S16 #Signed
adc_int_cnt 0x8D80 %U16 #Unsigned
AdcRegs.ADCCTL1.all 0x7100 %U16 #Unsigned
AdcRegs.ADCCTL1.bit.ADCBGPWD 0x7100 %B16 #MASK=0x40
AdcRegs.ADCCTL1.bit.ADCBSY 0x7100 %B16 #MASK=0x2000
AdcRegs.ADCCTL1.bit.ADCBSYCHN 0x7100 %B16 #MASK=0x1F00
AdcRegs.ADCCTL1.bit.ADCENABLE 0x7100 %B16 #MASK=0x4000
AdcRegs.ADCCTL1.bit.ADCPWDN 0x7100 %B16 #MASK=0x80
AdcRegs.ADCCTL1.bit.ADCREFPWD 0x7100 %B16 #MASK=0x20
AdcRegs.ADCCTL1.bit.ADCREFSEL 0x7100 %B16 #MASK=0x8
AdcRegs.ADCCTL1.bit.INTPULSEPOS 0x7100 %B16 #MASK=0x4
AdcRegs.ADCCTL1.bit.RESET 0x7100 %B16 #MASK=0x8000
AdcRegs.ADCCTL1.bit.rsvd1 0x7100 %B16 #MASK=0x10
AdcRegs.ADCCTL1.bit.TEMPCONV 0x7100 %B16 #MASK=0x1
AdcRegs.ADCCTL1.bit.VREFLOCONV 0x7100 %B16 #MASK=0x2
AdcRegs.ADCCTL2.all 0x7101 %U16 #Unsigned
AdcRegs.ADCCTL2.bit.ADCNONOVERLAP 0x7101 %B16 #MASK=0x2
AdcRegs.ADCCTL2.bit.CLKDIV2EN 0x7101 %B16 #MASK=0x1
AdcRegs.ADCCTL2.bit.rsvd1 0x7101 %B16 #MASK=0xFFFC
AdcRegs.ADCINTFLG.all 0x7104 %U16 #Unsigned
AdcRegs.ADCINTFLG.bit.ADCINT1 0x7104 %B16 #MASK=0x1
AdcRegs.ADCINTFLG.bit.ADCINT2 0x7104 %B16 #MASK=0x2
AdcRegs.ADCINTFLG.bit.ADCINT3 0x7104 %B16 #MASK=0x4
AdcRegs.ADCINTFLG.bit.ADCINT4 0x7104 %B16 #MASK=0x8
AdcRegs.ADCINTFLG.bit.ADCINT5 0x7104 %B16 #MASK=0x10
AdcRegs.ADCINTFLG.bit.ADCINT6 0x7104 %B16 #MASK=0x20
AdcRegs.ADCINTFLG.bit.ADCINT7 0x7104 %B16 #MASK=0x40
AdcRegs.ADCINTFLG.bit.ADCINT8 0x7104 %B16 #MASK=0x80
AdcRegs.ADCINTFLG.bit.ADCINT9 0x7104 %B16 #MASK=0x100
AdcRegs.ADCINTFLG.bit.rsvd1 0x7104 %B16 #MASK=0xFE00
AdcRegs.ADCINTFLGCLR.all 0x7105 %U16 #Unsigned
AdcRegs.ADCINTFLGCLR.bit.ADCINT1 0x7105 %B16 #MASK=0x1
AdcRegs.ADCINTFLGCLR.bit.ADCINT2 0x7105 %B16 #MASK=0x2
AdcRegs.ADCINTFLGCLR.bit.ADCINT3 0x7105 %B16 #MASK=0x4
AdcRegs.ADCINTFLGCLR.bit.ADCINT4 0x7105 %B16 #MASK=0x8
AdcRegs.ADCINTFLGCLR.bit.ADCINT5 0x7105 %B16 #MASK=0x10
AdcRegs.ADCINTFLGCLR.bit.ADCINT6 0x7105 %B16 #MASK=0x20
AdcRegs.ADCINTFLGCLR.bit.ADCINT7 0x7105 %B16 #MASK=0x40
AdcRegs.ADCINTFLGCLR.bit.ADCINT8 0x7105 %B16 #MASK=0x80
AdcRegs.ADCINTFLGCLR.bit.ADCINT9 0x7105 %B16 #MASK=0x100
AdcRegs.ADCINTFLGCLR.bit.rsvd1 0x7105 %B16 #MASK=0xFE00
AdcRegs.ADCINTOVF.all 0x7106 %U16 #Unsigned
AdcRegs.ADCINTOVF.bit.ADCINT1 0x7106 %B16 #MASK=0x1
AdcRegs.ADCINTOVF.bit.ADCINT2 0x7106 %B16 #MASK=0x2
AdcRegs.ADCINTOVF.bit.ADCINT3 0x7106 %B16 #MASK=0x4
AdcRegs.ADCINTOVF.bit.ADCINT4 0x7106 %B16 #MASK=0x8
AdcRegs.ADCINTOVF.bit.ADCINT5 0x7106 %B16 #MASK=0x10
AdcRegs.ADCINTOVF.bit.ADCINT6 0x7106 %B16 #MASK=0x20
AdcRegs.ADCINTOVF.bit.ADCINT7 0x7106 %B16 #MASK=0x40
AdcRegs.ADCINTOVF.bit.ADCINT8 0x7106 %B16 #MASK=0x80
AdcRegs.ADCINTOVF.bit.ADCINT9 0x7106 %B16 #MASK=0x100
AdcRegs.ADCINTOVF.bit.rsvd1 0x7106 %B16 #MASK=0xFE00
AdcRegs.ADCINTOVFCLR.all 0x7107 %U16 #Unsigned
AdcRegs.ADCINTOVFCLR.bit.ADCINT1 0x7107 %B16 #MASK=0x1
AdcRegs.ADCINTOVFCLR.bit.ADCINT2 0x7107 %B16 #MASK=0x2
AdcRegs.ADCINTOVFCLR.bit.ADCINT3 0x7107 %B16 #MASK=0x4
AdcRegs.ADCINTOVFCLR.bit.ADCINT4 0x7107 %B16 #MASK=0x8
AdcRegs.ADCINTOVFCLR.bit.ADCINT5 0x7107 %B16 #MASK=0x10
AdcRegs.ADCINTOVFCLR.bit.ADCINT6 0x7107 %B16 #MASK=0x20
AdcRegs.ADCINTOVFCLR.bit.ADCINT7 0x7107 %B16 #MASK=0x40
AdcRegs.ADCINTOVFCLR.bit.ADCINT8 0x7107 %B16 #MASK=0x80
AdcRegs.ADCINTOVFCLR.bit.ADCINT9 0x7107 %B16 #MASK=0x100
AdcRegs.ADCINTOVFCLR.bit.rsvd1 0x7107 %B16 #MASK=0xFE00
AdcRegs.ADCINTSOCSEL1.all 0x7114 %U16 #Unsigned
AdcRegs.ADCINTSOCSEL1.bit.SOC0 0x7114 %B16 #MASK=0x3
AdcRegs.ADCINTSOCSEL1.bit.SOC1 0x7114 %B16 #MASK=0xC
AdcRegs.ADCINTSOCSEL1.bit.SOC2 0x7114 %B16 #MASK=0x30
AdcRegs.ADCINTSOCSEL1.bit.SOC3 0x7114 %B16 #MASK=0xC0
AdcRegs.ADCINTSOCSEL1.bit.SOC4 0x7114 %B16 #MASK=0x300
AdcRegs.ADCINTSOCSEL1.bit.SOC5 0x7114 %B16 #MASK=0xC00
AdcRegs.ADCINTSOCSEL1.bit.SOC6 0x7114 %B16 #MASK=0x3000
AdcRegs.ADCINTSOCSEL1.bit.SOC7 0x7114 %B16 #MASK=0xC000
AdcRegs.ADCINTSOCSEL2.all 0x7115 %U16 #Unsigned
AdcRegs.ADCINTSOCSEL2.bit.SOC10 0x7115 %B16 #MASK=0x30
AdcRegs.ADCINTSOCSEL2.bit.SOC11 0x7115 %B16 #MASK=0xC0
AdcRegs.ADCINTSOCSEL2.bit.SOC12 0x7115 %B16 #MASK=0x300
AdcRegs.ADCINTSOCSEL2.bit.SOC13 0x7115 %B16 #MASK=0xC00
AdcRegs.ADCINTSOCSEL2.bit.SOC14 0x7115 %B16 #MASK=0x3000
AdcRegs.ADCINTSOCSEL2.bit.SOC15 0x7115 %B16 #MASK=0xC000
AdcRegs.ADCINTSOCSEL2.bit.SOC8 0x7115 %B16 #MASK=0x3
AdcRegs.ADCINTSOCSEL2.bit.SOC9 0x7115 %B16 #MASK=0xC
AdcRegs.ADCOFFTRIM.all 0x7141 %U16 #Unsigned
AdcRegs.ADCOFFTRIM.bit.OFFTRIM 0x7141 %B16 #MASK=0x1FF
AdcRegs.ADCOFFTRIM.bit.rsvd1 0x7141 %B16 #MASK=0xFE00
AdcRegs.ADCREFTRIM.all 0x7140 %U16 #Unsigned
AdcRegs.ADCREFTRIM.bit.BG_COARSE_TRIM 0x7140 %B16 #MASK=0x1E0
AdcRegs.ADCREFTRIM.bit.BG_FINE_TRIM 0x7140 %B16 #MASK=0x1F
AdcRegs.ADCREFTRIM.bit.EXTREF_FINE_TRIM 0x7140 %B16 #MASK=0x3E00
AdcRegs.ADCREFTRIM.bit.rsvd1 0x7140 %B16 #MASK=0xC000
AdcRegs.ADCSAMPLEMODE.all 0x7112 %U16 #Unsigned
AdcRegs.ADCSAMPLEMODE.bit.rsvd1 0x7112 %B16 #MASK=0xFF00
AdcRegs.ADCSAMPLEMODE.bit.SIMULEN0 0x7112 %B16 #MASK=0x1
AdcRegs.ADCSAMPLEMODE.bit.SIMULEN10 0x7112 %B16 #MASK=0x20
AdcRegs.ADCSAMPLEMODE.bit.SIMULEN12 0x7112 %B16 #MASK=0x40
AdcRegs.ADCSAMPLEMODE.bit.SIMULEN14 0x7112 %B16 #MASK=0x80
AdcRegs.ADCSAMPLEMODE.bit.SIMULEN2 0x7112 %B16 #MASK=0x2
AdcRegs.ADCSAMPLEMODE.bit.SIMULEN4 0x7112 %B16 #MASK=0x4
AdcRegs.ADCSAMPLEMODE.bit.SIMULEN6 0x7112 %B16 #MASK=0x8
AdcRegs.ADCSAMPLEMODE.bit.SIMULEN8 0x7112 %B16 #MASK=0x10
AdcRegs.ADCSOC0CTL.all 0x7120 %U16 #Unsigned
AdcRegs.ADCSOC0CTL.bit.ACQPS 0x7120 %B16 #MASK=0x3F
AdcRegs.ADCSOC0CTL.bit.CHSEL 0x7120 %B16 #MASK=0x3C0
AdcRegs.ADCSOC0CTL.bit.rsvd1 0x7120 %B16 #MASK=0x400
AdcRegs.ADCSOC0CTL.bit.TRIGSEL 0x7120 %B16 #MASK=0xF800
AdcRegs.ADCSOC10CTL.all 0x712A %U16 #Unsigned
AdcRegs.ADCSOC10CTL.bit.ACQPS 0x712A %B16 #MASK=0x3F
AdcRegs.ADCSOC10CTL.bit.CHSEL 0x712A %B16 #MASK=0x3C0
AdcRegs.ADCSOC10CTL.bit.rsvd1 0x712A %B16 #MASK=0x400
AdcRegs.ADCSOC10CTL.bit.TRIGSEL 0x712A %B16 #MASK=0xF800
AdcRegs.ADCSOC11CTL.all 0x712B %U16 #Unsigned
AdcRegs.ADCSOC11CTL.bit.ACQPS 0x712B %B16 #MASK=0x3F
AdcRegs.ADCSOC11CTL.bit.CHSEL 0x712B %B16 #MASK=0x3C0
AdcRegs.ADCSOC11CTL.bit.rsvd1 0x712B %B16 #MASK=0x400
AdcRegs.ADCSOC11CTL.bit.TRIGSEL 0x712B %B16 #MASK=0xF800
AdcRegs.ADCSOC12CTL.all 0x712C %U16 #Unsigned
AdcRegs.ADCSOC12CTL.bit.ACQPS 0x712C %B16 #MASK=0x3F
AdcRegs.ADCSOC12CTL.bit.CHSEL 0x712C %B16 #MASK=0x3C0
AdcRegs.ADCSOC12CTL.bit.rsvd1 0x712C %B16 #MASK=0x400
AdcRegs.ADCSOC12CTL.bit.TRIGSEL 0x712C %B16 #MASK=0xF800
AdcRegs.ADCSOC13CTL.all 0x712D %U16 #Unsigned
AdcRegs.ADCSOC13CTL.bit.ACQPS 0x712D %B16 #MASK=0x3F
AdcRegs.ADCSOC13CTL.bit.CHSEL 0x712D %B16 #MASK=0x3C0
AdcRegs.ADCSOC13CTL.bit.rsvd1 0x712D %B16 #MASK=0x400
AdcRegs.ADCSOC13CTL.bit.TRIGSEL 0x712D %B16 #MASK=0xF800
AdcRegs.ADCSOC14CTL.all 0x712E %U16 #Unsigned
AdcRegs.ADCSOC14CTL.bit.ACQPS 0x712E %B16 #MASK=0x3F
AdcRegs.ADCSOC14CTL.bit.CHSEL 0x712E %B16 #MASK=0x3C0
AdcRegs.ADCSOC14CTL.bit.rsvd1 0x712E %B16 #MASK=0x400
AdcRegs.ADCSOC14CTL.bit.TRIGSEL 0x712E %B16 #MASK=0xF800
AdcRegs.ADCSOC15CTL.all 0x712F %U16 #Unsigned
AdcRegs.ADCSOC15CTL.bit.ACQPS 0x712F %B16 #MASK=0x3F
AdcRegs.ADCSOC15CTL.bit.CHSEL 0x712F %B16 #MASK=0x3C0
AdcRegs.ADCSOC15CTL.bit.rsvd1 0x712F %B16 #MASK=0x400
AdcRegs.ADCSOC15CTL.bit.TRIGSEL 0x712F %B16 #MASK=0xF800
AdcRegs.ADCSOC1CTL.all 0x7121 %U16 #Unsigned
AdcRegs.ADCSOC1CTL.bit.ACQPS 0x7121 %B16 #MASK=0x3F
AdcRegs.ADCSOC1CTL.bit.CHSEL 0x7121 %B16 #MASK=0x3C0
AdcRegs.ADCSOC1CTL.bit.rsvd1 0x7121 %B16 #MASK=0x400
AdcRegs.ADCSOC1CTL.bit.TRIGSEL 0x7121 %B16 #MASK=0xF800
AdcRegs.ADCSOC2CTL.all 0x7122 %U16 #Unsigned
AdcRegs.ADCSOC2CTL.bit.ACQPS 0x7122 %B16 #MASK=0x3F
AdcRegs.ADCSOC2CTL.bit.CHSEL 0x7122 %B16 #MASK=0x3C0
AdcRegs.ADCSOC2CTL.bit.rsvd1 0x7122 %B16 #MASK=0x400
AdcRegs.ADCSOC2CTL.bit.TRIGSEL 0x7122 %B16 #MASK=0xF800
AdcRegs.ADCSOC3CTL.all 0x7123 %U16 #Unsigned
AdcRegs.ADCSOC3CTL.bit.ACQPS 0x7123 %B16 #MASK=0x3F
AdcRegs.ADCSOC3CTL.bit.CHSEL 0x7123 %B16 #MASK=0x3C0
AdcRegs.ADCSOC3CTL.bit.rsvd1 0x7123 %B16 #MASK=0x400
AdcRegs.ADCSOC3CTL.bit.TRIGSEL 0x7123 %B16 #MASK=0xF800
AdcRegs.ADCSOC4CTL.all 0x7124 %U16 #Unsigned
AdcRegs.ADCSOC4CTL.bit.ACQPS 0x7124 %B16 #MASK=0x3F
AdcRegs.ADCSOC4CTL.bit.CHSEL 0x7124 %B16 #MASK=0x3C0
AdcRegs.ADCSOC4CTL.bit.rsvd1 0x7124 %B16 #MASK=0x400
AdcRegs.ADCSOC4CTL.bit.TRIGSEL 0x7124 %B16 #MASK=0xF800
AdcRegs.ADCSOC5CTL.all 0x7125 %U16 #Unsigned
AdcRegs.ADCSOC5CTL.bit.ACQPS 0x7125 %B16 #MASK=0x3F
AdcRegs.ADCSOC5CTL.bit.CHSEL 0x7125 %B16 #MASK=0x3C0
AdcRegs.ADCSOC5CTL.bit.rsvd1 0x7125 %B16 #MASK=0x400
AdcRegs.ADCSOC5CTL.bit.TRIGSEL 0x7125 %B16 #MASK=0xF800
AdcRegs.ADCSOC6CTL.all 0x7126 %U16 #Unsigned
AdcRegs.ADCSOC6CTL.bit.ACQPS 0x7126 %B16 #MASK=0x3F
AdcRegs.ADCSOC6CTL.bit.CHSEL 0x7126 %B16 #MASK=0x3C0
AdcRegs.ADCSOC6CTL.bit.rsvd1 0x7126 %B16 #MASK=0x400
AdcRegs.ADCSOC6CTL.bit.TRIGSEL 0x7126 %B16 #MASK=0xF800
AdcRegs.ADCSOC7CTL.all 0x7127 %U16 #Unsigned
AdcRegs.ADCSOC7CTL.bit.ACQPS 0x7127 %B16 #MASK=0x3F
AdcRegs.ADCSOC7CTL.bit.CHSEL 0x7127 %B16 #MASK=0x3C0
AdcRegs.ADCSOC7CTL.bit.rsvd1 0x7127 %B16 #MASK=0x400
AdcRegs.ADCSOC7CTL.bit.TRIGSEL 0x7127 %B16 #MASK=0xF800
AdcRegs.ADCSOC8CTL.all 0x7128 %U16 #Unsigned
AdcRegs.ADCSOC8CTL.bit.ACQPS 0x7128 %B16 #MASK=0x3F
AdcRegs.ADCSOC8CTL.bit.CHSEL 0x7128 %B16 #MASK=0x3C0
AdcRegs.ADCSOC8CTL.bit.rsvd1 0x7128 %B16 #MASK=0x400
AdcRegs.ADCSOC8CTL.bit.TRIGSEL 0x7128 %B16 #MASK=0xF800
AdcRegs.ADCSOC9CTL.all 0x7129 %U16 #Unsigned
AdcRegs.ADCSOC9CTL.bit.ACQPS 0x7129 %B16 #MASK=0x3F
AdcRegs.ADCSOC9CTL.bit.CHSEL 0x7129 %B16 #MASK=0x3C0
AdcRegs.ADCSOC9CTL.bit.rsvd1 0x7129 %B16 #MASK=0x400
AdcRegs.ADCSOC9CTL.bit.TRIGSEL 0x7129 %B16 #MASK=0xF800
AdcRegs.ADCSOCFLG1.all 0x7118 %U16 #Unsigned
AdcRegs.ADCSOCFLG1.bit.SOC0 0x7118 %B16 #MASK=0x1
AdcRegs.ADCSOCFLG1.bit.SOC1 0x7118 %B16 #MASK=0x2
AdcRegs.ADCSOCFLG1.bit.SOC10 0x7118 %B16 #MASK=0x400
AdcRegs.ADCSOCFLG1.bit.SOC11 0x7118 %B16 #MASK=0x800
AdcRegs.ADCSOCFLG1.bit.SOC12 0x7118 %B16 #MASK=0x1000
AdcRegs.ADCSOCFLG1.bit.SOC13 0x7118 %B16 #MASK=0x2000
AdcRegs.ADCSOCFLG1.bit.SOC14 0x7118 %B16 #MASK=0x4000
AdcRegs.ADCSOCFLG1.bit.SOC15 0x7118 %B16 #MASK=0x8000
AdcRegs.ADCSOCFLG1.bit.SOC2 0x7118 %B16 #MASK=0x4
AdcRegs.ADCSOCFLG1.bit.SOC3 0x7118 %B16 #MASK=0x8
AdcRegs.ADCSOCFLG1.bit.SOC4 0x7118 %B16 #MASK=0x10
AdcRegs.ADCSOCFLG1.bit.SOC5 0x7118 %B16 #MASK=0x20
AdcRegs.ADCSOCFLG1.bit.SOC6 0x7118 %B16 #MASK=0x40
AdcRegs.ADCSOCFLG1.bit.SOC7 0x7118 %B16 #MASK=0x80
AdcRegs.ADCSOCFLG1.bit.SOC8 0x7118 %B16 #MASK=0x100
AdcRegs.ADCSOCFLG1.bit.SOC9 0x7118 %B16 #MASK=0x200
AdcRegs.ADCSOCFRC1.all 0x711A %U16 #Unsigned
AdcRegs.ADCSOCFRC1.bit.SOC0 0x711A %B16 #MASK=0x1
AdcRegs.ADCSOCFRC1.bit.SOC1 0x711A %B16 #MASK=0x2
AdcRegs.ADCSOCFRC1.bit.SOC10 0x711A %B16 #MASK=0x400
AdcRegs.ADCSOCFRC1.bit.SOC11 0x711A %B16 #MASK=0x800
AdcRegs.ADCSOCFRC1.bit.SOC12 0x711A %B16 #MASK=0x1000
AdcRegs.ADCSOCFRC1.bit.SOC13 0x711A %B16 #MASK=0x2000
AdcRegs.ADCSOCFRC1.bit.SOC14 0x711A %B16 #MASK=0x4000
AdcRegs.ADCSOCFRC1.bit.SOC15 0x711A %B16 #MASK=0x8000
AdcRegs.ADCSOCFRC1.bit.SOC2 0x711A %B16 #MASK=0x4
AdcRegs.ADCSOCFRC1.bit.SOC3 0x711A %B16 #MASK=0x8
AdcRegs.ADCSOCFRC1.bit.SOC4 0x711A %B16 #MASK=0x10
AdcRegs.ADCSOCFRC1.bit.SOC5 0x711A %B16 #MASK=0x20
AdcRegs.ADCSOCFRC1.bit.SOC6 0x711A %B16 #MASK=0x40
AdcRegs.ADCSOCFRC1.bit.SOC7 0x711A %B16 #MASK=0x80
AdcRegs.ADCSOCFRC1.bit.SOC8 0x711A %B16 #MASK=0x100
AdcRegs.ADCSOCFRC1.bit.SOC9 0x711A %B16 #MASK=0x200
AdcRegs.ADCSOCOVF1.all 0x711C %U16 #Unsigned
AdcRegs.ADCSOCOVF1.bit.SOC0 0x711C %B16 #MASK=0x1
AdcRegs.ADCSOCOVF1.bit.SOC1 0x711C %B16 #MASK=0x2
AdcRegs.ADCSOCOVF1.bit.SOC10 0x711C %B16 #MASK=0x400
AdcRegs.ADCSOCOVF1.bit.SOC11 0x711C %B16 #MASK=0x800
AdcRegs.ADCSOCOVF1.bit.SOC12 0x711C %B16 #MASK=0x1000
AdcRegs.ADCSOCOVF1.bit.SOC13 0x711C %B16 #MASK=0x2000
AdcRegs.ADCSOCOVF1.bit.SOC14 0x711C %B16 #MASK=0x4000
AdcRegs.ADCSOCOVF1.bit.SOC15 0x711C %B16 #MASK=0x8000
AdcRegs.ADCSOCOVF1.bit.SOC2 0x711C %B16 #MASK=0x4
AdcRegs.ADCSOCOVF1.bit.SOC3 0x711C %B16 #MASK=0x8
AdcRegs.ADCSOCOVF1.bit.SOC4 0x711C %B16 #MASK=0x10
AdcRegs.ADCSOCOVF1.bit.SOC5 0x711C %B16 #MASK=0x20
AdcRegs.ADCSOCOVF1.bit.SOC6 0x711C %B16 #MASK=0x40
AdcRegs.ADCSOCOVF1.bit.SOC7 0x711C %B16 #MASK=0x80
AdcRegs.ADCSOCOVF1.bit.SOC8 0x711C %B16 #MASK=0x100
AdcRegs.ADCSOCOVF1.bit.SOC9 0x711C %B16 #MASK=0x200
AdcRegs.ADCSOCOVFCLR1.all 0x711E %U16 #Unsigned
AdcRegs.ADCSOCOVFCLR1.bit.SOC0 0x711E %B16 #MASK=0x1
AdcRegs.ADCSOCOVFCLR1.bit.SOC1 0x711E %B16 #MASK=0x2
AdcRegs.ADCSOCOVFCLR1.bit.SOC10 0x711E %B16 #MASK=0x400
AdcRegs.ADCSOCOVFCLR1.bit.SOC11 0x711E %B16 #MASK=0x800
AdcRegs.ADCSOCOVFCLR1.bit.SOC12 0x711E %B16 #MASK=0x1000
AdcRegs.ADCSOCOVFCLR1.bit.SOC13 0x711E %B16 #MASK=0x2000
AdcRegs.ADCSOCOVFCLR1.bit.SOC14 0x711E %B16 #MASK=0x4000
AdcRegs.ADCSOCOVFCLR1.bit.SOC15 0x711E %B16 #MASK=0x8000
AdcRegs.ADCSOCOVFCLR1.bit.SOC2 0x711E %B16 #MASK=0x4
AdcRegs.ADCSOCOVFCLR1.bit.SOC3 0x711E %B16 #MASK=0x8
AdcRegs.ADCSOCOVFCLR1.bit.SOC4 0x711E %B16 #MASK=0x10
AdcRegs.ADCSOCOVFCLR1.bit.SOC5 0x711E %B16 #MASK=0x20
AdcRegs.ADCSOCOVFCLR1.bit.SOC6 0x711E %B16 #MASK=0x40
AdcRegs.ADCSOCOVFCLR1.bit.SOC7 0x711E %B16 #MASK=0x80
AdcRegs.ADCSOCOVFCLR1.bit.SOC8 0x711E %B16 #MASK=0x100
AdcRegs.ADCSOCOVFCLR1.bit.SOC9 0x711E %B16 #MASK=0x200
AdcRegs.COMPHYSTCTL.all 0x714C %U16 #Unsigned
AdcRegs.COMPHYSTCTL.bit.COMP1_HYST_DISABLE 0x714C %B16 #MASK=0x2
AdcRegs.COMPHYSTCTL.bit.COMP2_HYST_DISABLE 0x714C %B16 #MASK=0x40
AdcRegs.COMPHYSTCTL.bit.rsvd1 0x714C %B16 #MASK=0x1
AdcRegs.COMPHYSTCTL.bit.rsvd2 0x714C %B16 #MASK=0x3C
AdcRegs.COMPHYSTCTL.bit.rsvd3 0x714C %B16 #MASK=0x3FF0000
AdcRegs.INTSEL1N2.all 0x7108 %U16 #Unsigned
AdcRegs.INTSEL1N2.bit.INT1CONT 0x7108 %B16 #MASK=0x40
AdcRegs.INTSEL1N2.bit.INT1E 0x7108 %B16 #MASK=0x20
AdcRegs.INTSEL1N2.bit.INT1SEL 0x7108 %B16 #MASK=0x1F
AdcRegs.INTSEL1N2.bit.INT2CONT 0x7108 %B16 #MASK=0x4000
AdcRegs.INTSEL1N2.bit.INT2E 0x7108 %B16 #MASK=0x2000
AdcRegs.INTSEL1N2.bit.INT2SEL 0x7108 %B16 #MASK=0x1F00
AdcRegs.INTSEL1N2.bit.rsvd1 0x7108 %B16 #MASK=0x80
AdcRegs.INTSEL1N2.bit.rsvd2 0x7108 %B16 #MASK=0x8000
AdcRegs.INTSEL3N4.all 0x7109 %U16 #Unsigned
AdcRegs.INTSEL3N4.bit.INT3CONT 0x7109 %B16 #MASK=0x40
AdcRegs.INTSEL3N4.bit.INT3E 0x7109 %B16 #MASK=0x20
AdcRegs.INTSEL3N4.bit.INT3SEL 0x7109 %B16 #MASK=0x1F
AdcRegs.INTSEL3N4.bit.INT4CONT 0x7109 %B16 #MASK=0x4000
AdcRegs.INTSEL3N4.bit.INT4E 0x7109 %B16 #MASK=0x2000
AdcRegs.INTSEL3N4.bit.INT4SEL 0x7109 %B16 #MASK=0x1F00
AdcRegs.INTSEL3N4.bit.rsvd1 0x7109 %B16 #MASK=0x80
AdcRegs.INTSEL3N4.bit.rsvd2 0x7109 %B16 #MASK=0x8000
AdcRegs.INTSEL5N6.all 0x710A %U16 #Unsigned
AdcRegs.INTSEL5N6.bit.INT5CONT 0x710A %B16 #MASK=0x40
AdcRegs.INTSEL5N6.bit.INT5E 0x710A %B16 #MASK=0x20
AdcRegs.INTSEL5N6.bit.INT5SEL 0x710A %B16 #MASK=0x1F
AdcRegs.INTSEL5N6.bit.INT6CONT 0x710A %B16 #MASK=0x4000
AdcRegs.INTSEL5N6.bit.INT6E 0x710A %B16 #MASK=0x2000
AdcRegs.INTSEL5N6.bit.INT6SEL 0x710A %B16 #MASK=0x1F00
AdcRegs.INTSEL5N6.bit.rsvd1 0x710A %B16 #MASK=0x80
AdcRegs.INTSEL5N6.bit.rsvd2 0x710A %B16 #MASK=0x8000
AdcRegs.INTSEL7N8.all 0x710B %U16 #Unsigned
AdcRegs.INTSEL7N8.bit.INT7CONT 0x710B %B16 #MASK=0x40
AdcRegs.INTSEL7N8.bit.INT7E 0x710B %B16 #MASK=0x20
AdcRegs.INTSEL7N8.bit.INT7SEL 0x710B %B16 #MASK=0x1F
AdcRegs.INTSEL7N8.bit.INT8CONT 0x710B %B16 #MASK=0x4000
AdcRegs.INTSEL7N8.bit.INT8E 0x710B %B16 #MASK=0x2000
AdcRegs.INTSEL7N8.bit.INT8SEL 0x710B %B16 #MASK=0x1F00
AdcRegs.INTSEL7N8.bit.rsvd1 0x710B %B16 #MASK=0x80
AdcRegs.INTSEL7N8.bit.rsvd2 0x710B %B16 #MASK=0x8000
AdcRegs.INTSEL9N10.all 0x710C %U16 #Unsigned
AdcRegs.INTSEL9N10.bit.INT10CONT 0x710C %B16 #MASK=0x4000
AdcRegs.INTSEL9N10.bit.INT10E 0x710C %B16 #MASK=0x2000
AdcRegs.INTSEL9N10.bit.INT10SEL 0x710C %B16 #MASK=0x1F00
AdcRegs.INTSEL9N10.bit.INT9CONT 0x710C %B16 #MASK=0x40
AdcRegs.INTSEL9N10.bit.INT9E 0x710C %B16 #MASK=0x20
AdcRegs.INTSEL9N10.bit.INT9SEL 0x710C %B16 #MASK=0x1F
AdcRegs.INTSEL9N10.bit.rsvd1 0x710C %B16 #MASK=0x80
AdcRegs.INTSEL9N10.bit.rsvd2 0x710C %B16 #MASK=0x8000
AdcRegs.rsvd1[0] 0x7102 %U16 #Unsigned
AdcRegs.rsvd1[1] 0x7103 %U16 #Unsigned
AdcRegs.rsvd10[0] 0x7130 %U16 #Unsigned
AdcRegs.rsvd10[1] 0x7131 %U16 #Unsigned
AdcRegs.rsvd10[10] 0x713A %U16 #Unsigned
AdcRegs.rsvd10[11] 0x713B %U16 #Unsigned
AdcRegs.rsvd10[12] 0x713C %U16 #Unsigned
AdcRegs.rsvd10[13] 0x713D %U16 #Unsigned
AdcRegs.rsvd10[14] 0x713E %U16 #Unsigned
AdcRegs.rsvd10[15] 0x713F %U16 #Unsigned
AdcRegs.rsvd10[2] 0x7132 %U16 #Unsigned
AdcRegs.rsvd10[3] 0x7133 %U16 #Unsigned
AdcRegs.rsvd10[4] 0x7134 %U16 #Unsigned
AdcRegs.rsvd10[5] 0x7135 %U16 #Unsigned
AdcRegs.rsvd10[6] 0x7136 %U16 #Unsigned
AdcRegs.rsvd10[7] 0x7137 %U16 #Unsigned
AdcRegs.rsvd10[8] 0x7138 %U16 #Unsigned
AdcRegs.rsvd10[9] 0x7139 %U16 #Unsigned
AdcRegs.rsvd11[0] 0x7142 %U16 #Unsigned
AdcRegs.rsvd11[1] 0x7143 %U16 #Unsigned
AdcRegs.rsvd11[2] 0x7144 %U16 #Unsigned
AdcRegs.rsvd11[3] 0x7145 %U16 #Unsigned
AdcRegs.rsvd11[4] 0x7146 %U16 #Unsigned
AdcRegs.rsvd11[5] 0x7147 %U16 #Unsigned
AdcRegs.rsvd11[6] 0x7148 %U16 #Unsigned
AdcRegs.rsvd11[7] 0x7149 %U16 #Unsigned
AdcRegs.rsvd11[8] 0x714A %U16 #Unsigned
AdcRegs.rsvd11[9] 0x714B %U16 #Unsigned
AdcRegs.rsvd12[0] 0x714E %U16 #Unsigned
AdcRegs.rsvd12[1] 0x714F %U16 #Unsigned
AdcRegs.rsvd12[2] 0x7150 %U16 #Unsigned
AdcRegs.rsvd2[0] 0x710D %U16 #Unsigned
AdcRegs.rsvd2[1] 0x710E %U16 #Unsigned
AdcRegs.rsvd2[2] 0x710F %U16 #Unsigned
AdcRegs.rsvd3 0x7111 %U16 #Unsigned
AdcRegs.rsvd4 0x7113 %U16 #Unsigned
AdcRegs.rsvd5[0] 0x7116 %U16 #Unsigned
AdcRegs.rsvd5[1] 0x7117 %U16 #Unsigned
AdcRegs.rsvd6 0x7119 %U16 #Unsigned
AdcRegs.rsvd7 0x711B %U16 #Unsigned
AdcRegs.rsvd8 0x711D %U16 #Unsigned
AdcRegs.rsvd9 0x711F %U16 #Unsigned
AdcRegs.SOCPRICTL.all 0x7110 %U16 #Unsigned
AdcRegs.SOCPRICTL.bit.ONESHOT 0x7110 %B16 #MASK=0x8000
AdcRegs.SOCPRICTL.bit.RRPOINTER 0x7110 %B16 #MASK=0x7E0
AdcRegs.SOCPRICTL.bit.rsvd1 0x7110 %B16 #MASK=0x7800
AdcRegs.SOCPRICTL.bit.SOCPRIORITY 0x7110 %B16 #MASK=0x1F
AdcResult.ADCRESULT0 0x0B00 %U16 #Unsigned
AdcResult.ADCRESULT1 0x0B01 %U16 #Unsigned
AdcResult.ADCRESULT10 0x0B0A %U16 #Unsigned
AdcResult.ADCRESULT11 0x0B0B %U16 #Unsigned
AdcResult.ADCRESULT12 0x0B0C %U16 #Unsigned
AdcResult.ADCRESULT13 0x0B0D %U16 #Unsigned
AdcResult.ADCRESULT14 0x0B0E %U16 #Unsigned
AdcResult.ADCRESULT15 0x0B0F %U16 #Unsigned
AdcResult.ADCRESULT2 0x0B02 %U16 #Unsigned
AdcResult.ADCRESULT3 0x0B03 %U16 #Unsigned
AdcResult.ADCRESULT4 0x0B04 %U16 #Unsigned
AdcResult.ADCRESULT5 0x0B05 %U16 #Unsigned
AdcResult.ADCRESULT6 0x0B06 %U16 #Unsigned
AdcResult.ADCRESULT7 0x0B07 %U16 #Unsigned
AdcResult.ADCRESULT8 0x0B08 %U16 #Unsigned
AdcResult.ADCRESULT9 0x0B09 %U16 #Unsigned
AdcResult.rsvd[0] 0x0B10 %U16 #Unsigned
AdcResult.rsvd[1] 0x0B11 %U16 #Unsigned
AdcResult.rsvd[10] 0x0B1A %U16 #Unsigned
AdcResult.rsvd[11] 0x0B1B %U16 #Unsigned
AdcResult.rsvd[12] 0x0B1C %U16 #Unsigned
AdcResult.rsvd[13] 0x0B1D %U16 #Unsigned
AdcResult.rsvd[14] 0x0B1E %U16 #Unsigned
AdcResult.rsvd[15] 0x0B1F %U16 #Unsigned
AdcResult.rsvd[2] 0x0B12 %U16 #Unsigned
AdcResult.rsvd[3] 0x0B13 %U16 #Unsigned
AdcResult.rsvd[4] 0x0B14 %U16 #Unsigned
AdcResult.rsvd[5] 0x0B15 %U16 #Unsigned
AdcResult.rsvd[6] 0x0B16 %U16 #Unsigned
AdcResult.rsvd[7] 0x0B17 %U16 #Unsigned
AdcResult.rsvd[8] 0x0B18 %U16 #Unsigned
AdcResult.rsvd[9] 0x0B19 %U16 #Unsigned
bbox[0][0] 0x8080 %U32 #Unsigned
bbox[0][1] 0x8082 %U32 #Unsigned
bbox[0][2] 0x8084 %U32 #Unsigned
bbox[0][3] 0x8086 %U32 #Unsigned
bbox[1][0] 0x8088 %U32 #Unsigned
bbox[1][1] 0x808A %U32 #Unsigned
bbox[1][2] 0x808C %U32 #Unsigned
bbox[1][3] 0x808E %U32 #Unsigned
bbox[10][0] 0x80D0 %U32 #Unsigned
bbox[10][1] 0x80D2 %U32 #Unsigned
bbox[10][2] 0x80D4 %U32 #Unsigned
bbox[10][3] 0x80D6 %U32 #Unsigned
bbox[100][0] 0x83A0 %U32 #Unsigned
bbox[100][1] 0x83A2 %U32 #Unsigned
bbox[100][2] 0x83A4 %U32 #Unsigned
bbox[100][3] 0x83A6 %U32 #Unsigned
bbox[101][0] 0x83A8 %U32 #Unsigned
bbox[101][1] 0x83AA %U32 #Unsigned
bbox[101][2] 0x83AC %U32 #Unsigned
bbox[101][3] 0x83AE %U32 #Unsigned
bbox[102][0] 0x83B0 %U32 #Unsigned
bbox[102][1] 0x83B2 %U32 #Unsigned
bbox[102][2] 0x83B4 %U32 #Unsigned
bbox[102][3] 0x83B6 %U32 #Unsigned
bbox[103][0] 0x83B8 %U32 #Unsigned
bbox[103][1] 0x83BA %U32 #Unsigned
bbox[103][2] 0x83BC %U32 #Unsigned
bbox[103][3] 0x83BE %U32 #Unsigned
bbox[104][0] 0x83C0 %U32 #Unsigned
bbox[104][1] 0x83C2 %U32 #Unsigned
bbox[104][2] 0x83C4 %U32 #Unsigned
bbox[104][3] 0x83C6 %U32 #Unsigned
bbox[105][0] 0x83C8 %U32 #Unsigned
bbox[105][1] 0x83CA %U32 #Unsigned
bbox[105][2] 0x83CC %U32 #Unsigned
bbox[105][3] 0x83CE %U32 #Unsigned
bbox[106][0] 0x83D0 %U32 #Unsigned
bbox[106][1] 0x83D2 %U32 #Unsigned
bbox[106][2] 0x83D4 %U32 #Unsigned
bbox[106][3] 0x83D6 %U32 #Unsigned
bbox[107][0] 0x83D8 %U32 #Unsigned
bbox[107][1] 0x83DA %U32 #Unsigned
bbox[107][2] 0x83DC %U32 #Unsigned
bbox[107][3] 0x83DE %U32 #Unsigned
bbox[108][0] 0x83E0 %U32 #Unsigned
bbox[108][1] 0x83E2 %U32 #Unsigned
bbox[108][2] 0x83E4 %U32 #Unsigned
bbox[108][3] 0x83E6 %U32 #Unsigned
bbox[109][0] 0x83E8 %U32 #Unsigned
bbox[109][1] 0x83EA %U32 #Unsigned
bbox[109][2] 0x83EC %U32 #Unsigned
bbox[109][3] 0x83EE %U32 #Unsigned
bbox[11][0] 0x80D8 %U32 #Unsigned
bbox[11][1] 0x80DA %U32 #Unsigned
bbox[11][2] 0x80DC %U32 #Unsigned
bbox[11][3] 0x80DE %U32 #Unsigned
bbox[110][0] 0x83F0 %U32 #Unsigned
bbox[110][1] 0x83F2 %U32 #Unsigned
bbox[110][2] 0x83F4 %U32 #Unsigned
bbox[110][3] 0x83F6 %U32 #Unsigned
bbox[111][0] 0x83F8 %U32 #Unsigned
bbox[111][1] 0x83FA %U32 #Unsigned
bbox[111][2] 0x83FC %U32 #Unsigned
bbox[111][3] 0x83FE %U32 #Unsigned
bbox[112][0] 0x8400 %U32 #Unsigned
bbox[112][1] 0x8402 %U32 #Unsigned
bbox[112][2] 0x8404 %U32 #Unsigned
bbox[112][3] 0x8406 %U32 #Unsigned
bbox[113][0] 0x8408 %U32 #Unsigned
bbox[113][1] 0x840A %U32 #Unsigned
bbox[113][2] 0x840C %U32 #Unsigned
bbox[113][3] 0x840E %U32 #Unsigned
bbox[114][0] 0x8410 %U32 #Unsigned
bbox[114][1] 0x8412 %U32 #Unsigned
bbox[114][2] 0x8414 %U32 #Unsigned
bbox[114][3] 0x8416 %U32 #Unsigned
bbox[115][0] 0x8418 %U32 #Unsigned
bbox[115][1] 0x841A %U32 #Unsigned
bbox[115][2] 0x841C %U32 #Unsigned
bbox[115][3] 0x841E %U32 #Unsigned
bbox[116][0] 0x8420 %U32 #Unsigned
bbox[116][1] 0x8422 %U32 #Unsigned
bbox[116][2] 0x8424 %U32 #Unsigned
bbox[116][3] 0x8426 %U32 #Unsigned
bbox[117][0] 0x8428 %U32 #Unsigned
bbox[117][1] 0x842A %U32 #Unsigned
bbox[117][2] 0x842C %U32 #Unsigned
bbox[117][3] 0x842E %U32 #Unsigned
bbox[118][0] 0x8430 %U32 #Unsigned
bbox[118][1] 0x8432 %U32 #Unsigned
bbox[118][2] 0x8434 %U32 #Unsigned
bbox[118][3] 0x8436 %U32 #Unsigned
bbox[119][0] 0x8438 %U32 #Unsigned
bbox[119][1] 0x843A %U32 #Unsigned
bbox[119][2] 0x843C %U32 #Unsigned
bbox[119][3] 0x843E %U32 #Unsigned
bbox[12][0] 0x80E0 %U32 #Unsigned
bbox[12][1] 0x80E2 %U32 #Unsigned
bbox[12][2] 0x80E4 %U32 #Unsigned
bbox[12][3] 0x80E6 %U32 #Unsigned
bbox[120][0] 0x8440 %U32 #Unsigned
bbox[120][1] 0x8442 %U32 #Unsigned
bbox[120][2] 0x8444 %U32 #Unsigned
bbox[120][3] 0x8446 %U32 #Unsigned
bbox[121][0] 0x8448 %U32 #Unsigned
bbox[121][1] 0x844A %U32 #Unsigned
bbox[121][2] 0x844C %U32 #Unsigned
bbox[121][3] 0x844E %U32 #Unsigned
bbox[122][0] 0x8450 %U32 #Unsigned
bbox[122][1] 0x8452 %U32 #Unsigned
bbox[122][2] 0x8454 %U32 #Unsigned
bbox[122][3] 0x8456 %U32 #Unsigned
bbox[123][0] 0x8458 %U32 #Unsigned
bbox[123][1] 0x845A %U32 #Unsigned
bbox[123][2] 0x845C %U32 #Unsigned
bbox[123][3] 0x845E %U32 #Unsigned
bbox[124][0] 0x8460 %U32 #Unsigned
bbox[124][1] 0x8462 %U32 #Unsigned
bbox[124][2] 0x8464 %U32 #Unsigned
bbox[124][3] 0x8466 %U32 #Unsigned
bbox[125][0] 0x8468 %U32 #Unsigned
bbox[125][1] 0x846A %U32 #Unsigned
bbox[125][2] 0x846C %U32 #Unsigned
bbox[125][3] 0x846E %U32 #Unsigned
bbox[126][0] 0x8470 %U32 #Unsigned
bbox[126][1] 0x8472 %U32 #Unsigned
bbox[126][2] 0x8474 %U32 #Unsigned
bbox[126][3] 0x8476 %U32 #Unsigned
bbox[127][0] 0x8478 %U32 #Unsigned
bbox[127][1] 0x847A %U32 #Unsigned
bbox[127][2] 0x847C %U32 #Unsigned
bbox[127][3] 0x847E %U32 #Unsigned
bbox[128][0] 0x8480 %U32 #Unsigned
bbox[128][1] 0x8482 %U32 #Unsigned
bbox[128][2] 0x8484 %U32 #Unsigned
bbox[128][3] 0x8486 %U32 #Unsigned
bbox[129][0] 0x8488 %U32 #Unsigned
bbox[129][1] 0x848A %U32 #Unsigned
bbox[129][2] 0x848C %U32 #Unsigned
bbox[129][3] 0x848E %U32 #Unsigned
bbox[13][0] 0x80E8 %U32 #Unsigned
bbox[13][1] 0x80EA %U32 #Unsigned
bbox[13][2] 0x80EC %U32 #Unsigned
bbox[13][3] 0x80EE %U32 #Unsigned
bbox[130][0] 0x8490 %U32 #Unsigned
bbox[130][1] 0x8492 %U32 #Unsigned
bbox[130][2] 0x8494 %U32 #Unsigned
bbox[130][3] 0x8496 %U32 #Unsigned
bbox[131][0] 0x8498 %U32 #Unsigned
bbox[131][1] 0x849A %U32 #Unsigned
bbox[131][2] 0x849C %U32 #Unsigned
bbox[131][3] 0x849E %U32 #Unsigned
bbox[132][0] 0x84A0 %U32 #Unsigned
bbox[132][1] 0x84A2 %U32 #Unsigned
bbox[132][2] 0x84A4 %U32 #Unsigned
bbox[132][3] 0x84A6 %U32 #Unsigned
bbox[133][0] 0x84A8 %U32 #Unsigned
bbox[133][1] 0x84AA %U32 #Unsigned
bbox[133][2] 0x84AC %U32 #Unsigned
bbox[133][3] 0x84AE %U32 #Unsigned
bbox[134][0] 0x84B0 %U32 #Unsigned
bbox[134][1] 0x84B2 %U32 #Unsigned
bbox[134][2] 0x84B4 %U32 #Unsigned
bbox[134][3] 0x84B6 %U32 #Unsigned
bbox[135][0] 0x84B8 %U32 #Unsigned
bbox[135][1] 0x84BA %U32 #Unsigned
bbox[135][2] 0x84BC %U32 #Unsigned
bbox[135][3] 0x84BE %U32 #Unsigned
bbox[136][0] 0x84C0 %U32 #Unsigned
bbox[136][1] 0x84C2 %U32 #Unsigned
bbox[136][2] 0x84C4 %U32 #Unsigned
bbox[136][3] 0x84C6 %U32 #Unsigned
bbox[137][0] 0x84C8 %U32 #Unsigned
bbox[137][1] 0x84CA %U32 #Unsigned
bbox[137][2] 0x84CC %U32 #Unsigned
bbox[137][3] 0x84CE %U32 #Unsigned
bbox[138][0] 0x84D0 %U32 #Unsigned
bbox[138][1] 0x84D2 %U32 #Unsigned
bbox[138][2] 0x84D4 %U32 #Unsigned
bbox[138][3] 0x84D6 %U32 #Unsigned
bbox[139][0] 0x84D8 %U32 #Unsigned
bbox[139][1] 0x84DA %U32 #Unsigned
bbox[139][2] 0x84DC %U32 #Unsigned
bbox[139][3] 0x84DE %U32 #Unsigned
bbox[14][0] 0x80F0 %U32 #Unsigned
bbox[14][1] 0x80F2 %U32 #Unsigned
bbox[14][2] 0x80F4 %U32 #Unsigned
bbox[14][3] 0x80F6 %U32 #Unsigned
bbox[140][0] 0x84E0 %U32 #Unsigned
bbox[140][1] 0x84E2 %U32 #Unsigned
bbox[140][2] 0x84E4 %U32 #Unsigned
bbox[140][3] 0x84E6 %U32 #Unsigned
bbox[141][0] 0x84E8 %U32 #Unsigned
bbox[141][1] 0x84EA %U32 #Unsigned
bbox[141][2] 0x84EC %U32 #Unsigned
bbox[141][3] 0x84EE %U32 #Unsigned
bbox[142][0] 0x84F0 %U32 #Unsigned
bbox[142][1] 0x84F2 %U32 #Unsigned
bbox[142][2] 0x84F4 %U32 #Unsigned
bbox[142][3] 0x84F6 %U32 #Unsigned
bbox[143][0] 0x84F8 %U32 #Unsigned
bbox[143][1] 0x84FA %U32 #Unsigned
bbox[143][2] 0x84FC %U32 #Unsigned
bbox[143][3] 0x84FE %U32 #Unsigned
bbox[144][0] 0x8500 %U32 #Unsigned
bbox[144][1] 0x8502 %U32 #Unsigned
bbox[144][2] 0x8504 %U32 #Unsigned
bbox[144][3] 0x8506 %U32 #Unsigned
bbox[145][0] 0x8508 %U32 #Unsigned
bbox[145][1] 0x850A %U32 #Unsigned
bbox[145][2] 0x850C %U32 #Unsigned
bbox[145][3] 0x850E %U32 #Unsigned
bbox[146][0] 0x8510 %U32 #Unsigned
bbox[146][1] 0x8512 %U32 #Unsigned
bbox[146][2] 0x8514 %U32 #Unsigned
bbox[146][3] 0x8516 %U32 #Unsigned
bbox[147][0] 0x8518 %U32 #Unsigned
bbox[147][1] 0x851A %U32 #Unsigned
bbox[147][2] 0x851C %U32 #Unsigned
bbox[147][3] 0x851E %U32 #Unsigned
bbox[148][0] 0x8520 %U32 #Unsigned
bbox[148][1] 0x8522 %U32 #Unsigned
bbox[148][2] 0x8524 %U32 #Unsigned
bbox[148][3] 0x8526 %U32 #Unsigned
bbox[149][0] 0x8528 %U32 #Unsigned
bbox[149][1] 0x852A %U32 #Unsigned
bbox[149][2] 0x852C %U32 #Unsigned
bbox[149][3] 0x852E %U32 #Unsigned
bbox[15][0] 0x80F8 %U32 #Unsigned
bbox[15][1] 0x80FA %U32 #Unsigned
bbox[15][2] 0x80FC %U32 #Unsigned
bbox[15][3] 0x80FE %U32 #Unsigned
bbox[150][0] 0x8530 %U32 #Unsigned
bbox[150][1] 0x8532 %U32 #Unsigned
bbox[150][2] 0x8534 %U32 #Unsigned
bbox[150][3] 0x8536 %U32 #Unsigned
bbox[151][0] 0x8538 %U32 #Unsigned
bbox[151][1] 0x853A %U32 #Unsigned
bbox[151][2] 0x853C %U32 #Unsigned
bbox[151][3] 0x853E %U32 #Unsigned
bbox[152][0] 0x8540 %U32 #Unsigned
bbox[152][1] 0x8542 %U32 #Unsigned
bbox[152][2] 0x8544 %U32 #Unsigned
bbox[152][3] 0x8546 %U32 #Unsigned
bbox[153][0] 0x8548 %U32 #Unsigned
bbox[153][1] 0x854A %U32 #Unsigned
bbox[153][2] 0x854C %U32 #Unsigned
bbox[153][3] 0x854E %U32 #Unsigned
bbox[154][0] 0x8550 %U32 #Unsigned
bbox[154][1] 0x8552 %U32 #Unsigned
bbox[154][2] 0x8554 %U32 #Unsigned
bbox[154][3] 0x8556 %U32 #Unsigned
bbox[155][0] 0x8558 %U32 #Unsigned
bbox[155][1] 0x855A %U32 #Unsigned
bbox[155][2] 0x855C %U32 #Unsigned
bbox[155][3] 0x855E %U32 #Unsigned
bbox[156][0] 0x8560 %U32 #Unsigned
bbox[156][1] 0x8562 %U32 #Unsigned
bbox[156][2] 0x8564 %U32 #Unsigned
bbox[156][3] 0x8566 %U32 #Unsigned
bbox[157][0] 0x8568 %U32 #Unsigned
bbox[157][1] 0x856A %U32 #Unsigned
bbox[157][2] 0x856C %U32 #Unsigned
bbox[157][3] 0x856E %U32 #Unsigned
bbox[158][0] 0x8570 %U32 #Unsigned
bbox[158][1] 0x8572 %U32 #Unsigned
bbox[158][2] 0x8574 %U32 #Unsigned
bbox[158][3] 0x8576 %U32 #Unsigned
bbox[159][0] 0x8578 %U32 #Unsigned
bbox[159][1] 0x857A %U32 #Unsigned
bbox[159][2] 0x857C %U32 #Unsigned
bbox[159][3] 0x857E %U32 #Unsigned
bbox[16][0] 0x8100 %U32 #Unsigned
bbox[16][1] 0x8102 %U32 #Unsigned
bbox[16][2] 0x8104 %U32 #Unsigned
bbox[16][3] 0x8106 %U32 #Unsigned
bbox[160][0] 0x8580 %U32 #Unsigned
bbox[160][1] 0x8582 %U32 #Unsigned
bbox[160][2] 0x8584 %U32 #Unsigned
bbox[160][3] 0x8586 %U32 #Unsigned
bbox[161][0] 0x8588 %U32 #Unsigned
bbox[161][1] 0x858A %U32 #Unsigned
bbox[161][2] 0x858C %U32 #Unsigned
bbox[161][3] 0x858E %U32 #Unsigned
bbox[162][0] 0x8590 %U32 #Unsigned
bbox[162][1] 0x8592 %U32 #Unsigned
bbox[162][2] 0x8594 %U32 #Unsigned
bbox[162][3] 0x8596 %U32 #Unsigned
bbox[163][0] 0x8598 %U32 #Unsigned
bbox[163][1] 0x859A %U32 #Unsigned
bbox[163][2] 0x859C %U32 #Unsigned
bbox[163][3] 0x859E %U32 #Unsigned
bbox[164][0] 0x85A0 %U32 #Unsigned
bbox[164][1] 0x85A2 %U32 #Unsigned
bbox[164][2] 0x85A4 %U32 #Unsigned
bbox[164][3] 0x85A6 %U32 #Unsigned
bbox[165][0] 0x85A8 %U32 #Unsigned
bbox[165][1] 0x85AA %U32 #Unsigned
bbox[165][2] 0x85AC %U32 #Unsigned
bbox[165][3] 0x85AE %U32 #Unsigned
bbox[166][0] 0x85B0 %U32 #Unsigned
bbox[166][1] 0x85B2 %U32 #Unsigned
bbox[166][2] 0x85B4 %U32 #Unsigned
bbox[166][3] 0x85B6 %U32 #Unsigned
bbox[167][0] 0x85B8 %U32 #Unsigned
bbox[167][1] 0x85BA %U32 #Unsigned
bbox[167][2] 0x85BC %U32 #Unsigned
bbox[167][3] 0x85BE %U32 #Unsigned
bbox[168][0] 0x85C0 %U32 #Unsigned
bbox[168][1] 0x85C2 %U32 #Unsigned
bbox[168][2] 0x85C4 %U32 #Unsigned
bbox[168][3] 0x85C6 %U32 #Unsigned
bbox[169][0] 0x85C8 %U32 #Unsigned
bbox[169][1] 0x85CA %U32 #Unsigned
bbox[169][2] 0x85CC %U32 #Unsigned
bbox[169][3] 0x85CE %U32 #Unsigned
bbox[17][0] 0x8108 %U32 #Unsigned
bbox[17][1] 0x810A %U32 #Unsigned
bbox[17][2] 0x810C %U32 #Unsigned
bbox[17][3] 0x810E %U32 #Unsigned
bbox[170][0] 0x85D0 %U32 #Unsigned
bbox[170][1] 0x85D2 %U32 #Unsigned
bbox[170][2] 0x85D4 %U32 #Unsigned
bbox[170][3] 0x85D6 %U32 #Unsigned
bbox[171][0] 0x85D8 %U32 #Unsigned
bbox[171][1] 0x85DA %U32 #Unsigned
bbox[171][2] 0x85DC %U32 #Unsigned
bbox[171][3] 0x85DE %U32 #Unsigned
bbox[172][0] 0x85E0 %U32 #Unsigned
bbox[172][1] 0x85E2 %U32 #Unsigned
bbox[172][2] 0x85E4 %U32 #Unsigned
bbox[172][3] 0x85E6 %U32 #Unsigned
bbox[173][0] 0x85E8 %U32 #Unsigned
bbox[173][1] 0x85EA %U32 #Unsigned
bbox[173][2] 0x85EC %U32 #Unsigned
bbox[173][3] 0x85EE %U32 #Unsigned
bbox[174][0] 0x85F0 %U32 #Unsigned
bbox[174][1] 0x85F2 %U32 #Unsigned
bbox[174][2] 0x85F4 %U32 #Unsigned
bbox[174][3] 0x85F6 %U32 #Unsigned
bbox[175][0] 0x85F8 %U32 #Unsigned
bbox[175][1] 0x85FA %U32 #Unsigned
bbox[175][2] 0x85FC %U32 #Unsigned
bbox[175][3] 0x85FE %U32 #Unsigned
bbox[176][0] 0x8600 %U32 #Unsigned
bbox[176][1] 0x8602 %U32 #Unsigned
bbox[176][2] 0x8604 %U32 #Unsigned
bbox[176][3] 0x8606 %U32 #Unsigned
bbox[177][0] 0x8608 %U32 #Unsigned
bbox[177][1] 0x860A %U32 #Unsigned
bbox[177][2] 0x860C %U32 #Unsigned
bbox[177][3] 0x860E %U32 #Unsigned
bbox[178][0] 0x8610 %U32 #Unsigned
bbox[178][1] 0x8612 %U32 #Unsigned
bbox[178][2] 0x8614 %U32 #Unsigned
bbox[178][3] 0x8616 %U32 #Unsigned
bbox[179][0] 0x8618 %U32 #Unsigned
bbox[179][1] 0x861A %U32 #Unsigned
bbox[179][2] 0x861C %U32 #Unsigned
bbox[179][3] 0x861E %U32 #Unsigned
bbox[18][0] 0x8110 %U32 #Unsigned
bbox[18][1] 0x8112 %U32 #Unsigned
bbox[18][2] 0x8114 %U32 #Unsigned
bbox[18][3] 0x8116 %U32 #Unsigned
bbox[180][0] 0x8620 %U32 #Unsigned
bbox[180][1] 0x8622 %U32 #Unsigned
bbox[180][2] 0x8624 %U32 #Unsigned
bbox[180][3] 0x8626 %U32 #Unsigned
bbox[181][0] 0x8628 %U32 #Unsigned
bbox[181][1] 0x862A %U32 #Unsigned
bbox[181][2] 0x862C %U32 #Unsigned
bbox[181][3] 0x862E %U32 #Unsigned
bbox[182][0] 0x8630 %U32 #Unsigned
bbox[182][1] 0x8632 %U32 #Unsigned
bbox[182][2] 0x8634 %U32 #Unsigned
bbox[182][3] 0x8636 %U32 #Unsigned
bbox[183][0] 0x8638 %U32 #Unsigned
bbox[183][1] 0x863A %U32 #Unsigned
bbox[183][2] 0x863C %U32 #Unsigned
bbox[183][3] 0x863E %U32 #Unsigned
bbox[184][0] 0x8640 %U32 #Unsigned
bbox[184][1] 0x8642 %U32 #Unsigned
bbox[184][2] 0x8644 %U32 #Unsigned
bbox[184][3] 0x8646 %U32 #Unsigned
bbox[185][0] 0x8648 %U32 #Unsigned
bbox[185][1] 0x864A %U32 #Unsigned
bbox[185][2] 0x864C %U32 #Unsigned
bbox[185][3] 0x864E %U32 #Unsigned
bbox[186][0] 0x8650 %U32 #Unsigned
bbox[186][1] 0x8652 %U32 #Unsigned
bbox[186][2] 0x8654 %U32 #Unsigned
bbox[186][3] 0x8656 %U32 #Unsigned
bbox[187][0] 0x8658 %U32 #Unsigned
bbox[187][1] 0x865A %U32 #Unsigned
bbox[187][2] 0x865C %U32 #Unsigned
bbox[187][3] 0x865E %U32 #Unsigned
bbox[188][0] 0x8660 %U32 #Unsigned
bbox[188][1] 0x8662 %U32 #Unsigned
bbox[188][2] 0x8664 %U32 #Unsigned
bbox[188][3] 0x8666 %U32 #Unsigned
bbox[189][0] 0x8668 %U32 #Unsigned
bbox[189][1] 0x866A %U32 #Unsigned
bbox[189][2] 0x866C %U32 #Unsigned
bbox[189][3] 0x866E %U32 #Unsigned
bbox[19][0] 0x8118 %U32 #Unsigned
bbox[19][1] 0x811A %U32 #Unsigned
bbox[19][2] 0x811C %U32 #Unsigned
bbox[19][3] 0x811E %U32 #Unsigned
bbox[190][0] 0x8670 %U32 #Unsigned
bbox[190][1] 0x8672 %U32 #Unsigned
bbox[190][2] 0x8674 %U32 #Unsigned
bbox[190][3] 0x8676 %U32 #Unsigned
bbox[191][0] 0x8678 %U32 #Unsigned
bbox[191][1] 0x867A %U32 #Unsigned
bbox[191][2] 0x867C %U32 #Unsigned
bbox[191][3] 0x867E %U32 #Unsigned
bbox[192][0] 0x8680 %U32 #Unsigned
bbox[192][1] 0x8682 %U32 #Unsigned
bbox[192][2] 0x8684 %U32 #Unsigned
bbox[192][3] 0x8686 %U32 #Unsigned
bbox[193][0] 0x8688 %U32 #Unsigned
bbox[193][1] 0x868A %U32 #Unsigned
bbox[193][2] 0x868C %U32 #Unsigned
bbox[193][3] 0x868E %U32 #Unsigned
bbox[194][0] 0x8690 %U32 #Unsigned
bbox[194][1] 0x8692 %U32 #Unsigned
bbox[194][2] 0x8694 %U32 #Unsigned
bbox[194][3] 0x8696 %U32 #Unsigned
bbox[195][0] 0x8698 %U32 #Unsigned
bbox[195][1] 0x869A %U32 #Unsigned
bbox[195][2] 0x869C %U32 #Unsigned
bbox[195][3] 0x869E %U32 #Unsigned
bbox[196][0] 0x86A0 %U32 #Unsigned
bbox[196][1] 0x86A2 %U32 #Unsigned
bbox[196][2] 0x86A4 %U32 #Unsigned
bbox[196][3] 0x86A6 %U32 #Unsigned
bbox[197][0] 0x86A8 %U32 #Unsigned
bbox[197][1] 0x86AA %U32 #Unsigned
bbox[197][2] 0x86AC %U32 #Unsigned
bbox[197][3] 0x86AE %U32 #Unsigned
bbox[198][0] 0x86B0 %U32 #Unsigned
bbox[198][1] 0x86B2 %U32 #Unsigned
bbox[198][2] 0x86B4 %U32 #Unsigned
bbox[198][3] 0x86B6 %U32 #Unsigned
bbox[199][0] 0x86B8 %U32 #Unsigned
bbox[199][1] 0x86BA %U32 #Unsigned
bbox[199][2] 0x86BC %U32 #Unsigned
bbox[199][3] 0x86BE %U32 #Unsigned
bbox[2][0] 0x8090 %U32 #Unsigned
bbox[2][1] 0x8092 %U32 #Unsigned
bbox[2][2] 0x8094 %U32 #Unsigned
bbox[2][3] 0x8096 %U32 #Unsigned
bbox[20][0] 0x8120 %U32 #Unsigned
bbox[20][1] 0x8122 %U32 #Unsigned
bbox[20][2] 0x8124 %U32 #Unsigned
bbox[20][3] 0x8126 %U32 #Unsigned
bbox[200][0] 0x86C0 %U32 #Unsigned
bbox[200][1] 0x86C2 %U32 #Unsigned
bbox[200][2] 0x86C4 %U32 #Unsigned
bbox[200][3] 0x86C6 %U32 #Unsigned
bbox[201][0] 0x86C8 %U32 #Unsigned
bbox[201][1] 0x86CA %U32 #Unsigned
bbox[201][2] 0x86CC %U32 #Unsigned
bbox[201][3] 0x86CE %U32 #Unsigned
bbox[202][0] 0x86D0 %U32 #Unsigned
bbox[202][1] 0x86D2 %U32 #Unsigned
bbox[202][2] 0x86D4 %U32 #Unsigned
bbox[202][3] 0x86D6 %U32 #Unsigned
bbox[203][0] 0x86D8 %U32 #Unsigned
bbox[203][1] 0x86DA %U32 #Unsigned
bbox[203][2] 0x86DC %U32 #Unsigned
bbox[203][3] 0x86DE %U32 #Unsigned
bbox[204][0] 0x86E0 %U32 #Unsigned
bbox[204][1] 0x86E2 %U32 #Unsigned
bbox[204][2] 0x86E4 %U32 #Unsigned
bbox[204][3] 0x86E6 %U32 #Unsigned
bbox[205][0] 0x86E8 %U32 #Unsigned
bbox[205][1] 0x86EA %U32 #Unsigned
bbox[205][2] 0x86EC %U32 #Unsigned
bbox[205][3] 0x86EE %U32 #Unsigned
bbox[206][0] 0x86F0 %U32 #Unsigned
bbox[206][1] 0x86F2 %U32 #Unsigned
bbox[206][2] 0x86F4 %U32 #Unsigned
bbox[206][3] 0x86F6 %U32 #Unsigned
bbox[207][0] 0x86F8 %U32 #Unsigned
bbox[207][1] 0x86FA %U32 #Unsigned
bbox[207][2] 0x86FC %U32 #Unsigned
bbox[207][3] 0x86FE %U32 #Unsigned
bbox[208][0] 0x8700 %U32 #Unsigned
bbox[208][1] 0x8702 %U32 #Unsigned
bbox[208][2] 0x8704 %U32 #Unsigned
bbox[208][3] 0x8706 %U32 #Unsigned
bbox[209][0] 0x8708 %U32 #Unsigned
bbox[209][1] 0x870A %U32 #Unsigned
bbox[209][2] 0x870C %U32 #Unsigned
bbox[209][3] 0x870E %U32 #Unsigned
bbox[21][0] 0x8128 %U32 #Unsigned
bbox[21][1] 0x812A %U32 #Unsigned
bbox[21][2] 0x812C %U32 #Unsigned
bbox[21][3] 0x812E %U32 #Unsigned
bbox[210][0] 0x8710 %U32 #Unsigned
bbox[210][1] 0x8712 %U32 #Unsigned
bbox[210][2] 0x8714 %U32 #Unsigned
bbox[210][3] 0x8716 %U32 #Unsigned
bbox[211][0] 0x8718 %U32 #Unsigned
bbox[211][1] 0x871A %U32 #Unsigned
bbox[211][2] 0x871C %U32 #Unsigned
bbox[211][3] 0x871E %U32 #Unsigned
bbox[212][0] 0x8720 %U32 #Unsigned
bbox[212][1] 0x8722 %U32 #Unsigned
bbox[212][2] 0x8724 %U32 #Unsigned
bbox[212][3] 0x8726 %U32 #Unsigned
bbox[213][0] 0x8728 %U32 #Unsigned
bbox[213][1] 0x872A %U32 #Unsigned
bbox[213][2] 0x872C %U32 #Unsigned
bbox[213][3] 0x872E %U32 #Unsigned
bbox[214][0] 0x8730 %U32 #Unsigned
bbox[214][1] 0x8732 %U32 #Unsigned
bbox[214][2] 0x8734 %U32 #Unsigned
bbox[214][3] 0x8736 %U32 #Unsigned
bbox[215][0] 0x8738 %U32 #Unsigned
bbox[215][1] 0x873A %U32 #Unsigned
bbox[215][2] 0x873C %U32 #Unsigned
bbox[215][3] 0x873E %U32 #Unsigned
bbox[216][0] 0x8740 %U32 #Unsigned
bbox[216][1] 0x8742 %U32 #Unsigned
bbox[216][2] 0x8744 %U32 #Unsigned
bbox[216][3] 0x8746 %U32 #Unsigned
bbox[217][0] 0x8748 %U32 #Unsigned
bbox[217][1] 0x874A %U32 #Unsigned
bbox[217][2] 0x874C %U32 #Unsigned
bbox[217][3] 0x874E %U32 #Unsigned
bbox[218][0] 0x8750 %U32 #Unsigned
bbox[218][1] 0x8752 %U32 #Unsigned
bbox[218][2] 0x8754 %U32 #Unsigned
bbox[218][3] 0x8756 %U32 #Unsigned
bbox[219][0] 0x8758 %U32 #Unsigned
bbox[219][1] 0x875A %U32 #Unsigned
bbox[219][2] 0x875C %U32 #Unsigned
bbox[219][3] 0x875E %U32 #Unsigned
bbox[22][0] 0x8130 %U32 #Unsigned
bbox[22][1] 0x8132 %U32 #Unsigned
bbox[22][2] 0x8134 %U32 #Unsigned
bbox[22][3] 0x8136 %U32 #Unsigned
bbox[220][0] 0x8760 %U32 #Unsigned
bbox[220][1] 0x8762 %U32 #Unsigned
bbox[220][2] 0x8764 %U32 #Unsigned
bbox[220][3] 0x8766 %U32 #Unsigned
bbox[221][0] 0x8768 %U32 #Unsigned
bbox[221][1] 0x876A %U32 #Unsigned
bbox[221][2] 0x876C %U32 #Unsigned
bbox[221][3] 0x876E %U32 #Unsigned
bbox[222][0] 0x8770 %U32 #Unsigned
bbox[222][1] 0x8772 %U32 #Unsigned
bbox[222][2] 0x8774 %U32 #Unsigned
bbox[222][3] 0x8776 %U32 #Unsigned
bbox[223][0] 0x8778 %U32 #Unsigned
bbox[223][1] 0x877A %U32 #Unsigned
bbox[223][2] 0x877C %U32 #Unsigned
bbox[223][3] 0x877E %U32 #Unsigned
bbox[224][0] 0x8780 %U32 #Unsigned
bbox[224][1] 0x8782 %U32 #Unsigned
bbox[224][2] 0x8784 %U32 #Unsigned
bbox[224][3] 0x8786 %U32 #Unsigned
bbox[225][0] 0x8788 %U32 #Unsigned
bbox[225][1] 0x878A %U32 #Unsigned
bbox[225][2] 0x878C %U32 #Unsigned
bbox[225][3] 0x878E %U32 #Unsigned
bbox[226][0] 0x8790 %U32 #Unsigned
bbox[226][1] 0x8792 %U32 #Unsigned
bbox[226][2] 0x8794 %U32 #Unsigned
bbox[226][3] 0x8796 %U32 #Unsigned
bbox[227][0] 0x8798 %U32 #Unsigned
bbox[227][1] 0x879A %U32 #Unsigned
bbox[227][2] 0x879C %U32 #Unsigned
bbox[227][3] 0x879E %U32 #Unsigned
bbox[228][0] 0x87A0 %U32 #Unsigned
bbox[228][1] 0x87A2 %U32 #Unsigned
bbox[228][2] 0x87A4 %U32 #Unsigned
bbox[228][3] 0x87A6 %U32 #Unsigned
bbox[229][0] 0x87A8 %U32 #Unsigned
bbox[229][1] 0x87AA %U32 #Unsigned
bbox[229][2] 0x87AC %U32 #Unsigned
bbox[229][3] 0x87AE %U32 #Unsigned
bbox[23][0] 0x8138 %U32 #Unsigned
bbox[23][1] 0x813A %U32 #Unsigned
bbox[23][2] 0x813C %U32 #Unsigned
bbox[23][3] 0x813E %U32 #Unsigned
bbox[230][0] 0x87B0 %U32 #Unsigned
bbox[230][1] 0x87B2 %U32 #Unsigned
bbox[230][2] 0x87B4 %U32 #Unsigned
bbox[230][3] 0x87B6 %U32 #Unsigned
bbox[231][0] 0x87B8 %U32 #Unsigned
bbox[231][1] 0x87BA %U32 #Unsigned
bbox[231][2] 0x87BC %U32 #Unsigned
bbox[231][3] 0x87BE %U32 #Unsigned
bbox[232][0] 0x87C0 %U32 #Unsigned
bbox[232][1] 0x87C2 %U32 #Unsigned
bbox[232][2] 0x87C4 %U32 #Unsigned
bbox[232][3] 0x87C6 %U32 #Unsigned
bbox[233][0] 0x87C8 %U32 #Unsigned
bbox[233][1] 0x87CA %U32 #Unsigned
bbox[233][2] 0x87CC %U32 #Unsigned
bbox[233][3] 0x87CE %U32 #Unsigned
bbox[234][0] 0x87D0 %U32 #Unsigned
bbox[234][1] 0x87D2 %U32 #Unsigned
bbox[234][2] 0x87D4 %U32 #Unsigned
bbox[234][3] 0x87D6 %U32 #Unsigned
bbox[235][0] 0x87D8 %U32 #Unsigned
bbox[235][1] 0x87DA %U32 #Unsigned
bbox[235][2] 0x87DC %U32 #Unsigned
bbox[235][3] 0x87DE %U32 #Unsigned
bbox[236][0] 0x87E0 %U32 #Unsigned
bbox[236][1] 0x87E2 %U32 #Unsigned
bbox[236][2] 0x87E4 %U32 #Unsigned
bbox[236][3] 0x87E6 %U32 #Unsigned
bbox[237][0] 0x87E8 %U32 #Unsigned
bbox[237][1] 0x87EA %U32 #Unsigned
bbox[237][2] 0x87EC %U32 #Unsigned
bbox[237][3] 0x87EE %U32 #Unsigned
bbox[238][0] 0x87F0 %U32 #Unsigned
bbox[238][1] 0x87F2 %U32 #Unsigned
bbox[238][2] 0x87F4 %U32 #Unsigned
bbox[238][3] 0x87F6 %U32 #Unsigned
bbox[239][0] 0x87F8 %U32 #Unsigned
bbox[239][1] 0x87FA %U32 #Unsigned
bbox[239][2] 0x87FC %U32 #Unsigned
bbox[239][3] 0x87FE %U32 #Unsigned
bbox[24][0] 0x8140 %U32 #Unsigned
bbox[24][1] 0x8142 %U32 #Unsigned
bbox[24][2] 0x8144 %U32 #Unsigned
bbox[24][3] 0x8146 %U32 #Unsigned
bbox[240][0] 0x8800 %U32 #Unsigned
bbox[240][1] 0x8802 %U32 #Unsigned
bbox[240][2] 0x8804 %U32 #Unsigned
bbox[240][3] 0x8806 %U32 #Unsigned
bbox[241][0] 0x8808 %U32 #Unsigned
bbox[241][1] 0x880A %U32 #Unsigned
bbox[241][2] 0x880C %U32 #Unsigned
bbox[241][3] 0x880E %U32 #Unsigned
bbox[242][0] 0x8810 %U32 #Unsigned
bbox[242][1] 0x8812 %U32 #Unsigned
bbox[242][2] 0x8814 %U32 #Unsigned
bbox[242][3] 0x8816 %U32 #Unsigned
bbox[243][0] 0x8818 %U32 #Unsigned
bbox[243][1] 0x881A %U32 #Unsigned
bbox[243][2] 0x881C %U32 #Unsigned
bbox[243][3] 0x881E %U32 #Unsigned
bbox[244][0] 0x8820 %U32 #Unsigned
bbox[244][1] 0x8822 %U32 #Unsigned
bbox[244][2] 0x8824 %U32 #Unsigned
bbox[244][3] 0x8826 %U32 #Unsigned
bbox[245][0] 0x8828 %U32 #Unsigned
bbox[245][1] 0x882A %U32 #Unsigned
bbox[245][2] 0x882C %U32 #Unsigned
bbox[245][3] 0x882E %U32 #Unsigned
bbox[246][0] 0x8830 %U32 #Unsigned
bbox[246][1] 0x8832 %U32 #Unsigned
bbox[246][2] 0x8834 %U32 #Unsigned
bbox[246][3] 0x8836 %U32 #Unsigned
bbox[247][0] 0x8838 %U32 #Unsigned
bbox[247][1] 0x883A %U32 #Unsigned
bbox[247][2] 0x883C %U32 #Unsigned
bbox[247][3] 0x883E %U32 #Unsigned
bbox[248][0] 0x8840 %U32 #Unsigned
bbox[248][1] 0x8842 %U32 #Unsigned
bbox[248][2] 0x8844 %U32 #Unsigned
bbox[248][3] 0x8846 %U32 #Unsigned
bbox[249][0] 0x8848 %U32 #Unsigned
bbox[249][1] 0x884A %U32 #Unsigned
bbox[249][2] 0x884C %U32 #Unsigned
bbox[249][3] 0x884E %U32 #Unsigned
bbox[25][0] 0x8148 %U32 #Unsigned
bbox[25][1] 0x814A %U32 #Unsigned
bbox[25][2] 0x814C %U32 #Unsigned
bbox[25][3] 0x814E %U32 #Unsigned
bbox[250][0] 0x8850 %U32 #Unsigned
bbox[250][1] 0x8852 %U32 #Unsigned
bbox[250][2] 0x8854 %U32 #Unsigned
bbox[250][3] 0x8856 %U32 #Unsigned
bbox[251][0] 0x8858 %U32 #Unsigned
bbox[251][1] 0x885A %U32 #Unsigned
bbox[251][2] 0x885C %U32 #Unsigned
bbox[251][3] 0x885E %U32 #Unsigned
bbox[252][0] 0x8860 %U32 #Unsigned
bbox[252][1] 0x8862 %U32 #Unsigned
bbox[252][2] 0x8864 %U32 #Unsigned
bbox[252][3] 0x8866 %U32 #Unsigned
bbox[253][0] 0x8868 %U32 #Unsigned
bbox[253][1] 0x886A %U32 #Unsigned
bbox[253][2] 0x886C %U32 #Unsigned
bbox[253][3] 0x886E %U32 #Unsigned
bbox[254][0] 0x8870 %U32 #Unsigned
bbox[254][1] 0x8872 %U32 #Unsigned
bbox[254][2] 0x8874 %U32 #Unsigned
bbox[254][3] 0x8876 %U32 #Unsigned
bbox[255][0] 0x8878 %U32 #Unsigned
bbox[255][1] 0x887A %U32 #Unsigned
bbox[255][2] 0x887C %U32 #Unsigned
bbox[255][3] 0x887E %U32 #Unsigned
bbox[26][0] 0x8150 %U32 #Unsigned
bbox[26][1] 0x8152 %U32 #Unsigned
bbox[26][2] 0x8154 %U32 #Unsigned
bbox[26][3] 0x8156 %U32 #Unsigned
bbox[27][0] 0x8158 %U32 #Unsigned
bbox[27][1] 0x815A %U32 #Unsigned
bbox[27][2] 0x815C %U32 #Unsigned
bbox[27][3] 0x815E %U32 #Unsigned
bbox[28][0] 0x8160 %U32 #Unsigned
bbox[28][1] 0x8162 %U32 #Unsigned
bbox[28][2] 0x8164 %U32 #Unsigned
bbox[28][3] 0x8166 %U32 #Unsigned
bbox[29][0] 0x8168 %U32 #Unsigned
bbox[29][1] 0x816A %U32 #Unsigned
bbox[29][2] 0x816C %U32 #Unsigned
bbox[29][3] 0x816E %U32 #Unsigned
bbox[3][0] 0x8098 %U32 #Unsigned
bbox[3][1] 0x809A %U32 #Unsigned
bbox[3][2] 0x809C %U32 #Unsigned
bbox[3][3] 0x809E %U32 #Unsigned
bbox[30][0] 0x8170 %U32 #Unsigned
bbox[30][1] 0x8172 %U32 #Unsigned
bbox[30][2] 0x8174 %U32 #Unsigned
bbox[30][3] 0x8176 %U32 #Unsigned
bbox[31][0] 0x8178 %U32 #Unsigned
bbox[31][1] 0x817A %U32 #Unsigned
bbox[31][2] 0x817C %U32 #Unsigned
bbox[31][3] 0x817E %U32 #Unsigned
bbox[32][0] 0x8180 %U32 #Unsigned
bbox[32][1] 0x8182 %U32 #Unsigned
bbox[32][2] 0x8184 %U32 #Unsigned
bbox[32][3] 0x8186 %U32 #Unsigned
bbox[33][0] 0x8188 %U32 #Unsigned
bbox[33][1] 0x818A %U32 #Unsigned
bbox[33][2] 0x818C %U32 #Unsigned
bbox[33][3] 0x818E %U32 #Unsigned
bbox[34][0] 0x8190 %U32 #Unsigned
bbox[34][1] 0x8192 %U32 #Unsigned
bbox[34][2] 0x8194 %U32 #Unsigned
bbox[34][3] 0x8196 %U32 #Unsigned
bbox[35][0] 0x8198 %U32 #Unsigned
bbox[35][1] 0x819A %U32 #Unsigned
bbox[35][2] 0x819C %U32 #Unsigned
bbox[35][3] 0x819E %U32 #Unsigned
bbox[36][0] 0x81A0 %U32 #Unsigned
bbox[36][1] 0x81A2 %U32 #Unsigned
bbox[36][2] 0x81A4 %U32 #Unsigned
bbox[36][3] 0x81A6 %U32 #Unsigned
bbox[37][0] 0x81A8 %U32 #Unsigned
bbox[37][1] 0x81AA %U32 #Unsigned
bbox[37][2] 0x81AC %U32 #Unsigned
bbox[37][3] 0x81AE %U32 #Unsigned
bbox[38][0] 0x81B0 %U32 #Unsigned
bbox[38][1] 0x81B2 %U32 #Unsigned
bbox[38][2] 0x81B4 %U32 #Unsigned
bbox[38][3] 0x81B6 %U32 #Unsigned
bbox[39][0] 0x81B8 %U32 #Unsigned
bbox[39][1] 0x81BA %U32 #Unsigned
bbox[39][2] 0x81BC %U32 #Unsigned
bbox[39][3] 0x81BE %U32 #Unsigned
bbox[4][0] 0x80A0 %U32 #Unsigned
bbox[4][1] 0x80A2 %U32 #Unsigned
bbox[4][2] 0x80A4 %U32 #Unsigned
bbox[4][3] 0x80A6 %U32 #Unsigned
bbox[40][0] 0x81C0 %U32 #Unsigned
bbox[40][1] 0x81C2 %U32 #Unsigned
bbox[40][2] 0x81C4 %U32 #Unsigned
bbox[40][3] 0x81C6 %U32 #Unsigned
bbox[41][0] 0x81C8 %U32 #Unsigned
bbox[41][1] 0x81CA %U32 #Unsigned
bbox[41][2] 0x81CC %U32 #Unsigned
bbox[41][3] 0x81CE %U32 #Unsigned
bbox[42][0] 0x81D0 %U32 #Unsigned
bbox[42][1] 0x81D2 %U32 #Unsigned
bbox[42][2] 0x81D4 %U32 #Unsigned
bbox[42][3] 0x81D6 %U32 #Unsigned
bbox[43][0] 0x81D8 %U32 #Unsigned
bbox[43][1] 0x81DA %U32 #Unsigned
bbox[43][2] 0x81DC %U32 #Unsigned
bbox[43][3] 0x81DE %U32 #Unsigned
bbox[44][0] 0x81E0 %U32 #Unsigned
bbox[44][1] 0x81E2 %U32 #Unsigned
bbox[44][2] 0x81E4 %U32 #Unsigned
bbox[44][3] 0x81E6 %U32 #Unsigned
bbox[45][0] 0x81E8 %U32 #Unsigned
bbox[45][1] 0x81EA %U32 #Unsigned
bbox[45][2] 0x81EC %U32 #Unsigned
bbox[45][3] 0x81EE %U32 #Unsigned
bbox[46][0] 0x81F0 %U32 #Unsigned
bbox[46][1] 0x81F2 %U32 #Unsigned
bbox[46][2] 0x81F4 %U32 #Unsigned
bbox[46][3] 0x81F6 %U32 #Unsigned
bbox[47][0] 0x81F8 %U32 #Unsigned
bbox[47][1] 0x81FA %U32 #Unsigned
bbox[47][2] 0x81FC %U32 #Unsigned
bbox[47][3] 0x81FE %U32 #Unsigned
bbox[48][0] 0x8200 %U32 #Unsigned
bbox[48][1] 0x8202 %U32 #Unsigned
bbox[48][2] 0x8204 %U32 #Unsigned
bbox[48][3] 0x8206 %U32 #Unsigned
bbox[49][0] 0x8208 %U32 #Unsigned
bbox[49][1] 0x820A %U32 #Unsigned
bbox[49][2] 0x820C %U32 #Unsigned
bbox[49][3] 0x820E %U32 #Unsigned
bbox[5][0] 0x80A8 %U32 #Unsigned
bbox[5][1] 0x80AA %U32 #Unsigned
bbox[5][2] 0x80AC %U32 #Unsigned
bbox[5][3] 0x80AE %U32 #Unsigned
bbox[50][0] 0x8210 %U32 #Unsigned
bbox[50][1] 0x8212 %U32 #Unsigned
bbox[50][2] 0x8214 %U32 #Unsigned
bbox[50][3] 0x8216 %U32 #Unsigned
bbox[51][0] 0x8218 %U32 #Unsigned
bbox[51][1] 0x821A %U32 #Unsigned
bbox[51][2] 0x821C %U32 #Unsigned
bbox[51][3] 0x821E %U32 #Unsigned
bbox[52][0] 0x8220 %U32 #Unsigned
bbox[52][1] 0x8222 %U32 #Unsigned
bbox[52][2] 0x8224 %U32 #Unsigned
bbox[52][3] 0x8226 %U32 #Unsigned
bbox[53][0] 0x8228 %U32 #Unsigned
bbox[53][1] 0x822A %U32 #Unsigned
bbox[53][2] 0x822C %U32 #Unsigned
bbox[53][3] 0x822E %U32 #Unsigned
bbox[54][0] 0x8230 %U32 #Unsigned
bbox[54][1] 0x8232 %U32 #Unsigned
bbox[54][2] 0x8234 %U32 #Unsigned
bbox[54][3] 0x8236 %U32 #Unsigned
bbox[55][0] 0x8238 %U32 #Unsigned
bbox[55][1] 0x823A %U32 #Unsigned
bbox[55][2] 0x823C %U32 #Unsigned
bbox[55][3] 0x823E %U32 #Unsigned
bbox[56][0] 0x8240 %U32 #Unsigned
bbox[56][1] 0x8242 %U32 #Unsigned
bbox[56][2] 0x8244 %U32 #Unsigned
bbox[56][3] 0x8246 %U32 #Unsigned
bbox[57][0] 0x8248 %U32 #Unsigned
bbox[57][1] 0x824A %U32 #Unsigned
bbox[57][2] 0x824C %U32 #Unsigned
bbox[57][3] 0x824E %U32 #Unsigned
bbox[58][0] 0x8250 %U32 #Unsigned
bbox[58][1] 0x8252 %U32 #Unsigned
bbox[58][2] 0x8254 %U32 #Unsigned
bbox[58][3] 0x8256 %U32 #Unsigned
bbox[59][0] 0x8258 %U32 #Unsigned
bbox[59][1] 0x825A %U32 #Unsigned
bbox[59][2] 0x825C %U32 #Unsigned
bbox[59][3] 0x825E %U32 #Unsigned
bbox[6][0] 0x80B0 %U32 #Unsigned
bbox[6][1] 0x80B2 %U32 #Unsigned
bbox[6][2] 0x80B4 %U32 #Unsigned
bbox[6][3] 0x80B6 %U32 #Unsigned
bbox[60][0] 0x8260 %U32 #Unsigned
bbox[60][1] 0x8262 %U32 #Unsigned
bbox[60][2] 0x8264 %U32 #Unsigned
bbox[60][3] 0x8266 %U32 #Unsigned
bbox[61][0] 0x8268 %U32 #Unsigned
bbox[61][1] 0x826A %U32 #Unsigned
bbox[61][2] 0x826C %U32 #Unsigned
bbox[61][3] 0x826E %U32 #Unsigned
bbox[62][0] 0x8270 %U32 #Unsigned
bbox[62][1] 0x8272 %U32 #Unsigned
bbox[62][2] 0x8274 %U32 #Unsigned
bbox[62][3] 0x8276 %U32 #Unsigned
bbox[63][0] 0x8278 %U32 #Unsigned
bbox[63][1] 0x827A %U32 #Unsigned
bbox[63][2] 0x827C %U32 #Unsigned
bbox[63][3] 0x827E %U32 #Unsigned
bbox[64][0] 0x8280 %U32 #Unsigned
bbox[64][1] 0x8282 %U32 #Unsigned
bbox[64][2] 0x8284 %U32 #Unsigned
bbox[64][3] 0x8286 %U32 #Unsigned
bbox[65][0] 0x8288 %U32 #Unsigned
bbox[65][1] 0x828A %U32 #Unsigned
bbox[65][2] 0x828C %U32 #Unsigned
bbox[65][3] 0x828E %U32 #Unsigned
bbox[66][0] 0x8290 %U32 #Unsigned
bbox[66][1] 0x8292 %U32 #Unsigned
bbox[66][2] 0x8294 %U32 #Unsigned
bbox[66][3] 0x8296 %U32 #Unsigned
bbox[67][0] 0x8298 %U32 #Unsigned
bbox[67][1] 0x829A %U32 #Unsigned
bbox[67][2] 0x829C %U32 #Unsigned
bbox[67][3] 0x829E %U32 #Unsigned
bbox[68][0] 0x82A0 %U32 #Unsigned
bbox[68][1] 0x82A2 %U32 #Unsigned
bbox[68][2] 0x82A4 %U32 #Unsigned
bbox[68][3] 0x82A6 %U32 #Unsigned
bbox[69][0] 0x82A8 %U32 #Unsigned
bbox[69][1] 0x82AA %U32 #Unsigned
bbox[69][2] 0x82AC %U32 #Unsigned
bbox[69][3] 0x82AE %U32 #Unsigned
bbox[7][0] 0x80B8 %U32 #Unsigned
bbox[7][1] 0x80BA %U32 #Unsigned
bbox[7][2] 0x80BC %U32 #Unsigned
bbox[7][3] 0x80BE %U32 #Unsigned
bbox[70][0] 0x82B0 %U32 #Unsigned
bbox[70][1] 0x82B2 %U32 #Unsigned
bbox[70][2] 0x82B4 %U32 #Unsigned
bbox[70][3] 0x82B6 %U32 #Unsigned
bbox[71][0] 0x82B8 %U32 #Unsigned
bbox[71][1] 0x82BA %U32 #Unsigned
bbox[71][2] 0x82BC %U32 #Unsigned
bbox[71][3] 0x82BE %U32 #Unsigned
bbox[72][0] 0x82C0 %U32 #Unsigned
bbox[72][1] 0x82C2 %U32 #Unsigned
bbox[72][2] 0x82C4 %U32 #Unsigned
bbox[72][3] 0x82C6 %U32 #Unsigned
bbox[73][0] 0x82C8 %U32 #Unsigned
bbox[73][1] 0x82CA %U32 #Unsigned
bbox[73][2] 0x82CC %U32 #Unsigned
bbox[73][3] 0x82CE %U32 #Unsigned
bbox[74][0] 0x82D0 %U32 #Unsigned
bbox[74][1] 0x82D2 %U32 #Unsigned
bbox[74][2] 0x82D4 %U32 #Unsigned
bbox[74][3] 0x82D6 %U32 #Unsigned
bbox[75][0] 0x82D8 %U32 #Unsigned
bbox[75][1] 0x82DA %U32 #Unsigned
bbox[75][2] 0x82DC %U32 #Unsigned
bbox[75][3] 0x82DE %U32 #Unsigned
bbox[76][0] 0x82E0 %U32 #Unsigned
bbox[76][1] 0x82E2 %U32 #Unsigned
bbox[76][2] 0x82E4 %U32 #Unsigned
bbox[76][3] 0x82E6 %U32 #Unsigned
bbox[77][0] 0x82E8 %U32 #Unsigned
bbox[77][1] 0x82EA %U32 #Unsigned
bbox[77][2] 0x82EC %U32 #Unsigned
bbox[77][3] 0x82EE %U32 #Unsigned
bbox[78][0] 0x82F0 %U32 #Unsigned
bbox[78][1] 0x82F2 %U32 #Unsigned
bbox[78][2] 0x82F4 %U32 #Unsigned
bbox[78][3] 0x82F6 %U32 #Unsigned
bbox[79][0] 0x82F8 %U32 #Unsigned
bbox[79][1] 0x82FA %U32 #Unsigned
bbox[79][2] 0x82FC %U32 #Unsigned
bbox[79][3] 0x82FE %U32 #Unsigned
bbox[8][0] 0x80C0 %U32 #Unsigned
bbox[8][1] 0x80C2 %U32 #Unsigned
bbox[8][2] 0x80C4 %U32 #Unsigned
bbox[8][3] 0x80C6 %U32 #Unsigned
bbox[80][0] 0x8300 %U32 #Unsigned
bbox[80][1] 0x8302 %U32 #Unsigned
bbox[80][2] 0x8304 %U32 #Unsigned
bbox[80][3] 0x8306 %U32 #Unsigned
bbox[81][0] 0x8308 %U32 #Unsigned
bbox[81][1] 0x830A %U32 #Unsigned
bbox[81][2] 0x830C %U32 #Unsigned
bbox[81][3] 0x830E %U32 #Unsigned
bbox[82][0] 0x8310 %U32 #Unsigned
bbox[82][1] 0x8312 %U32 #Unsigned
bbox[82][2] 0x8314 %U32 #Unsigned
bbox[82][3] 0x8316 %U32 #Unsigned
bbox[83][0] 0x8318 %U32 #Unsigned
bbox[83][1] 0x831A %U32 #Unsigned
bbox[83][2] 0x831C %U32 #Unsigned
bbox[83][3] 0x831E %U32 #Unsigned
bbox[84][0] 0x8320 %U32 #Unsigned
bbox[84][1] 0x8322 %U32 #Unsigned
bbox[84][2] 0x8324 %U32 #Unsigned
bbox[84][3] 0x8326 %U32 #Unsigned
bbox[85][0] 0x8328 %U32 #Unsigned
bbox[85][1] 0x832A %U32 #Unsigned
bbox[85][2] 0x832C %U32 #Unsigned
bbox[85][3] 0x832E %U32 #Unsigned
bbox[86][0] 0x8330 %U32 #Unsigned
bbox[86][1] 0x8332 %U32 #Unsigned
bbox[86][2] 0x8334 %U32 #Unsigned
bbox[86][3] 0x8336 %U32 #Unsigned
bbox[87][0] 0x8338 %U32 #Unsigned
bbox[87][1] 0x833A %U32 #Unsigned
bbox[87][2] 0x833C %U32 #Unsigned
bbox[87][3] 0x833E %U32 #Unsigned
bbox[88][0] 0x8340 %U32 #Unsigned
bbox[88][1] 0x8342 %U32 #Unsigned
bbox[88][2] 0x8344 %U32 #Unsigned
bbox[88][3] 0x8346 %U32 #Unsigned
bbox[89][0] 0x8348 %U32 #Unsigned
bbox[89][1] 0x834A %U32 #Unsigned
bbox[89][2] 0x834C %U32 #Unsigned
bbox[89][3] 0x834E %U32 #Unsigned
bbox[9][0] 0x80C8 %U32 #Unsigned
bbox[9][1] 0x80CA %U32 #Unsigned
bbox[9][2] 0x80CC %U32 #Unsigned
bbox[9][3] 0x80CE %U32 #Unsigned
bbox[90][0] 0x8350 %U32 #Unsigned
bbox[90][1] 0x8352 %U32 #Unsigned
bbox[90][2] 0x8354 %U32 #Unsigned
bbox[90][3] 0x8356 %U32 #Unsigned
bbox[91][0] 0x8358 %U32 #Unsigned
bbox[91][1] 0x835A %U32 #Unsigned
bbox[91][2] 0x835C %U32 #Unsigned
bbox[91][3] 0x835E %U32 #Unsigned
bbox[92][0] 0x8360 %U32 #Unsigned
bbox[92][1] 0x8362 %U32 #Unsigned
bbox[92][2] 0x8364 %U32 #Unsigned
bbox[92][3] 0x8366 %U32 #Unsigned
bbox[93][0] 0x8368 %U32 #Unsigned
bbox[93][1] 0x836A %U32 #Unsigned
bbox[93][2] 0x836C %U32 #Unsigned
bbox[93][3] 0x836E %U32 #Unsigned
bbox[94][0] 0x8370 %U32 #Unsigned
bbox[94][1] 0x8372 %U32 #Unsigned
bbox[94][2] 0x8374 %U32 #Unsigned
bbox[94][3] 0x8376 %U32 #Unsigned
bbox[95][0] 0x8378 %U32 #Unsigned
bbox[95][1] 0x837A %U32 #Unsigned
bbox[95][2] 0x837C %U32 #Unsigned
bbox[95][3] 0x837E %U32 #Unsigned
bbox[96][0] 0x8380 %U32 #Unsigned
bbox[96][1] 0x8382 %U32 #Unsigned
bbox[96][2] 0x8384 %U32 #Unsigned
bbox[96][3] 0x8386 %U32 #Unsigned
bbox[97][0] 0x8388 %U32 #Unsigned
bbox[97][1] 0x838A %U32 #Unsigned
bbox[97][2] 0x838C %U32 #Unsigned
bbox[97][3] 0x838E %U32 #Unsigned
bbox[98][0] 0x8390 %U32 #Unsigned
bbox[98][1] 0x8392 %U32 #Unsigned
bbox[98][2] 0x8394 %U32 #Unsigned
bbox[98][3] 0x8396 %U32 #Unsigned
bbox[99][0] 0x8398 %U32 #Unsigned
bbox[99][1] 0x839A %U32 #Unsigned
bbox[99][2] 0x839C %U32 #Unsigned
bbox[99][3] 0x839E %U32 #Unsigned
bbx.div 0x8074 %U32 #Unsigned
bbx.end_idx 0x807B %U16 #Unsigned
bbx.fp_mult[0] 0x8058 %FLOAT #Signed
bbx.fp_mult[1] 0x805A %FLOAT #Signed
bbx.fp_mult[2] 0x805C %FLOAT #Signed
bbx.fp_mult[3] 0x805E %FLOAT #Signed
bbx.idx 0x8073 %U16 #Unsigned
bbx.max[0] 0x8050 %S32 #Signed
bbx.max[1] 0x8052 %S32 #Signed
bbx.max[2] 0x8054 %S32 #Signed
bbx.max[3] 0x8056 %S32 #Signed
bbx.min[0] 0x8048 %S32 #Signed
bbx.min[1] 0x804A %S32 #Signed
bbx.min[2] 0x804C %S32 #Signed
bbx.min[3] 0x804E %S32 #Signed
bbx.pretrigger 0x806F %U16 #Unsigned
bbx.sample_time 0x8064 %U32 #Unsigned
bbx.sampled_date 0x8060 %U32 #Unsigned
bbx.sampled_time 0x8062 %U32 #Unsigned
bbx.sh[0] 0x8068 %U16 #Unsigned
bbx.sh[1] 0x8069 %U16 #Unsigned
bbx.sh[2] 0x806A %U16 #Unsigned
bbx.sh[3] 0x806B %U16 #Unsigned
bbx.start_idx 0x806D %U16 #Unsigned
bbx.state 0x806C %U16 #Unsigned
bbx.tlevel_type 0x8072 %U16 #Unsigned
bbx.tnow 0x8071 %U16 #Unsigned
bbx.trig_ch_val 0x8078 %S32 #Signed
bbx.trig_ch_val_old 0x8076 %S32 #Signed
bbx.trig_delay 0x807A %U16 #Unsigned
bbx.trig_level 0x8066 %S32 #Signed
bbx.trig_slope 0x8070 %U16 #Unsigned
bbx.trigger_ch 0x806E %U16 #Unsigned
bbx.val_addr[0] 0x8040 %U32 #Unsigned
bbx.val_addr[1] 0x8042 %U32 #Unsigned
bbx.val_addr[2] 0x8044 %U32 #Unsigned
bbx.val_addr[3] 0x8046 %U32 #Unsigned
bbx_delay 0x8000 %U16 #Unsigned
bbx_mem_length 0x8004 %U32 #Unsigned
bbx_mem_type 0x8002 %UCHAR #Unsigned
c_date 0x8D60 %U32 #Unsigned
c_int00 0x3F0002 %S16 #Signed
c_time 0x8D5C %U32 #Unsigned
caddr 0x88A8 %U32 #Unsigned
ccaddr 0x88A2 %U32 #Unsigned
ccdat16 0x888B %U16 #Unsigned
ccdat32 0x88A6 %U32 #Unsigned
clen 0x888E %UCHAR #Unsigned
Clock100ms 0x8D76 %U16 #Unsigned
code_start 0x3F0000 %S16 #Signed
Comp1Regs.COMPCTL.all 0x6400 %U16 #Unsigned
Comp1Regs.COMPCTL.bit.CMPINV 0x6400 %B16 #MASK=0x4
Comp1Regs.COMPCTL.bit.COMPDACEN 0x6400 %B16 #MASK=0x1
Comp1Regs.COMPCTL.bit.COMPSOURCE 0x6400 %B16 #MASK=0x2
Comp1Regs.COMPCTL.bit.QUALSEL 0x6400 %B16 #MASK=0xF8
Comp1Regs.COMPCTL.bit.rsvd1 0x6400 %B16 #MASK=0xFE00
Comp1Regs.COMPCTL.bit.SYNCSEL 0x6400 %B16 #MASK=0x100
Comp1Regs.COMPSTS.all 0x6402 %U16 #Unsigned
Comp1Regs.COMPSTS.bit.COMPSTS 0x6402 %B16 #MASK=0x1
Comp1Regs.COMPSTS.bit.rsvd1 0x6402 %B16 #MASK=0xFFFE
Comp1Regs.DACVAL.all 0x6406 %U16 #Unsigned
Comp1Regs.DACVAL.bit.DACVAL 0x6406 %B16 #MASK=0x3FF
Comp1Regs.DACVAL.bit.rsvd1 0x6406 %B16 #MASK=0xFC00
Comp1Regs.rsvd1 0x6401 %U16 #Unsigned
Comp1Regs.rsvd2[0] 0x6403 %U16 #Unsigned
Comp1Regs.rsvd2[1] 0x6404 %U16 #Unsigned
Comp1Regs.rsvd2[2] 0x6405 %U16 #Unsigned
Comp1Regs.rsvd4[0] 0x6407 %U16 #Unsigned
Comp1Regs.rsvd4[1] 0x6408 %U16 #Unsigned
Comp1Regs.rsvd4[2] 0x6409 %U16 #Unsigned
Comp1Regs.rsvd4[3] 0x640A %U16 #Unsigned
Comp1Regs.rsvd4[4] 0x640B %U16 #Unsigned
Comp1Regs.rsvd4[5] 0x640C %U16 #Unsigned
Comp1Regs.rsvd4[6] 0x640D %U16 #Unsigned
Comp1Regs.rsvd4[7] 0x640E %U16 #Unsigned
Comp1Regs.rsvd4[8] 0x640F %U16 #Unsigned
Comp1Regs.rsvd4[9] 0x6410 %U16 #Unsigned
Comp2Regs.COMPCTL.all 0x6420 %U16 #Unsigned
Comp2Regs.COMPCTL.bit.CMPINV 0x6420 %B16 #MASK=0x4
Comp2Regs.COMPCTL.bit.COMPDACEN 0x6420 %B16 #MASK=0x1
Comp2Regs.COMPCTL.bit.COMPSOURCE 0x6420 %B16 #MASK=0x2
Comp2Regs.COMPCTL.bit.QUALSEL 0x6420 %B16 #MASK=0xF8
Comp2Regs.COMPCTL.bit.rsvd1 0x6420 %B16 #MASK=0xFE00
Comp2Regs.COMPCTL.bit.SYNCSEL 0x6420 %B16 #MASK=0x100
Comp2Regs.COMPSTS.all 0x6422 %U16 #Unsigned
Comp2Regs.COMPSTS.bit.COMPSTS 0x6422 %B16 #MASK=0x1
Comp2Regs.COMPSTS.bit.rsvd1 0x6422 %B16 #MASK=0xFFFE
Comp2Regs.DACVAL.all 0x6426 %U16 #Unsigned
Comp2Regs.DACVAL.bit.DACVAL 0x6426 %B16 #MASK=0x3FF
Comp2Regs.DACVAL.bit.rsvd1 0x6426 %B16 #MASK=0xFC00
Comp2Regs.rsvd1 0x6421 %U16 #Unsigned
Comp2Regs.rsvd2[0] 0x6423 %U16 #Unsigned
Comp2Regs.rsvd2[1] 0x6424 %U16 #Unsigned
Comp2Regs.rsvd2[2] 0x6425 %U16 #Unsigned
Comp2Regs.rsvd4[0] 0x6427 %U16 #Unsigned
Comp2Regs.rsvd4[1] 0x6428 %U16 #Unsigned
Comp2Regs.rsvd4[2] 0x6429 %U16 #Unsigned
Comp2Regs.rsvd4[3] 0x642A %U16 #Unsigned
Comp2Regs.rsvd4[4] 0x642B %U16 #Unsigned
Comp2Regs.rsvd4[5] 0x642C %U16 #Unsigned
Comp2Regs.rsvd4[6] 0x642D %U16 #Unsigned
Comp2Regs.rsvd4[7] 0x642E %U16 #Unsigned
Comp2Regs.rsvd4[8] 0x642F %U16 #Unsigned
Comp2Regs.rsvd4[9] 0x6430 %U16 #Unsigned
Consy 0x3F18B4 %U32 #Unsigned
CpuTimer0.CPUFreqInMHz 0x8D54 %FLOAT #Signed
CpuTimer0.InterruptCount 0x8D52 %U32 #Unsigned
CpuTimer0.PeriodInUSec 0x8D56 %FLOAT #Signed
CpuTimer0.RegsAddr 0x8D50 %*STRUCT #Unsigned
CpuTimer0Regs.PRD.all 0x0C02 %U32 #Unsigned
CpuTimer0Regs.PRD.half.LSW 0x0C02 %U16 #Unsigned
CpuTimer0Regs.PRD.half.MSW 0x0C03 %U16 #Unsigned
CpuTimer0Regs.rsvd1 0x0C05 %U16 #Unsigned
CpuTimer0Regs.TCR.all 0x0C04 %U16 #Unsigned
CpuTimer0Regs.TCR.bit.FREE 0x0C04 %B16 #MASK=0x800
CpuTimer0Regs.TCR.bit.rsvd1 0x0C04 %B16 #MASK=0xF
CpuTimer0Regs.TCR.bit.rsvd2 0x0C04 %B16 #MASK=0x3C0
CpuTimer0Regs.TCR.bit.rsvd3 0x0C04 %B16 #MASK=0x3000
CpuTimer0Regs.TCR.bit.SOFT 0x0C04 %B16 #MASK=0x400
CpuTimer0Regs.TCR.bit.TIE 0x0C04 %B16 #MASK=0x4000
CpuTimer0Regs.TCR.bit.TIF 0x0C04 %B16 #MASK=0x8000
CpuTimer0Regs.TCR.bit.TRB 0x0C04 %B16 #MASK=0x20
CpuTimer0Regs.TCR.bit.TSS 0x0C04 %B16 #MASK=0x10
CpuTimer0Regs.TIM.all 0x0C00 %U32 #Unsigned
CpuTimer0Regs.TIM.half.LSW 0x0C00 %U16 #Unsigned
CpuTimer0Regs.TIM.half.MSW 0x0C01 %U16 #Unsigned
CpuTimer0Regs.TPR.all 0x0C06 %U16 #Unsigned
CpuTimer0Regs.TPR.bit.PSC 0x0C06 %B16 #MASK=0xFF00
CpuTimer0Regs.TPR.bit.TDDR 0x0C06 %B16 #MASK=0xFF
CpuTimer0Regs.TPRH.all 0x0C07 %U16 #Unsigned
CpuTimer0Regs.TPRH.bit.PSCH 0x0C07 %B16 #MASK=0xFF00
CpuTimer0Regs.TPRH.bit.TDDRH 0x0C07 %B16 #MASK=0xFF
CpuTimer1.CPUFreqInMHz 0x8D44 %FLOAT #Signed
CpuTimer1.InterruptCount 0x8D42 %U32 #Unsigned
CpuTimer1.PeriodInUSec 0x8D46 %FLOAT #Signed
CpuTimer1.RegsAddr 0x8D40 %*STRUCT #Unsigned
CpuTimer1Regs.PRD.all 0x0C0A %U32 #Unsigned
CpuTimer1Regs.PRD.half.LSW 0x0C0A %U16 #Unsigned
CpuTimer1Regs.PRD.half.MSW 0x0C0B %U16 #Unsigned
CpuTimer1Regs.rsvd1 0x0C0D %U16 #Unsigned
CpuTimer1Regs.TCR.all 0x0C0C %U16 #Unsigned
CpuTimer1Regs.TCR.bit.FREE 0x0C0C %B16 #MASK=0x800
CpuTimer1Regs.TCR.bit.rsvd1 0x0C0C %B16 #MASK=0xF
CpuTimer1Regs.TCR.bit.rsvd2 0x0C0C %B16 #MASK=0x3C0
CpuTimer1Regs.TCR.bit.rsvd3 0x0C0C %B16 #MASK=0x3000
CpuTimer1Regs.TCR.bit.SOFT 0x0C0C %B16 #MASK=0x400
CpuTimer1Regs.TCR.bit.TIE 0x0C0C %B16 #MASK=0x4000
CpuTimer1Regs.TCR.bit.TIF 0x0C0C %B16 #MASK=0x8000
CpuTimer1Regs.TCR.bit.TRB 0x0C0C %B16 #MASK=0x20
CpuTimer1Regs.TCR.bit.TSS 0x0C0C %B16 #MASK=0x10
CpuTimer1Regs.TIM.all 0x0C08 %U32 #Unsigned
CpuTimer1Regs.TIM.half.LSW 0x0C08 %U16 #Unsigned
CpuTimer1Regs.TIM.half.MSW 0x0C09 %U16 #Unsigned
CpuTimer1Regs.TPR.all 0x0C0E %U16 #Unsigned
CpuTimer1Regs.TPR.bit.PSC 0x0C0E %B16 #MASK=0xFF00
CpuTimer1Regs.TPR.bit.TDDR 0x0C0E %B16 #MASK=0xFF
CpuTimer1Regs.TPRH.all 0x0C0F %U16 #Unsigned
CpuTimer1Regs.TPRH.bit.PSCH 0x0C0F %B16 #MASK=0xFF00
CpuTimer1Regs.TPRH.bit.TDDRH 0x0C0F %B16 #MASK=0xFF
CpuTimer2.CPUFreqInMHz 0x8D4C %FLOAT #Signed
CpuTimer2.InterruptCount 0x8D4A %U32 #Unsigned
CpuTimer2.PeriodInUSec 0x8D4E %FLOAT #Signed
CpuTimer2.RegsAddr 0x8D48 %*STRUCT #Unsigned
CpuTimer2Regs.PRD.all 0x0C12 %U32 #Unsigned
CpuTimer2Regs.PRD.half.LSW 0x0C12 %U16 #Unsigned
CpuTimer2Regs.PRD.half.MSW 0x0C13 %U16 #Unsigned
CpuTimer2Regs.rsvd1 0x0C15 %U16 #Unsigned
CpuTimer2Regs.TCR.all 0x0C14 %U16 #Unsigned
CpuTimer2Regs.TCR.bit.FREE 0x0C14 %B16 #MASK=0x800
CpuTimer2Regs.TCR.bit.rsvd1 0x0C14 %B16 #MASK=0xF
CpuTimer2Regs.TCR.bit.rsvd2 0x0C14 %B16 #MASK=0x3C0
CpuTimer2Regs.TCR.bit.rsvd3 0x0C14 %B16 #MASK=0x3000
CpuTimer2Regs.TCR.bit.SOFT 0x0C14 %B16 #MASK=0x400
CpuTimer2Regs.TCR.bit.TIE 0x0C14 %B16 #MASK=0x4000
CpuTimer2Regs.TCR.bit.TIF 0x0C14 %B16 #MASK=0x8000
CpuTimer2Regs.TCR.bit.TRB 0x0C14 %B16 #MASK=0x20
CpuTimer2Regs.TCR.bit.TSS 0x0C14 %B16 #MASK=0x10
CpuTimer2Regs.TIM.all 0x0C10 %U32 #Unsigned
CpuTimer2Regs.TIM.half.LSW 0x0C10 %U16 #Unsigned
CpuTimer2Regs.TIM.half.MSW 0x0C11 %U16 #Unsigned
CpuTimer2Regs.TPR.all 0x0C16 %U16 #Unsigned
CpuTimer2Regs.TPR.bit.PSC 0x0C16 %B16 #MASK=0xFF00
CpuTimer2Regs.TPR.bit.TDDR 0x0C16 %B16 #MASK=0xFF
CpuTimer2Regs.TPRH.all 0x0C17 %U16 #Unsigned
CpuTimer2Regs.TPRH.bit.PSCH 0x0C17 %B16 #MASK=0xFF00
CpuTimer2Regs.TPRH.bit.TDDRH 0x0C17 %B16 #MASK=0xFF
CsmPwl.PSWD0 0x3F7FF8 %U16 #Unsigned
CsmPwl.PSWD1 0x3F7FF9 %U16 #Unsigned
CsmPwl.PSWD2 0x3F7FFA %U16 #Unsigned
CsmPwl.PSWD3 0x3F7FFB %U16 #Unsigned
CsmPwl.PSWD4 0x3F7FFC %U16 #Unsigned
CsmPwl.PSWD5 0x3F7FFD %U16 #Unsigned
CsmPwl.PSWD6 0x3F7FFE %U16 #Unsigned
CsmPwl.PSWD7 0x3F7FFF %U16 #Unsigned
CsmRegs.CSMSCR.all 0x0AEF %U16 #Unsigned
CsmRegs.CSMSCR.bit.FORCESEC 0x0AEF %B16 #MASK=0x8000
CsmRegs.CSMSCR.bit.rsvd1 0x0AEF %B16 #MASK=0x7FFE
CsmRegs.CSMSCR.bit.SECURE 0x0AEF %B16 #MASK=0x1
CsmRegs.KEY0 0x0AE0 %U16 #Unsigned
CsmRegs.KEY1 0x0AE1 %U16 #Unsigned
CsmRegs.KEY2 0x0AE2 %U16 #Unsigned
CsmRegs.KEY3 0x0AE3 %U16 #Unsigned
CsmRegs.KEY4 0x0AE4 %U16 #Unsigned
CsmRegs.KEY5 0x0AE5 %U16 #Unsigned
CsmRegs.KEY6 0x0AE6 %U16 #Unsigned
CsmRegs.KEY7 0x0AE7 %U16 #Unsigned
CsmRegs.rsvd1 0x0AE8 %U16 #Unsigned
CsmRegs.rsvd2 0x0AE9 %U16 #Unsigned
CsmRegs.rsvd3 0x0AEA %U16 #Unsigned
CsmRegs.rsvd4 0x0AEB %U16 #Unsigned
CsmRegs.rsvd5 0x0AEC %U16 #Unsigned
CsmRegs.rsvd6 0x0AED %U16 #Unsigned
CsmRegs.rsvd7 0x0AEE %U16 #Unsigned
delme_var 0x8003 %U16 #Unsigned
dev_mode 0x3F18AE %U16 #Unsigned
DevEmuRegs.CLASSID.all 0x0882 %U16 #Unsigned
DevEmuRegs.CLASSID.bit.CLASSNO 0x0882 %B16 #MASK=0xFF
DevEmuRegs.CLASSID.bit.PARTTYPE 0x0882 %B16 #MASK=0xFF00
DevEmuRegs.DEVICECNF.all 0x0880 %U32 #Unsigned
DevEmuRegs.DEVICECNF.bit.ENPROT 0x0880 %B32 #MASK=0x80000
DevEmuRegs.DEVICECNF.bit.rsvd1 0x0880 %B32 #MASK=0x7
DevEmuRegs.DEVICECNF.bit.rsvd2 0x0880 %B32 #MASK=0x10
DevEmuRegs.DEVICECNF.bit.rsvd3 0x0880 %B32 #MASK=0xFFC0
DevEmuRegs.DEVICECNF.bit.rsvd4 0x0880 %B32 #MASK=0x70000
DevEmuRegs.DEVICECNF.bit.rsvd5 0x0880 %B32 #MASK=0x7F00000
DevEmuRegs.DEVICECNF.bit.rsvd6 0x0880 %B32 #MASK=0xF0000000
DevEmuRegs.DEVICECNF.bit.TRSTn 0x0880 %B32 #MASK=0x8000000
DevEmuRegs.DEVICECNF.bit.VMAPS 0x0880 %B32 #MASK=0x8
DevEmuRegs.DEVICECNF.bit.XRSn 0x0880 %B32 #MASK=0x20
DevEmuRegs.REVID 0x0883 %U16 #Unsigned
DSP28x_usDelay 0x0400 %S16 #Signed
ECap1Regs.CAP1 0x6A04 %U32 #Unsigned
ECap1Regs.CAP2 0x6A06 %U32 #Unsigned
ECap1Regs.CAP3 0x6A08 %U32 #Unsigned
ECap1Regs.CAP4 0x6A0A %U32 #Unsigned
ECap1Regs.CTRPHS 0x6A02 %U32 #Unsigned
ECap1Regs.ECCLR.all 0x6A18 %U16 #Unsigned
ECap1Regs.ECCLR.bit.CEVT1 0x6A18 %B16 #MASK=0x2
ECap1Regs.ECCLR.bit.CEVT2 0x6A18 %B16 #MASK=0x4
ECap1Regs.ECCLR.bit.CEVT3 0x6A18 %B16 #MASK=0x8
ECap1Regs.ECCLR.bit.CEVT4 0x6A18 %B16 #MASK=0x10
ECap1Regs.ECCLR.bit.CTR_EQ_CMP 0x6A18 %B16 #MASK=0x80
ECap1Regs.ECCLR.bit.CTR_EQ_PRD 0x6A18 %B16 #MASK=0x40
ECap1Regs.ECCLR.bit.CTROVF 0x6A18 %B16 #MASK=0x20
ECap1Regs.ECCLR.bit.INT 0x6A18 %B16 #MASK=0x1
ECap1Regs.ECCLR.bit.rsvd2 0x6A18 %B16 #MASK=0xFF00
ECap1Regs.ECCTL1.all 0x6A14 %U16 #Unsigned
ECap1Regs.ECCTL1.bit.CAP1POL 0x6A14 %B16 #MASK=0x1
ECap1Regs.ECCTL1.bit.CAP2POL 0x6A14 %B16 #MASK=0x4
ECap1Regs.ECCTL1.bit.CAP3POL 0x6A14 %B16 #MASK=0x10
ECap1Regs.ECCTL1.bit.CAP4POL 0x6A14 %B16 #MASK=0x40
ECap1Regs.ECCTL1.bit.CAPLDEN 0x6A14 %B16 #MASK=0x100
ECap1Regs.ECCTL1.bit.CTRRST1 0x6A14 %B16 #MASK=0x2
ECap1Regs.ECCTL1.bit.CTRRST2 0x6A14 %B16 #MASK=0x8
ECap1Regs.ECCTL1.bit.CTRRST3 0x6A14 %B16 #MASK=0x20
ECap1Regs.ECCTL1.bit.CTRRST4 0x6A14 %B16 #MASK=0x80
ECap1Regs.ECCTL1.bit.FREE_SOFT 0x6A14 %B16 #MASK=0xC000
ECap1Regs.ECCTL1.bit.PRESCALE 0x6A14 %B16 #MASK=0x3E00
ECap1Regs.ECCTL2.all 0x6A15 %U16 #Unsigned
ECap1Regs.ECCTL2.bit.APWMPOL 0x6A15 %B16 #MASK=0x400
ECap1Regs.ECCTL2.bit.CAP_APWM 0x6A15 %B16 #MASK=0x200
ECap1Regs.ECCTL2.bit.CONT_ONESHT 0x6A15 %B16 #MASK=0x1
ECap1Regs.ECCTL2.bit.REARM 0x6A15 %B16 #MASK=0x8
ECap1Regs.ECCTL2.bit.rsvd1 0x6A15 %B16 #MASK=0xF800
ECap1Regs.ECCTL2.bit.STOP_WRAP 0x6A15 %B16 #MASK=0x6
ECap1Regs.ECCTL2.bit.SWSYNC 0x6A15 %B16 #MASK=0x100
ECap1Regs.ECCTL2.bit.SYNCI_EN 0x6A15 %B16 #MASK=0x20
ECap1Regs.ECCTL2.bit.SYNCO_SEL 0x6A15 %B16 #MASK=0xC0
ECap1Regs.ECCTL2.bit.TSCTRSTOP 0x6A15 %B16 #MASK=0x10
ECap1Regs.ECEINT.all 0x6A16 %U16 #Unsigned
ECap1Regs.ECEINT.bit.CEVT1 0x6A16 %B16 #MASK=0x2
ECap1Regs.ECEINT.bit.CEVT2 0x6A16 %B16 #MASK=0x4
ECap1Regs.ECEINT.bit.CEVT3 0x6A16 %B16 #MASK=0x8
ECap1Regs.ECEINT.bit.CEVT4 0x6A16 %B16 #MASK=0x10
ECap1Regs.ECEINT.bit.CTR_EQ_CMP 0x6A16 %B16 #MASK=0x80
ECap1Regs.ECEINT.bit.CTR_EQ_PRD 0x6A16 %B16 #MASK=0x40
ECap1Regs.ECEINT.bit.CTROVF 0x6A16 %B16 #MASK=0x20
ECap1Regs.ECEINT.bit.rsvd1 0x6A16 %B16 #MASK=0x1
ECap1Regs.ECEINT.bit.rsvd2 0x6A16 %B16 #MASK=0xFF00
ECap1Regs.ECFLG.all 0x6A17 %U16 #Unsigned
ECap1Regs.ECFLG.bit.CEVT1 0x6A17 %B16 #MASK=0x2
ECap1Regs.ECFLG.bit.CEVT2 0x6A17 %B16 #MASK=0x4
ECap1Regs.ECFLG.bit.CEVT3 0x6A17 %B16 #MASK=0x8
ECap1Regs.ECFLG.bit.CEVT4 0x6A17 %B16 #MASK=0x10
ECap1Regs.ECFLG.bit.CTR_EQ_CMP 0x6A17 %B16 #MASK=0x80
ECap1Regs.ECFLG.bit.CTR_EQ_PRD 0x6A17 %B16 #MASK=0x40
ECap1Regs.ECFLG.bit.CTROVF 0x6A17 %B16 #MASK=0x20
ECap1Regs.ECFLG.bit.INT 0x6A17 %B16 #MASK=0x1
ECap1Regs.ECFLG.bit.rsvd2 0x6A17 %B16 #MASK=0xFF00
ECap1Regs.ECFRC.all 0x6A19 %U16 #Unsigned
ECap1Regs.ECFRC.bit.CEVT1 0x6A19 %B16 #MASK=0x2
ECap1Regs.ECFRC.bit.CEVT2 0x6A19 %B16 #MASK=0x4
ECap1Regs.ECFRC.bit.CEVT3 0x6A19 %B16 #MASK=0x8
ECap1Regs.ECFRC.bit.CEVT4 0x6A19 %B16 #MASK=0x10
ECap1Regs.ECFRC.bit.CTR_EQ_CMP 0x6A19 %B16 #MASK=0x80
ECap1Regs.ECFRC.bit.CTR_EQ_PRD 0x6A19 %B16 #MASK=0x40
ECap1Regs.ECFRC.bit.CTROVF 0x6A19 %B16 #MASK=0x20
ECap1Regs.ECFRC.bit.rsvd1 0x6A19 %B16 #MASK=0x1
ECap1Regs.ECFRC.bit.rsvd2 0x6A19 %B16 #MASK=0xFF00
ECap1Regs.rsvd1[0] 0x6A0C %U16 #Unsigned
ECap1Regs.rsvd1[1] 0x6A0D %U16 #Unsigned
ECap1Regs.rsvd1[2] 0x6A0E %U16 #Unsigned
ECap1Regs.rsvd1[3] 0x6A0F %U16 #Unsigned
ECap1Regs.rsvd1[4] 0x6A10 %U16 #Unsigned
ECap1Regs.rsvd1[5] 0x6A11 %U16 #Unsigned
ECap1Regs.rsvd1[6] 0x6A12 %U16 #Unsigned
ECap1Regs.rsvd1[7] 0x6A13 %U16 #Unsigned
ECap1Regs.rsvd2[0] 0x6A1A %U16 #Unsigned
ECap1Regs.rsvd2[1] 0x6A1B %U16 #Unsigned
ECap1Regs.rsvd2[2] 0x6A1C %U16 #Unsigned
ECap1Regs.rsvd2[3] 0x6A1D %U16 #Unsigned
ECap1Regs.rsvd2[4] 0x6A1E %U16 #Unsigned
ECap1Regs.rsvd2[5] 0x6A1F %U16 #Unsigned
ECap1Regs.TSCTR 0x6A00 %U32 #Unsigned
eeprom_i2c_hiba_cnt 0x8D6E %U16 #Unsigned
eeprom_iras_ellen_hiba 0x8D6D %U16 #Unsigned
eeprom_iras_ellen_hiba_cim 0x8D6F %U16 #Unsigned
eeprom_iras_ellen_hiba_cnt 0x8D74 %U16 #Unsigned
eeprom_write_counter 0x8D6A %U16 #Unsigned
eh_idx 0x8CC2 %U32 #Unsigned
eh_push 0x8CC0 %UCHAR #Unsigned
eh_push_data[0] 0x8CC4 %UCHAR #Unsigned
eh_push_data[1] 0x8CC5 %UCHAR #Unsigned
eh_push_data[2] 0x8CC6 %UCHAR #Unsigned
eh_push_data[3] 0x8CC7 %UCHAR #Unsigned
eh_push_SM 0x8CC1 %U16 #Unsigned
EmuBMode 0x0D01 %U16 #Unsigned
EmuKey 0x0D00 %U16 #Unsigned
en_fl_bbx 0x3F18AD %U16 #Unsigned
EPwm1Regs.AQCTLA.all 0x680B %U16 #Unsigned
EPwm1Regs.AQCTLA.bit.CAD 0x680B %B16 #MASK=0xC0
EPwm1Regs.AQCTLA.bit.CAU 0x680B %B16 #MASK=0x30
EPwm1Regs.AQCTLA.bit.CBD 0x680B %B16 #MASK=0xC00
EPwm1Regs.AQCTLA.bit.CBU 0x680B %B16 #MASK=0x300
EPwm1Regs.AQCTLA.bit.PRD 0x680B %B16 #MASK=0xC
EPwm1Regs.AQCTLA.bit.rsvd 0x680B %B16 #MASK=0xF000
EPwm1Regs.AQCTLA.bit.ZRO 0x680B %B16 #MASK=0x3
EPwm1Regs.AQCTLB.all 0x680C %U16 #Unsigned
EPwm1Regs.AQCTLB.bit.CAD 0x680C %B16 #MASK=0xC0
EPwm1Regs.AQCTLB.bit.CAU 0x680C %B16 #MASK=0x30
EPwm1Regs.AQCTLB.bit.CBD 0x680C %B16 #MASK=0xC00
EPwm1Regs.AQCTLB.bit.CBU 0x680C %B16 #MASK=0x300
EPwm1Regs.AQCTLB.bit.PRD 0x680C %B16 #MASK=0xC
EPwm1Regs.AQCTLB.bit.rsvd 0x680C %B16 #MASK=0xF000
EPwm1Regs.AQCTLB.bit.ZRO 0x680C %B16 #MASK=0x3
EPwm1Regs.AQCSFRC.all 0x680E %U16 #Unsigned
EPwm1Regs.AQCSFRC.bit.CSFA 0x680E %B16 #MASK=0x3
EPwm1Regs.AQCSFRC.bit.CSFB 0x680E %B16 #MASK=0xC
EPwm1Regs.AQCSFRC.bit.rsvd1 0x680E %B16 #MASK=0xFFF0
EPwm1Regs.AQSFRC.all 0x680D %U16 #Unsigned
EPwm1Regs.AQSFRC.bit.ACTSFA 0x680D %B16 #MASK=0x3
EPwm1Regs.AQSFRC.bit.ACTSFB 0x680D %B16 #MASK=0x18
EPwm1Regs.AQSFRC.bit.OTSFA 0x680D %B16 #MASK=0x4
EPwm1Regs.AQSFRC.bit.OTSFB 0x680D %B16 #MASK=0x20
EPwm1Regs.AQSFRC.bit.RLDCSF 0x680D %B16 #MASK=0xC0
EPwm1Regs.AQSFRC.bit.rsvd1 0x680D %B16 #MASK=0xFF00
EPwm1Regs.CMPA.all 0x6808 %U32 #Unsigned
EPwm1Regs.CMPA.half.CMPA 0x6809 %U16 #Unsigned
EPwm1Regs.CMPA.half.CMPAHR 0x6808 %U16 #Unsigned
EPwm1Regs.CMPAM.all 0x682C %U32 #Unsigned
EPwm1Regs.CMPAM.half.CMPA 0x682D %U16 #Unsigned
EPwm1Regs.CMPAM.half.CMPAHR 0x682C %U16 #Unsigned
EPwm1Regs.CMPB 0x680A %U16 #Unsigned
EPwm1Regs.CMPCTL.all 0x6807 %U16 #Unsigned
EPwm1Regs.CMPCTL.bit.LOADAMODE 0x6807 %B16 #MASK=0x3
EPwm1Regs.CMPCTL.bit.LOADBMODE 0x6807 %B16 #MASK=0xC
EPwm1Regs.CMPCTL.bit.rsvd1 0x6807 %B16 #MASK=0x20
EPwm1Regs.CMPCTL.bit.rsvd2 0x6807 %B16 #MASK=0x80
EPwm1Regs.CMPCTL.bit.rsvd3 0x6807 %B16 #MASK=0xFC00
EPwm1Regs.CMPCTL.bit.SHDWAFULL 0x6807 %B16 #MASK=0x100
EPwm1Regs.CMPCTL.bit.SHDWAMODE 0x6807 %B16 #MASK=0x10
EPwm1Regs.CMPCTL.bit.SHDWBFULL 0x6807 %B16 #MASK=0x200
EPwm1Regs.CMPCTL.bit.SHDWBMODE 0x6807 %B16 #MASK=0x40
EPwm1Regs.DBCTL.all 0x680F %U16 #Unsigned
EPwm1Regs.DBCTL.bit.HALFCYCLE 0x680F %B16 #MASK=0x8000
EPwm1Regs.DBCTL.bit.IN_MODE 0x680F %B16 #MASK=0x30
EPwm1Regs.DBCTL.bit.OUT_MODE 0x680F %B16 #MASK=0x3
EPwm1Regs.DBCTL.bit.POLSEL 0x680F %B16 #MASK=0xC
EPwm1Regs.DBCTL.bit.rsvd1 0x680F %B16 #MASK=0x7FC0
EPwm1Regs.DBFED 0x6811 %U16 #Unsigned
EPwm1Regs.DBRED 0x6810 %U16 #Unsigned
EPwm1Regs.DCACTL.all 0x6831 %U16 #Unsigned
EPwm1Regs.DCACTL.bit.EVT1FRCSYNCSEL 0x6831 %B16 #MASK=0x2
EPwm1Regs.DCACTL.bit.EVT1SOCE 0x6831 %B16 #MASK=0x4
EPwm1Regs.DCACTL.bit.EVT1SRCSEL 0x6831 %B16 #MASK=0x1
EPwm1Regs.DCACTL.bit.EVT1SYNCE 0x6831 %B16 #MASK=0x8
EPwm1Regs.DCACTL.bit.EVT2FRCSYNCSEL 0x6831 %B16 #MASK=0x200
EPwm1Regs.DCACTL.bit.EVT2SRCSEL 0x6831 %B16 #MASK=0x100
EPwm1Regs.DCACTL.bit.rsvd1 0x6831 %B16 #MASK=0xF0
EPwm1Regs.DCACTL.bit.rsvd2 0x6831 %B16 #MASK=0xFC00
EPwm1Regs.DCBCTL.all 0x6832 %U16 #Unsigned
EPwm1Regs.DCBCTL.bit.EVT1FRCSYNCSEL 0x6832 %B16 #MASK=0x2
EPwm1Regs.DCBCTL.bit.EVT1SOCE 0x6832 %B16 #MASK=0x4
EPwm1Regs.DCBCTL.bit.EVT1SRCSEL 0x6832 %B16 #MASK=0x1
EPwm1Regs.DCBCTL.bit.EVT1SYNCE 0x6832 %B16 #MASK=0x8
EPwm1Regs.DCBCTL.bit.EVT2FRCSYNCSEL 0x6832 %B16 #MASK=0x200
EPwm1Regs.DCBCTL.bit.EVT2SRCSEL 0x6832 %B16 #MASK=0x100
EPwm1Regs.DCBCTL.bit.rsvd1 0x6832 %B16 #MASK=0xF0
EPwm1Regs.DCBCTL.bit.rsvd2 0x6832 %B16 #MASK=0xFC00
EPwm1Regs.DCCAP 0x6839 %U16 #Unsigned
EPwm1Regs.DCCAPCTL.all 0x6834 %U16 #Unsigned
EPwm1Regs.DCCAPCTL.bit.CAPE 0x6834 %B16 #MASK=0x1
EPwm1Regs.DCCAPCTL.bit.rsvd 0x6834 %B16 #MASK=0xFFFC
EPwm1Regs.DCCAPCTL.bit.SHDWMODE 0x6834 %B16 #MASK=0x2
EPwm1Regs.DCFCTL.all 0x6833 %U16 #Unsigned
EPwm1Regs.DCFCTL.bit.BLANKE 0x6833 %B16 #MASK=0x4
EPwm1Regs.DCFCTL.bit.BLANKINV 0x6833 %B16 #MASK=0x8
EPwm1Regs.DCFCTL.bit.PULSESEL 0x6833 %B16 #MASK=0x30
EPwm1Regs.DCFCTL.bit.rsvd 0x6833 %B16 #MASK=0xFFC0
EPwm1Regs.DCFCTL.bit.SRCSEL 0x6833 %B16 #MASK=0x3
EPwm1Regs.DCFOFFSET 0x6835 %U16 #Unsigned
EPwm1Regs.DCFOFFSETCNT 0x6836 %U16 #Unsigned
EPwm1Regs.DCFWINDOW 0x6837 %U16 #Unsigned
EPwm1Regs.DCFWINDOWCNT 0x6838 %U16 #Unsigned
EPwm1Regs.DCTRIPSEL.all 0x6830 %U16 #Unsigned
EPwm1Regs.DCTRIPSEL.bit.DCAHCOMPSEL 0x6830 %B16 #MASK=0xF
EPwm1Regs.DCTRIPSEL.bit.DCALCOMPSEL 0x6830 %B16 #MASK=0xF0
EPwm1Regs.DCTRIPSEL.bit.DCBHCOMPSEL 0x6830 %B16 #MASK=0xF00
EPwm1Regs.DCTRIPSEL.bit.DCBLCOMPSEL 0x6830 %B16 #MASK=0xF000
EPwm1Regs.ETCLR.all 0x681C %U16 #Unsigned
EPwm1Regs.ETCLR.bit.INT 0x681C %B16 #MASK=0x1
EPwm1Regs.ETCLR.bit.rsvd1 0x681C %B16 #MASK=0x2
EPwm1Regs.ETCLR.bit.rsvd2 0x681C %B16 #MASK=0xFFF0
EPwm1Regs.ETCLR.bit.SOCA 0x681C %B16 #MASK=0x4
EPwm1Regs.ETCLR.bit.SOCB 0x681C %B16 #MASK=0x8
EPwm1Regs.ETFLG.all 0x681B %U16 #Unsigned
EPwm1Regs.ETFLG.bit.INT 0x681B %B16 #MASK=0x1
EPwm1Regs.ETFLG.bit.rsvd1 0x681B %B16 #MASK=0x2
EPwm1Regs.ETFLG.bit.rsvd2 0x681B %B16 #MASK=0xFFF0
EPwm1Regs.ETFLG.bit.SOCA 0x681B %B16 #MASK=0x4
EPwm1Regs.ETFLG.bit.SOCB 0x681B %B16 #MASK=0x8
EPwm1Regs.ETFRC.all 0x681D %U16 #Unsigned
EPwm1Regs.ETFRC.bit.INT 0x681D %B16 #MASK=0x1
EPwm1Regs.ETFRC.bit.rsvd1 0x681D %B16 #MASK=0x2
EPwm1Regs.ETFRC.bit.rsvd2 0x681D %B16 #MASK=0xFFF0
EPwm1Regs.ETFRC.bit.SOCA 0x681D %B16 #MASK=0x4
EPwm1Regs.ETFRC.bit.SOCB 0x681D %B16 #MASK=0x8
EPwm1Regs.ETPS.all 0x681A %U16 #Unsigned
EPwm1Regs.ETPS.bit.INTCNT 0x681A %B16 #MASK=0xC
EPwm1Regs.ETPS.bit.INTPRD 0x681A %B16 #MASK=0x3
EPwm1Regs.ETPS.bit.rsvd1 0x681A %B16 #MASK=0xF0
EPwm1Regs.ETPS.bit.SOCACNT 0x681A %B16 #MASK=0xC00
EPwm1Regs.ETPS.bit.SOCAPRD 0x681A %B16 #MASK=0x300
EPwm1Regs.ETPS.bit.SOCBCNT 0x681A %B16 #MASK=0xC000
EPwm1Regs.ETPS.bit.SOCBPRD 0x681A %B16 #MASK=0x3000
EPwm1Regs.ETSEL.all 0x6819 %U16 #Unsigned
EPwm1Regs.ETSEL.bit.INTEN 0x6819 %B16 #MASK=0x8
EPwm1Regs.ETSEL.bit.INTSEL 0x6819 %B16 #MASK=0x7
EPwm1Regs.ETSEL.bit.rsvd1 0x6819 %B16 #MASK=0xF0
EPwm1Regs.ETSEL.bit.SOCAEN 0x6819 %B16 #MASK=0x800
EPwm1Regs.ETSEL.bit.SOCASEL 0x6819 %B16 #MASK=0x700
EPwm1Regs.ETSEL.bit.SOCBEN 0x6819 %B16 #MASK=0x8000
EPwm1Regs.ETSEL.bit.SOCBSEL 0x6819 %B16 #MASK=0x7000
EPwm1Regs.HRCNFG.all 0x6820 %U16 #Unsigned
EPwm1Regs.HRCNFG.bit.AUTOCONV 0x6820 %B16 #MASK=0x40
EPwm1Regs.HRCNFG.bit.CTLMODE 0x6820 %B16 #MASK=0x4
EPwm1Regs.HRCNFG.bit.EDGMODE 0x6820 %B16 #MASK=0x3
EPwm1Regs.HRCNFG.bit.HRLOAD 0x6820 %B16 #MASK=0x18
EPwm1Regs.HRCNFG.bit.rsvd1 0x6820 %B16 #MASK=0xFF00
EPwm1Regs.HRCNFG.bit.SELOUTB 0x6820 %B16 #MASK=0x20
EPwm1Regs.HRCNFG.bit.SWAPAB 0x6820 %B16 #MASK=0x80
EPwm1Regs.HRMSTEP 0x6826 %U16 #Unsigned
EPwm1Regs.HRPCTL.all 0x6828 %U16 #Unsigned
EPwm1Regs.HRPCTL.bit.HRPE 0x6828 %B16 #MASK=0x1
EPwm1Regs.HRPCTL.bit.rsvd1 0x6828 %B16 #MASK=0x2
EPwm1Regs.HRPCTL.bit.rsvd2 0x6828 %B16 #MASK=0xFFF8
EPwm1Regs.HRPCTL.bit.TBPHSHRLOADE 0x6828 %B16 #MASK=0x4
EPwm1Regs.HRPWR.all 0x6821 %U16 #Unsigned
EPwm1Regs.HRPWR.bit.MEPOFF 0x6821 %B16 #MASK=0x3C0
EPwm1Regs.HRPWR.bit.rsvd1 0x6821 %B16 #MASK=0x3F
EPwm1Regs.HRPWR.bit.rsvd2 0x6821 %B16 #MASK=0xFC00
EPwm1Regs.PCCTL.all 0x681E %U16 #Unsigned
EPwm1Regs.PCCTL.bit.CHPDUTY 0x681E %B16 #MASK=0x700
EPwm1Regs.PCCTL.bit.CHPEN 0x681E %B16 #MASK=0x1
EPwm1Regs.PCCTL.bit.CHPFREQ 0x681E %B16 #MASK=0xE0
EPwm1Regs.PCCTL.bit.OSHTWTH 0x681E %B16 #MASK=0x1E
EPwm1Regs.PCCTL.bit.rsvd1 0x681E %B16 #MASK=0xF800
EPwm1Regs.rsvd3 0x681F %U16 #Unsigned
EPwm1Regs.rsvd4[0] 0x6822 %U16 #Unsigned
EPwm1Regs.rsvd4[1] 0x6823 %U16 #Unsigned
EPwm1Regs.rsvd4[2] 0x6824 %U16 #Unsigned
EPwm1Regs.rsvd4[3] 0x6825 %U16 #Unsigned
EPwm1Regs.rsvd5 0x6827 %U16 #Unsigned
EPwm1Regs.rsvd6 0x6829 %U16 #Unsigned
EPwm1Regs.rsvd7[0] 0x682E %U16 #Unsigned
EPwm1Regs.rsvd7[1] 0x682F %U16 #Unsigned
EPwm1Regs.rsvd8[0] 0x683A %U16 #Unsigned
EPwm1Regs.rsvd8[1] 0x683B %U16 #Unsigned
EPwm1Regs.rsvd8[2] 0x683C %U16 #Unsigned
EPwm1Regs.rsvd8[3] 0x683D %U16 #Unsigned
EPwm1Regs.rsvd8[4] 0x683E %U16 #Unsigned
EPwm1Regs.rsvd8[5] 0x683F %U16 #Unsigned
EPwm1Regs.TBCTL.all 0x6800 %U16 #Unsigned
EPwm1Regs.TBCTL.bit.CLKDIV 0x6800 %B16 #MASK=0x1C00
EPwm1Regs.TBCTL.bit.CTRMODE 0x6800 %B16 #MASK=0x3
EPwm1Regs.TBCTL.bit.FREE_SOFT 0x6800 %B16 #MASK=0xC000
EPwm1Regs.TBCTL.bit.HSPCLKDIV 0x6800 %B16 #MASK=0x380
EPwm1Regs.TBCTL.bit.PHSDIR 0x6800 %B16 #MASK=0x2000
EPwm1Regs.TBCTL.bit.PHSEN 0x6800 %B16 #MASK=0x4
EPwm1Regs.TBCTL.bit.PRDLD 0x6800 %B16 #MASK=0x8
EPwm1Regs.TBCTL.bit.SWFSYNC 0x6800 %B16 #MASK=0x40
EPwm1Regs.TBCTL.bit.SYNCOSEL 0x6800 %B16 #MASK=0x30
EPwm1Regs.TBCTR 0x6804 %U16 #Unsigned
EPwm1Regs.TBPHS.all 0x6802 %U32 #Unsigned
EPwm1Regs.TBPHS.half.TBPHS 0x6803 %U16 #Unsigned
EPwm1Regs.TBPHS.half.TBPHSHR 0x6802 %U16 #Unsigned
EPwm1Regs.TBPRD 0x6805 %U16 #Unsigned
EPwm1Regs.TBPRDHR 0x6806 %U16 #Unsigned
EPwm1Regs.TBPRDM.all 0x682A %U32 #Unsigned
EPwm1Regs.TBPRDM.half.TBPRD 0x682B %U16 #Unsigned
EPwm1Regs.TBPRDM.half.TBPRDHR 0x682A %U16 #Unsigned
EPwm1Regs.TBSTS.all 0x6801 %U16 #Unsigned
EPwm1Regs.TBSTS.bit.CTRDIR 0x6801 %B16 #MASK=0x1
EPwm1Regs.TBSTS.bit.CTRMAX 0x6801 %B16 #MASK=0x4
EPwm1Regs.TBSTS.bit.rsvd1 0x6801 %B16 #MASK=0xFFF8
EPwm1Regs.TBSTS.bit.SYNCI 0x6801 %B16 #MASK=0x2
EPwm1Regs.TZCLR.all 0x6817 %U16 #Unsigned
EPwm1Regs.TZCLR.bit.CBC 0x6817 %B16 #MASK=0x2
EPwm1Regs.TZCLR.bit.DCAEVT1 0x6817 %B16 #MASK=0x8
EPwm1Regs.TZCLR.bit.DCAEVT2 0x6817 %B16 #MASK=0x10
EPwm1Regs.TZCLR.bit.DCBEVT1 0x6817 %B16 #MASK=0x20
EPwm1Regs.TZCLR.bit.DCBEVT2 0x6817 %B16 #MASK=0x40
EPwm1Regs.TZCLR.bit.INT 0x6817 %B16 #MASK=0x1
EPwm1Regs.TZCLR.bit.OST 0x6817 %B16 #MASK=0x4
EPwm1Regs.TZCLR.bit.rsvd2 0x6817 %B16 #MASK=0xFF80
EPwm1Regs.TZCTL.all 0x6814 %U16 #Unsigned
EPwm1Regs.TZCTL.bit.DCAEVT1 0x6814 %B16 #MASK=0x30
EPwm1Regs.TZCTL.bit.DCAEVT2 0x6814 %B16 #MASK=0xC0
EPwm1Regs.TZCTL.bit.DCBEVT1 0x6814 %B16 #MASK=0x300
EPwm1Regs.TZCTL.bit.DCBEVT2 0x6814 %B16 #MASK=0xC00
EPwm1Regs.TZCTL.bit.rsvd 0x6814 %B16 #MASK=0xF000
EPwm1Regs.TZCTL.bit.TZA 0x6814 %B16 #MASK=0x3
EPwm1Regs.TZCTL.bit.TZB 0x6814 %B16 #MASK=0xC
EPwm1Regs.TZDCSEL.all 0x6813 %U16 #Unsigned
EPwm1Regs.TZDCSEL.bit.DCAEVT1 0x6813 %B16 #MASK=0x7
EPwm1Regs.TZDCSEL.bit.DCAEVT2 0x6813 %B16 #MASK=0x38
EPwm1Regs.TZDCSEL.bit.DCBEVT1 0x6813 %B16 #MASK=0x1C0
EPwm1Regs.TZDCSEL.bit.DCBEVT2 0x6813 %B16 #MASK=0xE00
EPwm1Regs.TZDCSEL.bit.rsvd1 0x6813 %B16 #MASK=0xF000
EPwm1Regs.TZEINT.all 0x6815 %U16 #Unsigned
EPwm1Regs.TZEINT.bit.CBC 0x6815 %B16 #MASK=0x2
EPwm1Regs.TZEINT.bit.DCAEVT1 0x6815 %B16 #MASK=0x8
EPwm1Regs.TZEINT.bit.DCAEVT2 0x6815 %B16 #MASK=0x10
EPwm1Regs.TZEINT.bit.DCBEVT1 0x6815 %B16 #MASK=0x20
EPwm1Regs.TZEINT.bit.DCBEVT2 0x6815 %B16 #MASK=0x40
EPwm1Regs.TZEINT.bit.OST 0x6815 %B16 #MASK=0x4
EPwm1Regs.TZEINT.bit.rsvd1 0x6815 %B16 #MASK=0x1
EPwm1Regs.TZEINT.bit.rsvd2 0x6815 %B16 #MASK=0xFF80
EPwm1Regs.TZFLG.all 0x6816 %U16 #Unsigned
EPwm1Regs.TZFLG.bit.CBC 0x6816 %B16 #MASK=0x2
EPwm1Regs.TZFLG.bit.DCAEVT1 0x6816 %B16 #MASK=0x8
EPwm1Regs.TZFLG.bit.DCAEVT2 0x6816 %B16 #MASK=0x10
EPwm1Regs.TZFLG.bit.DCBEVT1 0x6816 %B16 #MASK=0x20
EPwm1Regs.TZFLG.bit.DCBEVT2 0x6816 %B16 #MASK=0x40
EPwm1Regs.TZFLG.bit.INT 0x6816 %B16 #MASK=0x1
EPwm1Regs.TZFLG.bit.OST 0x6816 %B16 #MASK=0x4
EPwm1Regs.TZFLG.bit.rsvd2 0x6816 %B16 #MASK=0xFF80
EPwm1Regs.TZFRC.all 0x6818 %U16 #Unsigned
EPwm1Regs.TZFRC.bit.CBC 0x6818 %B16 #MASK=0x2
EPwm1Regs.TZFRC.bit.DCAEVT1 0x6818 %B16 #MASK=0x8
EPwm1Regs.TZFRC.bit.DCAEVT2 0x6818 %B16 #MASK=0x10
EPwm1Regs.TZFRC.bit.DCBEVT1 0x6818 %B16 #MASK=0x20
EPwm1Regs.TZFRC.bit.DCBEVT2 0x6818 %B16 #MASK=0x40
EPwm1Regs.TZFRC.bit.OST 0x6818 %B16 #MASK=0x4
EPwm1Regs.TZFRC.bit.rsvd1 0x6818 %B16 #MASK=0x1
EPwm1Regs.TZFRC.bit.rsvd2 0x6818 %B16 #MASK=0xFF80
EPwm1Regs.TZSEL.all 0x6812 %U16 #Unsigned
EPwm1Regs.TZSEL.bit.CBC1 0x6812 %B16 #MASK=0x1
EPwm1Regs.TZSEL.bit.CBC2 0x6812 %B16 #MASK=0x2
EPwm1Regs.TZSEL.bit.CBC3 0x6812 %B16 #MASK=0x4
EPwm1Regs.TZSEL.bit.CBC4 0x6812 %B16 #MASK=0x8
EPwm1Regs.TZSEL.bit.CBC5 0x6812 %B16 #MASK=0x10
EPwm1Regs.TZSEL.bit.CBC6 0x6812 %B16 #MASK=0x20
EPwm1Regs.TZSEL.bit.DCAEVT1 0x6812 %B16 #MASK=0x4000
EPwm1Regs.TZSEL.bit.DCAEVT2 0x6812 %B16 #MASK=0x40
EPwm1Regs.TZSEL.bit.DCBEVT1 0x6812 %B16 #MASK=0x8000
EPwm1Regs.TZSEL.bit.DCBEVT2 0x6812 %B16 #MASK=0x80
EPwm1Regs.TZSEL.bit.OSHT1 0x6812 %B16 #MASK=0x100
EPwm1Regs.TZSEL.bit.OSHT2 0x6812 %B16 #MASK=0x200
EPwm1Regs.TZSEL.bit.OSHT3 0x6812 %B16 #MASK=0x400
EPwm1Regs.TZSEL.bit.OSHT4 0x6812 %B16 #MASK=0x800
EPwm1Regs.TZSEL.bit.OSHT5 0x6812 %B16 #MASK=0x1000
EPwm1Regs.TZSEL.bit.OSHT6 0x6812 %B16 #MASK=0x2000
EPwm2Regs.AQCTLA.all 0x684B %U16 #Unsigned
EPwm2Regs.AQCTLA.bit.CAD 0x684B %B16 #MASK=0xC0
EPwm2Regs.AQCTLA.bit.CAU 0x684B %B16 #MASK=0x30
EPwm2Regs.AQCTLA.bit.CBD 0x684B %B16 #MASK=0xC00
EPwm2Regs.AQCTLA.bit.CBU 0x684B %B16 #MASK=0x300
EPwm2Regs.AQCTLA.bit.PRD 0x684B %B16 #MASK=0xC
EPwm2Regs.AQCTLA.bit.rsvd 0x684B %B16 #MASK=0xF000
EPwm2Regs.AQCTLA.bit.ZRO 0x684B %B16 #MASK=0x3
EPwm2Regs.AQCTLB.all 0x684C %U16 #Unsigned
EPwm2Regs.AQCTLB.bit.CAD 0x684C %B16 #MASK=0xC0
EPwm2Regs.AQCTLB.bit.CAU 0x684C %B16 #MASK=0x30
EPwm2Regs.AQCTLB.bit.CBD 0x684C %B16 #MASK=0xC00
EPwm2Regs.AQCTLB.bit.CBU 0x684C %B16 #MASK=0x300
EPwm2Regs.AQCTLB.bit.PRD 0x684C %B16 #MASK=0xC
EPwm2Regs.AQCTLB.bit.rsvd 0x684C %B16 #MASK=0xF000
EPwm2Regs.AQCTLB.bit.ZRO 0x684C %B16 #MASK=0x3
EPwm2Regs.AQCSFRC.all 0x684E %U16 #Unsigned
EPwm2Regs.AQCSFRC.bit.CSFA 0x684E %B16 #MASK=0x3
EPwm2Regs.AQCSFRC.bit.CSFB 0x684E %B16 #MASK=0xC
EPwm2Regs.AQCSFRC.bit.rsvd1 0x684E %B16 #MASK=0xFFF0
EPwm2Regs.AQSFRC.all 0x684D %U16 #Unsigned
EPwm2Regs.AQSFRC.bit.ACTSFA 0x684D %B16 #MASK=0x3
EPwm2Regs.AQSFRC.bit.ACTSFB 0x684D %B16 #MASK=0x18
EPwm2Regs.AQSFRC.bit.OTSFA 0x684D %B16 #MASK=0x4
EPwm2Regs.AQSFRC.bit.OTSFB 0x684D %B16 #MASK=0x20
EPwm2Regs.AQSFRC.bit.RLDCSF 0x684D %B16 #MASK=0xC0
EPwm2Regs.AQSFRC.bit.rsvd1 0x684D %B16 #MASK=0xFF00
EPwm2Regs.CMPA.all 0x6848 %U32 #Unsigned
EPwm2Regs.CMPA.half.CMPA 0x6849 %U16 #Unsigned
EPwm2Regs.CMPA.half.CMPAHR 0x6848 %U16 #Unsigned
EPwm2Regs.CMPAM.all 0x686C %U32 #Unsigned
EPwm2Regs.CMPAM.half.CMPA 0x686D %U16 #Unsigned
EPwm2Regs.CMPAM.half.CMPAHR 0x686C %U16 #Unsigned
EPwm2Regs.CMPB 0x684A %U16 #Unsigned
EPwm2Regs.CMPCTL.all 0x6847 %U16 #Unsigned
EPwm2Regs.CMPCTL.bit.LOADAMODE 0x6847 %B16 #MASK=0x3
EPwm2Regs.CMPCTL.bit.LOADBMODE 0x6847 %B16 #MASK=0xC
EPwm2Regs.CMPCTL.bit.rsvd1 0x6847 %B16 #MASK=0x20
EPwm2Regs.CMPCTL.bit.rsvd2 0x6847 %B16 #MASK=0x80
EPwm2Regs.CMPCTL.bit.rsvd3 0x6847 %B16 #MASK=0xFC00
EPwm2Regs.CMPCTL.bit.SHDWAFULL 0x6847 %B16 #MASK=0x100
EPwm2Regs.CMPCTL.bit.SHDWAMODE 0x6847 %B16 #MASK=0x10
EPwm2Regs.CMPCTL.bit.SHDWBFULL 0x6847 %B16 #MASK=0x200
EPwm2Regs.CMPCTL.bit.SHDWBMODE 0x6847 %B16 #MASK=0x40
EPwm2Regs.DBCTL.all 0x684F %U16 #Unsigned
EPwm2Regs.DBCTL.bit.HALFCYCLE 0x684F %B16 #MASK=0x8000
EPwm2Regs.DBCTL.bit.IN_MODE 0x684F %B16 #MASK=0x30
EPwm2Regs.DBCTL.bit.OUT_MODE 0x684F %B16 #MASK=0x3
EPwm2Regs.DBCTL.bit.POLSEL 0x684F %B16 #MASK=0xC
EPwm2Regs.DBCTL.bit.rsvd1 0x684F %B16 #MASK=0x7FC0
EPwm2Regs.DBFED 0x6851 %U16 #Unsigned
EPwm2Regs.DBRED 0x6850 %U16 #Unsigned
EPwm2Regs.DCACTL.all 0x6871 %U16 #Unsigned
EPwm2Regs.DCACTL.bit.EVT1FRCSYNCSEL 0x6871 %B16 #MASK=0x2
EPwm2Regs.DCACTL.bit.EVT1SOCE 0x6871 %B16 #MASK=0x4
EPwm2Regs.DCACTL.bit.EVT1SRCSEL 0x6871 %B16 #MASK=0x1
EPwm2Regs.DCACTL.bit.EVT1SYNCE 0x6871 %B16 #MASK=0x8
EPwm2Regs.DCACTL.bit.EVT2FRCSYNCSEL 0x6871 %B16 #MASK=0x200
EPwm2Regs.DCACTL.bit.EVT2SRCSEL 0x6871 %B16 #MASK=0x100
EPwm2Regs.DCACTL.bit.rsvd1 0x6871 %B16 #MASK=0xF0
EPwm2Regs.DCACTL.bit.rsvd2 0x6871 %B16 #MASK=0xFC00
EPwm2Regs.DCBCTL.all 0x6872 %U16 #Unsigned
EPwm2Regs.DCBCTL.bit.EVT1FRCSYNCSEL 0x6872 %B16 #MASK=0x2
EPwm2Regs.DCBCTL.bit.EVT1SOCE 0x6872 %B16 #MASK=0x4
EPwm2Regs.DCBCTL.bit.EVT1SRCSEL 0x6872 %B16 #MASK=0x1
EPwm2Regs.DCBCTL.bit.EVT1SYNCE 0x6872 %B16 #MASK=0x8
EPwm2Regs.DCBCTL.bit.EVT2FRCSYNCSEL 0x6872 %B16 #MASK=0x200
EPwm2Regs.DCBCTL.bit.EVT2SRCSEL 0x6872 %B16 #MASK=0x100
EPwm2Regs.DCBCTL.bit.rsvd1 0x6872 %B16 #MASK=0xF0
EPwm2Regs.DCBCTL.bit.rsvd2 0x6872 %B16 #MASK=0xFC00
EPwm2Regs.DCCAP 0x6879 %U16 #Unsigned
EPwm2Regs.DCCAPCTL.all 0x6874 %U16 #Unsigned
EPwm2Regs.DCCAPCTL.bit.CAPE 0x6874 %B16 #MASK=0x1
EPwm2Regs.DCCAPCTL.bit.rsvd 0x6874 %B16 #MASK=0xFFFC
EPwm2Regs.DCCAPCTL.bit.SHDWMODE 0x6874 %B16 #MASK=0x2
EPwm2Regs.DCFCTL.all 0x6873 %U16 #Unsigned
EPwm2Regs.DCFCTL.bit.BLANKE 0x6873 %B16 #MASK=0x4
EPwm2Regs.DCFCTL.bit.BLANKINV 0x6873 %B16 #MASK=0x8
EPwm2Regs.DCFCTL.bit.PULSESEL 0x6873 %B16 #MASK=0x30
EPwm2Regs.DCFCTL.bit.rsvd 0x6873 %B16 #MASK=0xFFC0
EPwm2Regs.DCFCTL.bit.SRCSEL 0x6873 %B16 #MASK=0x3
EPwm2Regs.DCFOFFSET 0x6875 %U16 #Unsigned
EPwm2Regs.DCFOFFSETCNT 0x6876 %U16 #Unsigned
EPwm2Regs.DCFWINDOW 0x6877 %U16 #Unsigned
EPwm2Regs.DCFWINDOWCNT 0x6878 %U16 #Unsigned
EPwm2Regs.DCTRIPSEL.all 0x6870 %U16 #Unsigned
EPwm2Regs.DCTRIPSEL.bit.DCAHCOMPSEL 0x6870 %B16 #MASK=0xF
EPwm2Regs.DCTRIPSEL.bit.DCALCOMPSEL 0x6870 %B16 #MASK=0xF0
EPwm2Regs.DCTRIPSEL.bit.DCBHCOMPSEL 0x6870 %B16 #MASK=0xF00
EPwm2Regs.DCTRIPSEL.bit.DCBLCOMPSEL 0x6870 %B16 #MASK=0xF000
EPwm2Regs.ETCLR.all 0x685C %U16 #Unsigned
EPwm2Regs.ETCLR.bit.INT 0x685C %B16 #MASK=0x1
EPwm2Regs.ETCLR.bit.rsvd1 0x685C %B16 #MASK=0x2
EPwm2Regs.ETCLR.bit.rsvd2 0x685C %B16 #MASK=0xFFF0
EPwm2Regs.ETCLR.bit.SOCA 0x685C %B16 #MASK=0x4
EPwm2Regs.ETCLR.bit.SOCB 0x685C %B16 #MASK=0x8
EPwm2Regs.ETFLG.all 0x685B %U16 #Unsigned
EPwm2Regs.ETFLG.bit.INT 0x685B %B16 #MASK=0x1
EPwm2Regs.ETFLG.bit.rsvd1 0x685B %B16 #MASK=0x2
EPwm2Regs.ETFLG.bit.rsvd2 0x685B %B16 #MASK=0xFFF0
EPwm2Regs.ETFLG.bit.SOCA 0x685B %B16 #MASK=0x4
EPwm2Regs.ETFLG.bit.SOCB 0x685B %B16 #MASK=0x8
EPwm2Regs.ETFRC.all 0x685D %U16 #Unsigned
EPwm2Regs.ETFRC.bit.INT 0x685D %B16 #MASK=0x1
EPwm2Regs.ETFRC.bit.rsvd1 0x685D %B16 #MASK=0x2
EPwm2Regs.ETFRC.bit.rsvd2 0x685D %B16 #MASK=0xFFF0
EPwm2Regs.ETFRC.bit.SOCA 0x685D %B16 #MASK=0x4
EPwm2Regs.ETFRC.bit.SOCB 0x685D %B16 #MASK=0x8
EPwm2Regs.ETPS.all 0x685A %U16 #Unsigned
EPwm2Regs.ETPS.bit.INTCNT 0x685A %B16 #MASK=0xC
EPwm2Regs.ETPS.bit.INTPRD 0x685A %B16 #MASK=0x3
EPwm2Regs.ETPS.bit.rsvd1 0x685A %B16 #MASK=0xF0
EPwm2Regs.ETPS.bit.SOCACNT 0x685A %B16 #MASK=0xC00
EPwm2Regs.ETPS.bit.SOCAPRD 0x685A %B16 #MASK=0x300
EPwm2Regs.ETPS.bit.SOCBCNT 0x685A %B16 #MASK=0xC000
EPwm2Regs.ETPS.bit.SOCBPRD 0x685A %B16 #MASK=0x3000
EPwm2Regs.ETSEL.all 0x6859 %U16 #Unsigned
EPwm2Regs.ETSEL.bit.INTEN 0x6859 %B16 #MASK=0x8
EPwm2Regs.ETSEL.bit.INTSEL 0x6859 %B16 #MASK=0x7
EPwm2Regs.ETSEL.bit.rsvd1 0x6859 %B16 #MASK=0xF0
EPwm2Regs.ETSEL.bit.SOCAEN 0x6859 %B16 #MASK=0x800
EPwm2Regs.ETSEL.bit.SOCASEL 0x6859 %B16 #MASK=0x700
EPwm2Regs.ETSEL.bit.SOCBEN 0x6859 %B16 #MASK=0x8000
EPwm2Regs.ETSEL.bit.SOCBSEL 0x6859 %B16 #MASK=0x7000
EPwm2Regs.HRCNFG.all 0x6860 %U16 #Unsigned
EPwm2Regs.HRCNFG.bit.AUTOCONV 0x6860 %B16 #MASK=0x40
EPwm2Regs.HRCNFG.bit.CTLMODE 0x6860 %B16 #MASK=0x4
EPwm2Regs.HRCNFG.bit.EDGMODE 0x6860 %B16 #MASK=0x3
EPwm2Regs.HRCNFG.bit.HRLOAD 0x6860 %B16 #MASK=0x18
EPwm2Regs.HRCNFG.bit.rsvd1 0x6860 %B16 #MASK=0xFF00
EPwm2Regs.HRCNFG.bit.SELOUTB 0x6860 %B16 #MASK=0x20
EPwm2Regs.HRCNFG.bit.SWAPAB 0x6860 %B16 #MASK=0x80
EPwm2Regs.HRMSTEP 0x6866 %U16 #Unsigned
EPwm2Regs.HRPCTL.all 0x6868 %U16 #Unsigned
EPwm2Regs.HRPCTL.bit.HRPE 0x6868 %B16 #MASK=0x1
EPwm2Regs.HRPCTL.bit.rsvd1 0x6868 %B16 #MASK=0x2
EPwm2Regs.HRPCTL.bit.rsvd2 0x6868 %B16 #MASK=0xFFF8
EPwm2Regs.HRPCTL.bit.TBPHSHRLOADE 0x6868 %B16 #MASK=0x4
EPwm2Regs.HRPWR.all 0x6861 %U16 #Unsigned
EPwm2Regs.HRPWR.bit.MEPOFF 0x6861 %B16 #MASK=0x3C0
EPwm2Regs.HRPWR.bit.rsvd1 0x6861 %B16 #MASK=0x3F
EPwm2Regs.HRPWR.bit.rsvd2 0x6861 %B16 #MASK=0xFC00
EPwm2Regs.PCCTL.all 0x685E %U16 #Unsigned
EPwm2Regs.PCCTL.bit.CHPDUTY 0x685E %B16 #MASK=0x700
EPwm2Regs.PCCTL.bit.CHPEN 0x685E %B16 #MASK=0x1
EPwm2Regs.PCCTL.bit.CHPFREQ 0x685E %B16 #MASK=0xE0
EPwm2Regs.PCCTL.bit.OSHTWTH 0x685E %B16 #MASK=0x1E
EPwm2Regs.PCCTL.bit.rsvd1 0x685E %B16 #MASK=0xF800
EPwm2Regs.rsvd3 0x685F %U16 #Unsigned
EPwm2Regs.rsvd4[0] 0x6862 %U16 #Unsigned
EPwm2Regs.rsvd4[1] 0x6863 %U16 #Unsigned
EPwm2Regs.rsvd4[2] 0x6864 %U16 #Unsigned
EPwm2Regs.rsvd4[3] 0x6865 %U16 #Unsigned
EPwm2Regs.rsvd5 0x6867 %U16 #Unsigned
EPwm2Regs.rsvd6 0x6869 %U16 #Unsigned
EPwm2Regs.rsvd7[0] 0x686E %U16 #Unsigned
EPwm2Regs.rsvd7[1] 0x686F %U16 #Unsigned
EPwm2Regs.rsvd8[0] 0x687A %U16 #Unsigned
EPwm2Regs.rsvd8[1] 0x687B %U16 #Unsigned
EPwm2Regs.rsvd8[2] 0x687C %U16 #Unsigned
EPwm2Regs.rsvd8[3] 0x687D %U16 #Unsigned
EPwm2Regs.rsvd8[4] 0x687E %U16 #Unsigned
EPwm2Regs.rsvd8[5] 0x687F %U16 #Unsigned
EPwm2Regs.TBCTL.all 0x6840 %U16 #Unsigned
EPwm2Regs.TBCTL.bit.CLKDIV 0x6840 %B16 #MASK=0x1C00
EPwm2Regs.TBCTL.bit.CTRMODE 0x6840 %B16 #MASK=0x3
EPwm2Regs.TBCTL.bit.FREE_SOFT 0x6840 %B16 #MASK=0xC000
EPwm2Regs.TBCTL.bit.HSPCLKDIV 0x6840 %B16 #MASK=0x380
EPwm2Regs.TBCTL.bit.PHSDIR 0x6840 %B16 #MASK=0x2000
EPwm2Regs.TBCTL.bit.PHSEN 0x6840 %B16 #MASK=0x4
EPwm2Regs.TBCTL.bit.PRDLD 0x6840 %B16 #MASK=0x8
EPwm2Regs.TBCTL.bit.SWFSYNC 0x6840 %B16 #MASK=0x40
EPwm2Regs.TBCTL.bit.SYNCOSEL 0x6840 %B16 #MASK=0x30
EPwm2Regs.TBCTR 0x6844 %U16 #Unsigned
EPwm2Regs.TBPHS.all 0x6842 %U32 #Unsigned
EPwm2Regs.TBPHS.half.TBPHS 0x6843 %U16 #Unsigned
EPwm2Regs.TBPHS.half.TBPHSHR 0x6842 %U16 #Unsigned
EPwm2Regs.TBPRD 0x6845 %U16 #Unsigned
EPwm2Regs.TBPRDHR 0x6846 %U16 #Unsigned
EPwm2Regs.TBPRDM.all 0x686A %U32 #Unsigned
EPwm2Regs.TBPRDM.half.TBPRD 0x686B %U16 #Unsigned
EPwm2Regs.TBPRDM.half.TBPRDHR 0x686A %U16 #Unsigned
EPwm2Regs.TBSTS.all 0x6841 %U16 #Unsigned
EPwm2Regs.TBSTS.bit.CTRDIR 0x6841 %B16 #MASK=0x1
EPwm2Regs.TBSTS.bit.CTRMAX 0x6841 %B16 #MASK=0x4
EPwm2Regs.TBSTS.bit.rsvd1 0x6841 %B16 #MASK=0xFFF8
EPwm2Regs.TBSTS.bit.SYNCI 0x6841 %B16 #MASK=0x2
EPwm2Regs.TZCLR.all 0x6857 %U16 #Unsigned
EPwm2Regs.TZCLR.bit.CBC 0x6857 %B16 #MASK=0x2
EPwm2Regs.TZCLR.bit.DCAEVT1 0x6857 %B16 #MASK=0x8
EPwm2Regs.TZCLR.bit.DCAEVT2 0x6857 %B16 #MASK=0x10
EPwm2Regs.TZCLR.bit.DCBEVT1 0x6857 %B16 #MASK=0x20
EPwm2Regs.TZCLR.bit.DCBEVT2 0x6857 %B16 #MASK=0x40
EPwm2Regs.TZCLR.bit.INT 0x6857 %B16 #MASK=0x1
EPwm2Regs.TZCLR.bit.OST 0x6857 %B16 #MASK=0x4
EPwm2Regs.TZCLR.bit.rsvd2 0x6857 %B16 #MASK=0xFF80
EPwm2Regs.TZCTL.all 0x6854 %U16 #Unsigned
EPwm2Regs.TZCTL.bit.DCAEVT1 0x6854 %B16 #MASK=0x30
EPwm2Regs.TZCTL.bit.DCAEVT2 0x6854 %B16 #MASK=0xC0
EPwm2Regs.TZCTL.bit.DCBEVT1 0x6854 %B16 #MASK=0x300
EPwm2Regs.TZCTL.bit.DCBEVT2 0x6854 %B16 #MASK=0xC00
EPwm2Regs.TZCTL.bit.rsvd 0x6854 %B16 #MASK=0xF000
EPwm2Regs.TZCTL.bit.TZA 0x6854 %B16 #MASK=0x3
EPwm2Regs.TZCTL.bit.TZB 0x6854 %B16 #MASK=0xC
EPwm2Regs.TZDCSEL.all 0x6853 %U16 #Unsigned
EPwm2Regs.TZDCSEL.bit.DCAEVT1 0x6853 %B16 #MASK=0x7
EPwm2Regs.TZDCSEL.bit.DCAEVT2 0x6853 %B16 #MASK=0x38
EPwm2Regs.TZDCSEL.bit.DCBEVT1 0x6853 %B16 #MASK=0x1C0
EPwm2Regs.TZDCSEL.bit.DCBEVT2 0x6853 %B16 #MASK=0xE00
EPwm2Regs.TZDCSEL.bit.rsvd1 0x6853 %B16 #MASK=0xF000
EPwm2Regs.TZEINT.all 0x6855 %U16 #Unsigned
EPwm2Regs.TZEINT.bit.CBC 0x6855 %B16 #MASK=0x2
EPwm2Regs.TZEINT.bit.DCAEVT1 0x6855 %B16 #MASK=0x8
EPwm2Regs.TZEINT.bit.DCAEVT2 0x6855 %B16 #MASK=0x10
EPwm2Regs.TZEINT.bit.DCBEVT1 0x6855 %B16 #MASK=0x20
EPwm2Regs.TZEINT.bit.DCBEVT2 0x6855 %B16 #MASK=0x40
EPwm2Regs.TZEINT.bit.OST 0x6855 %B16 #MASK=0x4
EPwm2Regs.TZEINT.bit.rsvd1 0x6855 %B16 #MASK=0x1
EPwm2Regs.TZEINT.bit.rsvd2 0x6855 %B16 #MASK=0xFF80
EPwm2Regs.TZFLG.all 0x6856 %U16 #Unsigned
EPwm2Regs.TZFLG.bit.CBC 0x6856 %B16 #MASK=0x2
EPwm2Regs.TZFLG.bit.DCAEVT1 0x6856 %B16 #MASK=0x8
EPwm2Regs.TZFLG.bit.DCAEVT2 0x6856 %B16 #MASK=0x10
EPwm2Regs.TZFLG.bit.DCBEVT1 0x6856 %B16 #MASK=0x20
EPwm2Regs.TZFLG.bit.DCBEVT2 0x6856 %B16 #MASK=0x40
EPwm2Regs.TZFLG.bit.INT 0x6856 %B16 #MASK=0x1
EPwm2Regs.TZFLG.bit.OST 0x6856 %B16 #MASK=0x4
EPwm2Regs.TZFLG.bit.rsvd2 0x6856 %B16 #MASK=0xFF80
EPwm2Regs.TZFRC.all 0x6858 %U16 #Unsigned
EPwm2Regs.TZFRC.bit.CBC 0x6858 %B16 #MASK=0x2
EPwm2Regs.TZFRC.bit.DCAEVT1 0x6858 %B16 #MASK=0x8
EPwm2Regs.TZFRC.bit.DCAEVT2 0x6858 %B16 #MASK=0x10
EPwm2Regs.TZFRC.bit.DCBEVT1 0x6858 %B16 #MASK=0x20
EPwm2Regs.TZFRC.bit.DCBEVT2 0x6858 %B16 #MASK=0x40
EPwm2Regs.TZFRC.bit.OST 0x6858 %B16 #MASK=0x4
EPwm2Regs.TZFRC.bit.rsvd1 0x6858 %B16 #MASK=0x1
EPwm2Regs.TZFRC.bit.rsvd2 0x6858 %B16 #MASK=0xFF80
EPwm2Regs.TZSEL.all 0x6852 %U16 #Unsigned
EPwm2Regs.TZSEL.bit.CBC1 0x6852 %B16 #MASK=0x1
EPwm2Regs.TZSEL.bit.CBC2 0x6852 %B16 #MASK=0x2
EPwm2Regs.TZSEL.bit.CBC3 0x6852 %B16 #MASK=0x4
EPwm2Regs.TZSEL.bit.CBC4 0x6852 %B16 #MASK=0x8
EPwm2Regs.TZSEL.bit.CBC5 0x6852 %B16 #MASK=0x10
EPwm2Regs.TZSEL.bit.CBC6 0x6852 %B16 #MASK=0x20
EPwm2Regs.TZSEL.bit.DCAEVT1 0x6852 %B16 #MASK=0x4000
EPwm2Regs.TZSEL.bit.DCAEVT2 0x6852 %B16 #MASK=0x40
EPwm2Regs.TZSEL.bit.DCBEVT1 0x6852 %B16 #MASK=0x8000
EPwm2Regs.TZSEL.bit.DCBEVT2 0x6852 %B16 #MASK=0x80
EPwm2Regs.TZSEL.bit.OSHT1 0x6852 %B16 #MASK=0x100
EPwm2Regs.TZSEL.bit.OSHT2 0x6852 %B16 #MASK=0x200
EPwm2Regs.TZSEL.bit.OSHT3 0x6852 %B16 #MASK=0x400
EPwm2Regs.TZSEL.bit.OSHT4 0x6852 %B16 #MASK=0x800
EPwm2Regs.TZSEL.bit.OSHT5 0x6852 %B16 #MASK=0x1000
EPwm2Regs.TZSEL.bit.OSHT6 0x6852 %B16 #MASK=0x2000
EPwm3Regs.AQCTLA.all 0x688B %U16 #Unsigned
EPwm3Regs.AQCTLA.bit.CAD 0x688B %B16 #MASK=0xC0
EPwm3Regs.AQCTLA.bit.CAU 0x688B %B16 #MASK=0x30
EPwm3Regs.AQCTLA.bit.CBD 0x688B %B16 #MASK=0xC00
EPwm3Regs.AQCTLA.bit.CBU 0x688B %B16 #MASK=0x300
EPwm3Regs.AQCTLA.bit.PRD 0x688B %B16 #MASK=0xC
EPwm3Regs.AQCTLA.bit.rsvd 0x688B %B16 #MASK=0xF000
EPwm3Regs.AQCTLA.bit.ZRO 0x688B %B16 #MASK=0x3
EPwm3Regs.AQCTLB.all 0x688C %U16 #Unsigned
EPwm3Regs.AQCTLB.bit.CAD 0x688C %B16 #MASK=0xC0
EPwm3Regs.AQCTLB.bit.CAU 0x688C %B16 #MASK=0x30
EPwm3Regs.AQCTLB.bit.CBD 0x688C %B16 #MASK=0xC00
EPwm3Regs.AQCTLB.bit.CBU 0x688C %B16 #MASK=0x300
EPwm3Regs.AQCTLB.bit.PRD 0x688C %B16 #MASK=0xC
EPwm3Regs.AQCTLB.bit.rsvd 0x688C %B16 #MASK=0xF000
EPwm3Regs.AQCTLB.bit.ZRO 0x688C %B16 #MASK=0x3
EPwm3Regs.AQCSFRC.all 0x688E %U16 #Unsigned
EPwm3Regs.AQCSFRC.bit.CSFA 0x688E %B16 #MASK=0x3
EPwm3Regs.AQCSFRC.bit.CSFB 0x688E %B16 #MASK=0xC
EPwm3Regs.AQCSFRC.bit.rsvd1 0x688E %B16 #MASK=0xFFF0
EPwm3Regs.AQSFRC.all 0x688D %U16 #Unsigned
EPwm3Regs.AQSFRC.bit.ACTSFA 0x688D %B16 #MASK=0x3
EPwm3Regs.AQSFRC.bit.ACTSFB 0x688D %B16 #MASK=0x18
EPwm3Regs.AQSFRC.bit.OTSFA 0x688D %B16 #MASK=0x4
EPwm3Regs.AQSFRC.bit.OTSFB 0x688D %B16 #MASK=0x20
EPwm3Regs.AQSFRC.bit.RLDCSF 0x688D %B16 #MASK=0xC0
EPwm3Regs.AQSFRC.bit.rsvd1 0x688D %B16 #MASK=0xFF00
EPwm3Regs.CMPA.all 0x6888 %U32 #Unsigned
EPwm3Regs.CMPA.half.CMPA 0x6889 %U16 #Unsigned
EPwm3Regs.CMPA.half.CMPAHR 0x6888 %U16 #Unsigned
EPwm3Regs.CMPAM.all 0x68AC %U32 #Unsigned
EPwm3Regs.CMPAM.half.CMPA 0x68AD %U16 #Unsigned
EPwm3Regs.CMPAM.half.CMPAHR 0x68AC %U16 #Unsigned
EPwm3Regs.CMPB 0x688A %U16 #Unsigned
EPwm3Regs.CMPCTL.all 0x6887 %U16 #Unsigned
EPwm3Regs.CMPCTL.bit.LOADAMODE 0x6887 %B16 #MASK=0x3
EPwm3Regs.CMPCTL.bit.LOADBMODE 0x6887 %B16 #MASK=0xC
EPwm3Regs.CMPCTL.bit.rsvd1 0x6887 %B16 #MASK=0x20
EPwm3Regs.CMPCTL.bit.rsvd2 0x6887 %B16 #MASK=0x80
EPwm3Regs.CMPCTL.bit.rsvd3 0x6887 %B16 #MASK=0xFC00
EPwm3Regs.CMPCTL.bit.SHDWAFULL 0x6887 %B16 #MASK=0x100
EPwm3Regs.CMPCTL.bit.SHDWAMODE 0x6887 %B16 #MASK=0x10
EPwm3Regs.CMPCTL.bit.SHDWBFULL 0x6887 %B16 #MASK=0x200
EPwm3Regs.CMPCTL.bit.SHDWBMODE 0x6887 %B16 #MASK=0x40
EPwm3Regs.DBCTL.all 0x688F %U16 #Unsigned
EPwm3Regs.DBCTL.bit.HALFCYCLE 0x688F %B16 #MASK=0x8000
EPwm3Regs.DBCTL.bit.IN_MODE 0x688F %B16 #MASK=0x30
EPwm3Regs.DBCTL.bit.OUT_MODE 0x688F %B16 #MASK=0x3
EPwm3Regs.DBCTL.bit.POLSEL 0x688F %B16 #MASK=0xC
EPwm3Regs.DBCTL.bit.rsvd1 0x688F %B16 #MASK=0x7FC0
EPwm3Regs.DBFED 0x6891 %U16 #Unsigned
EPwm3Regs.DBRED 0x6890 %U16 #Unsigned
EPwm3Regs.DCACTL.all 0x68B1 %U16 #Unsigned
EPwm3Regs.DCACTL.bit.EVT1FRCSYNCSEL 0x68B1 %B16 #MASK=0x2
EPwm3Regs.DCACTL.bit.EVT1SOCE 0x68B1 %B16 #MASK=0x4
EPwm3Regs.DCACTL.bit.EVT1SRCSEL 0x68B1 %B16 #MASK=0x1
EPwm3Regs.DCACTL.bit.EVT1SYNCE 0x68B1 %B16 #MASK=0x8
EPwm3Regs.DCACTL.bit.EVT2FRCSYNCSEL 0x68B1 %B16 #MASK=0x200
EPwm3Regs.DCACTL.bit.EVT2SRCSEL 0x68B1 %B16 #MASK=0x100
EPwm3Regs.DCACTL.bit.rsvd1 0x68B1 %B16 #MASK=0xF0
EPwm3Regs.DCACTL.bit.rsvd2 0x68B1 %B16 #MASK=0xFC00
EPwm3Regs.DCBCTL.all 0x68B2 %U16 #Unsigned
EPwm3Regs.DCBCTL.bit.EVT1FRCSYNCSEL 0x68B2 %B16 #MASK=0x2
EPwm3Regs.DCBCTL.bit.EVT1SOCE 0x68B2 %B16 #MASK=0x4
EPwm3Regs.DCBCTL.bit.EVT1SRCSEL 0x68B2 %B16 #MASK=0x1
EPwm3Regs.DCBCTL.bit.EVT1SYNCE 0x68B2 %B16 #MASK=0x8
EPwm3Regs.DCBCTL.bit.EVT2FRCSYNCSEL 0x68B2 %B16 #MASK=0x200
EPwm3Regs.DCBCTL.bit.EVT2SRCSEL 0x68B2 %B16 #MASK=0x100
EPwm3Regs.DCBCTL.bit.rsvd1 0x68B2 %B16 #MASK=0xF0
EPwm3Regs.DCBCTL.bit.rsvd2 0x68B2 %B16 #MASK=0xFC00
EPwm3Regs.DCCAP 0x68B9 %U16 #Unsigned
EPwm3Regs.DCCAPCTL.all 0x68B4 %U16 #Unsigned
EPwm3Regs.DCCAPCTL.bit.CAPE 0x68B4 %B16 #MASK=0x1
EPwm3Regs.DCCAPCTL.bit.rsvd 0x68B4 %B16 #MASK=0xFFFC
EPwm3Regs.DCCAPCTL.bit.SHDWMODE 0x68B4 %B16 #MASK=0x2
EPwm3Regs.DCFCTL.all 0x68B3 %U16 #Unsigned
EPwm3Regs.DCFCTL.bit.BLANKE 0x68B3 %B16 #MASK=0x4
EPwm3Regs.DCFCTL.bit.BLANKINV 0x68B3 %B16 #MASK=0x8
EPwm3Regs.DCFCTL.bit.PULSESEL 0x68B3 %B16 #MASK=0x30
EPwm3Regs.DCFCTL.bit.rsvd 0x68B3 %B16 #MASK=0xFFC0
EPwm3Regs.DCFCTL.bit.SRCSEL 0x68B3 %B16 #MASK=0x3
EPwm3Regs.DCFOFFSET 0x68B5 %U16 #Unsigned
EPwm3Regs.DCFOFFSETCNT 0x68B6 %U16 #Unsigned
EPwm3Regs.DCFWINDOW 0x68B7 %U16 #Unsigned
EPwm3Regs.DCFWINDOWCNT 0x68B8 %U16 #Unsigned
EPwm3Regs.DCTRIPSEL.all 0x68B0 %U16 #Unsigned
EPwm3Regs.DCTRIPSEL.bit.DCAHCOMPSEL 0x68B0 %B16 #MASK=0xF
EPwm3Regs.DCTRIPSEL.bit.DCALCOMPSEL 0x68B0 %B16 #MASK=0xF0
EPwm3Regs.DCTRIPSEL.bit.DCBHCOMPSEL 0x68B0 %B16 #MASK=0xF00
EPwm3Regs.DCTRIPSEL.bit.DCBLCOMPSEL 0x68B0 %B16 #MASK=0xF000
EPwm3Regs.ETCLR.all 0x689C %U16 #Unsigned
EPwm3Regs.ETCLR.bit.INT 0x689C %B16 #MASK=0x1
EPwm3Regs.ETCLR.bit.rsvd1 0x689C %B16 #MASK=0x2
EPwm3Regs.ETCLR.bit.rsvd2 0x689C %B16 #MASK=0xFFF0
EPwm3Regs.ETCLR.bit.SOCA 0x689C %B16 #MASK=0x4
EPwm3Regs.ETCLR.bit.SOCB 0x689C %B16 #MASK=0x8
EPwm3Regs.ETFLG.all 0x689B %U16 #Unsigned
EPwm3Regs.ETFLG.bit.INT 0x689B %B16 #MASK=0x1
EPwm3Regs.ETFLG.bit.rsvd1 0x689B %B16 #MASK=0x2
EPwm3Regs.ETFLG.bit.rsvd2 0x689B %B16 #MASK=0xFFF0
EPwm3Regs.ETFLG.bit.SOCA 0x689B %B16 #MASK=0x4
EPwm3Regs.ETFLG.bit.SOCB 0x689B %B16 #MASK=0x8
EPwm3Regs.ETFRC.all 0x689D %U16 #Unsigned
EPwm3Regs.ETFRC.bit.INT 0x689D %B16 #MASK=0x1
EPwm3Regs.ETFRC.bit.rsvd1 0x689D %B16 #MASK=0x2
EPwm3Regs.ETFRC.bit.rsvd2 0x689D %B16 #MASK=0xFFF0
EPwm3Regs.ETFRC.bit.SOCA 0x689D %B16 #MASK=0x4
EPwm3Regs.ETFRC.bit.SOCB 0x689D %B16 #MASK=0x8
EPwm3Regs.ETPS.all 0x689A %U16 #Unsigned
EPwm3Regs.ETPS.bit.INTCNT 0x689A %B16 #MASK=0xC
EPwm3Regs.ETPS.bit.INTPRD 0x689A %B16 #MASK=0x3
EPwm3Regs.ETPS.bit.rsvd1 0x689A %B16 #MASK=0xF0
EPwm3Regs.ETPS.bit.SOCACNT 0x689A %B16 #MASK=0xC00
EPwm3Regs.ETPS.bit.SOCAPRD 0x689A %B16 #MASK=0x300
EPwm3Regs.ETPS.bit.SOCBCNT 0x689A %B16 #MASK=0xC000
EPwm3Regs.ETPS.bit.SOCBPRD 0x689A %B16 #MASK=0x3000
EPwm3Regs.ETSEL.all 0x6899 %U16 #Unsigned
EPwm3Regs.ETSEL.bit.INTEN 0x6899 %B16 #MASK=0x8
EPwm3Regs.ETSEL.bit.INTSEL 0x6899 %B16 #MASK=0x7
EPwm3Regs.ETSEL.bit.rsvd1 0x6899 %B16 #MASK=0xF0
EPwm3Regs.ETSEL.bit.SOCAEN 0x6899 %B16 #MASK=0x800
EPwm3Regs.ETSEL.bit.SOCASEL 0x6899 %B16 #MASK=0x700
EPwm3Regs.ETSEL.bit.SOCBEN 0x6899 %B16 #MASK=0x8000
EPwm3Regs.ETSEL.bit.SOCBSEL 0x6899 %B16 #MASK=0x7000
EPwm3Regs.HRCNFG.all 0x68A0 %U16 #Unsigned
EPwm3Regs.HRCNFG.bit.AUTOCONV 0x68A0 %B16 #MASK=0x40
EPwm3Regs.HRCNFG.bit.CTLMODE 0x68A0 %B16 #MASK=0x4
EPwm3Regs.HRCNFG.bit.EDGMODE 0x68A0 %B16 #MASK=0x3
EPwm3Regs.HRCNFG.bit.HRLOAD 0x68A0 %B16 #MASK=0x18
EPwm3Regs.HRCNFG.bit.rsvd1 0x68A0 %B16 #MASK=0xFF00
EPwm3Regs.HRCNFG.bit.SELOUTB 0x68A0 %B16 #MASK=0x20
EPwm3Regs.HRCNFG.bit.SWAPAB 0x68A0 %B16 #MASK=0x80
EPwm3Regs.HRMSTEP 0x68A6 %U16 #Unsigned
EPwm3Regs.HRPCTL.all 0x68A8 %U16 #Unsigned
EPwm3Regs.HRPCTL.bit.HRPE 0x68A8 %B16 #MASK=0x1
EPwm3Regs.HRPCTL.bit.rsvd1 0x68A8 %B16 #MASK=0x2
EPwm3Regs.HRPCTL.bit.rsvd2 0x68A8 %B16 #MASK=0xFFF8
EPwm3Regs.HRPCTL.bit.TBPHSHRLOADE 0x68A8 %B16 #MASK=0x4
EPwm3Regs.HRPWR.all 0x68A1 %U16 #Unsigned
EPwm3Regs.HRPWR.bit.MEPOFF 0x68A1 %B16 #MASK=0x3C0
EPwm3Regs.HRPWR.bit.rsvd1 0x68A1 %B16 #MASK=0x3F
EPwm3Regs.HRPWR.bit.rsvd2 0x68A1 %B16 #MASK=0xFC00
EPwm3Regs.PCCTL.all 0x689E %U16 #Unsigned
EPwm3Regs.PCCTL.bit.CHPDUTY 0x689E %B16 #MASK=0x700
EPwm3Regs.PCCTL.bit.CHPEN 0x689E %B16 #MASK=0x1
EPwm3Regs.PCCTL.bit.CHPFREQ 0x689E %B16 #MASK=0xE0
EPwm3Regs.PCCTL.bit.OSHTWTH 0x689E %B16 #MASK=0x1E
EPwm3Regs.PCCTL.bit.rsvd1 0x689E %B16 #MASK=0xF800
EPwm3Regs.rsvd3 0x689F %U16 #Unsigned
EPwm3Regs.rsvd4[0] 0x68A2 %U16 #Unsigned
EPwm3Regs.rsvd4[1] 0x68A3 %U16 #Unsigned
EPwm3Regs.rsvd4[2] 0x68A4 %U16 #Unsigned
EPwm3Regs.rsvd4[3] 0x68A5 %U16 #Unsigned
EPwm3Regs.rsvd5 0x68A7 %U16 #Unsigned
EPwm3Regs.rsvd6 0x68A9 %U16 #Unsigned
EPwm3Regs.rsvd7[0] 0x68AE %U16 #Unsigned
EPwm3Regs.rsvd7[1] 0x68AF %U16 #Unsigned
EPwm3Regs.rsvd8[0] 0x68BA %U16 #Unsigned
EPwm3Regs.rsvd8[1] 0x68BB %U16 #Unsigned
EPwm3Regs.rsvd8[2] 0x68BC %U16 #Unsigned
EPwm3Regs.rsvd8[3] 0x68BD %U16 #Unsigned
EPwm3Regs.rsvd8[4] 0x68BE %U16 #Unsigned
EPwm3Regs.rsvd8[5] 0x68BF %U16 #Unsigned
EPwm3Regs.TBCTL.all 0x6880 %U16 #Unsigned
EPwm3Regs.TBCTL.bit.CLKDIV 0x6880 %B16 #MASK=0x1C00
EPwm3Regs.TBCTL.bit.CTRMODE 0x6880 %B16 #MASK=0x3
EPwm3Regs.TBCTL.bit.FREE_SOFT 0x6880 %B16 #MASK=0xC000
EPwm3Regs.TBCTL.bit.HSPCLKDIV 0x6880 %B16 #MASK=0x380
EPwm3Regs.TBCTL.bit.PHSDIR 0x6880 %B16 #MASK=0x2000
EPwm3Regs.TBCTL.bit.PHSEN 0x6880 %B16 #MASK=0x4
EPwm3Regs.TBCTL.bit.PRDLD 0x6880 %B16 #MASK=0x8
EPwm3Regs.TBCTL.bit.SWFSYNC 0x6880 %B16 #MASK=0x40
EPwm3Regs.TBCTL.bit.SYNCOSEL 0x6880 %B16 #MASK=0x30
EPwm3Regs.TBCTR 0x6884 %U16 #Unsigned
EPwm3Regs.TBPHS.all 0x6882 %U32 #Unsigned
EPwm3Regs.TBPHS.half.TBPHS 0x6883 %U16 #Unsigned
EPwm3Regs.TBPHS.half.TBPHSHR 0x6882 %U16 #Unsigned
EPwm3Regs.TBPRD 0x6885 %U16 #Unsigned
EPwm3Regs.TBPRDHR 0x6886 %U16 #Unsigned
EPwm3Regs.TBPRDM.all 0x68AA %U32 #Unsigned
EPwm3Regs.TBPRDM.half.TBPRD 0x68AB %U16 #Unsigned
EPwm3Regs.TBPRDM.half.TBPRDHR 0x68AA %U16 #Unsigned
EPwm3Regs.TBSTS.all 0x6881 %U16 #Unsigned
EPwm3Regs.TBSTS.bit.CTRDIR 0x6881 %B16 #MASK=0x1
EPwm3Regs.TBSTS.bit.CTRMAX 0x6881 %B16 #MASK=0x4
EPwm3Regs.TBSTS.bit.rsvd1 0x6881 %B16 #MASK=0xFFF8
EPwm3Regs.TBSTS.bit.SYNCI 0x6881 %B16 #MASK=0x2
EPwm3Regs.TZCLR.all 0x6897 %U16 #Unsigned
EPwm3Regs.TZCLR.bit.CBC 0x6897 %B16 #MASK=0x2
EPwm3Regs.TZCLR.bit.DCAEVT1 0x6897 %B16 #MASK=0x8
EPwm3Regs.TZCLR.bit.DCAEVT2 0x6897 %B16 #MASK=0x10
EPwm3Regs.TZCLR.bit.DCBEVT1 0x6897 %B16 #MASK=0x20
EPwm3Regs.TZCLR.bit.DCBEVT2 0x6897 %B16 #MASK=0x40
EPwm3Regs.TZCLR.bit.INT 0x6897 %B16 #MASK=0x1
EPwm3Regs.TZCLR.bit.OST 0x6897 %B16 #MASK=0x4
EPwm3Regs.TZCLR.bit.rsvd2 0x6897 %B16 #MASK=0xFF80
EPwm3Regs.TZCTL.all 0x6894 %U16 #Unsigned
EPwm3Regs.TZCTL.bit.DCAEVT1 0x6894 %B16 #MASK=0x30
EPwm3Regs.TZCTL.bit.DCAEVT2 0x6894 %B16 #MASK=0xC0
EPwm3Regs.TZCTL.bit.DCBEVT1 0x6894 %B16 #MASK=0x300
EPwm3Regs.TZCTL.bit.DCBEVT2 0x6894 %B16 #MASK=0xC00
EPwm3Regs.TZCTL.bit.rsvd 0x6894 %B16 #MASK=0xF000
EPwm3Regs.TZCTL.bit.TZA 0x6894 %B16 #MASK=0x3
EPwm3Regs.TZCTL.bit.TZB 0x6894 %B16 #MASK=0xC
EPwm3Regs.TZDCSEL.all 0x6893 %U16 #Unsigned
EPwm3Regs.TZDCSEL.bit.DCAEVT1 0x6893 %B16 #MASK=0x7
EPwm3Regs.TZDCSEL.bit.DCAEVT2 0x6893 %B16 #MASK=0x38
EPwm3Regs.TZDCSEL.bit.DCBEVT1 0x6893 %B16 #MASK=0x1C0
EPwm3Regs.TZDCSEL.bit.DCBEVT2 0x6893 %B16 #MASK=0xE00
EPwm3Regs.TZDCSEL.bit.rsvd1 0x6893 %B16 #MASK=0xF000
EPwm3Regs.TZEINT.all 0x6895 %U16 #Unsigned
EPwm3Regs.TZEINT.bit.CBC 0x6895 %B16 #MASK=0x2
EPwm3Regs.TZEINT.bit.DCAEVT1 0x6895 %B16 #MASK=0x8
EPwm3Regs.TZEINT.bit.DCAEVT2 0x6895 %B16 #MASK=0x10
EPwm3Regs.TZEINT.bit.DCBEVT1 0x6895 %B16 #MASK=0x20
EPwm3Regs.TZEINT.bit.DCBEVT2 0x6895 %B16 #MASK=0x40
EPwm3Regs.TZEINT.bit.OST 0x6895 %B16 #MASK=0x4
EPwm3Regs.TZEINT.bit.rsvd1 0x6895 %B16 #MASK=0x1
EPwm3Regs.TZEINT.bit.rsvd2 0x6895 %B16 #MASK=0xFF80
EPwm3Regs.TZFLG.all 0x6896 %U16 #Unsigned
EPwm3Regs.TZFLG.bit.CBC 0x6896 %B16 #MASK=0x2
EPwm3Regs.TZFLG.bit.DCAEVT1 0x6896 %B16 #MASK=0x8
EPwm3Regs.TZFLG.bit.DCAEVT2 0x6896 %B16 #MASK=0x10
EPwm3Regs.TZFLG.bit.DCBEVT1 0x6896 %B16 #MASK=0x20
EPwm3Regs.TZFLG.bit.DCBEVT2 0x6896 %B16 #MASK=0x40
EPwm3Regs.TZFLG.bit.INT 0x6896 %B16 #MASK=0x1
EPwm3Regs.TZFLG.bit.OST 0x6896 %B16 #MASK=0x4
EPwm3Regs.TZFLG.bit.rsvd2 0x6896 %B16 #MASK=0xFF80
EPwm3Regs.TZFRC.all 0x6898 %U16 #Unsigned
EPwm3Regs.TZFRC.bit.CBC 0x6898 %B16 #MASK=0x2
EPwm3Regs.TZFRC.bit.DCAEVT1 0x6898 %B16 #MASK=0x8
EPwm3Regs.TZFRC.bit.DCAEVT2 0x6898 %B16 #MASK=0x10
EPwm3Regs.TZFRC.bit.DCBEVT1 0x6898 %B16 #MASK=0x20
EPwm3Regs.TZFRC.bit.DCBEVT2 0x6898 %B16 #MASK=0x40
EPwm3Regs.TZFRC.bit.OST 0x6898 %B16 #MASK=0x4
EPwm3Regs.TZFRC.bit.rsvd1 0x6898 %B16 #MASK=0x1
EPwm3Regs.TZFRC.bit.rsvd2 0x6898 %B16 #MASK=0xFF80
EPwm3Regs.TZSEL.all 0x6892 %U16 #Unsigned
EPwm3Regs.TZSEL.bit.CBC1 0x6892 %B16 #MASK=0x1
EPwm3Regs.TZSEL.bit.CBC2 0x6892 %B16 #MASK=0x2
EPwm3Regs.TZSEL.bit.CBC3 0x6892 %B16 #MASK=0x4
EPwm3Regs.TZSEL.bit.CBC4 0x6892 %B16 #MASK=0x8
EPwm3Regs.TZSEL.bit.CBC5 0x6892 %B16 #MASK=0x10
EPwm3Regs.TZSEL.bit.CBC6 0x6892 %B16 #MASK=0x20
EPwm3Regs.TZSEL.bit.DCAEVT1 0x6892 %B16 #MASK=0x4000
EPwm3Regs.TZSEL.bit.DCAEVT2 0x6892 %B16 #MASK=0x40
EPwm3Regs.TZSEL.bit.DCBEVT1 0x6892 %B16 #MASK=0x8000
EPwm3Regs.TZSEL.bit.DCBEVT2 0x6892 %B16 #MASK=0x80
EPwm3Regs.TZSEL.bit.OSHT1 0x6892 %B16 #MASK=0x100
EPwm3Regs.TZSEL.bit.OSHT2 0x6892 %B16 #MASK=0x200
EPwm3Regs.TZSEL.bit.OSHT3 0x6892 %B16 #MASK=0x400
EPwm3Regs.TZSEL.bit.OSHT4 0x6892 %B16 #MASK=0x800
EPwm3Regs.TZSEL.bit.OSHT5 0x6892 %B16 #MASK=0x1000
EPwm3Regs.TZSEL.bit.OSHT6 0x6892 %B16 #MASK=0x2000
EPwm4Regs.AQCTLA.all 0x68CB %U16 #Unsigned
EPwm4Regs.AQCTLA.bit.CAD 0x68CB %B16 #MASK=0xC0
EPwm4Regs.AQCTLA.bit.CAU 0x68CB %B16 #MASK=0x30
EPwm4Regs.AQCTLA.bit.CBD 0x68CB %B16 #MASK=0xC00
EPwm4Regs.AQCTLA.bit.CBU 0x68CB %B16 #MASK=0x300
EPwm4Regs.AQCTLA.bit.PRD 0x68CB %B16 #MASK=0xC
EPwm4Regs.AQCTLA.bit.rsvd 0x68CB %B16 #MASK=0xF000
EPwm4Regs.AQCTLA.bit.ZRO 0x68CB %B16 #MASK=0x3
EPwm4Regs.AQCTLB.all 0x68CC %U16 #Unsigned
EPwm4Regs.AQCTLB.bit.CAD 0x68CC %B16 #MASK=0xC0
EPwm4Regs.AQCTLB.bit.CAU 0x68CC %B16 #MASK=0x30
EPwm4Regs.AQCTLB.bit.CBD 0x68CC %B16 #MASK=0xC00
EPwm4Regs.AQCTLB.bit.CBU 0x68CC %B16 #MASK=0x300
EPwm4Regs.AQCTLB.bit.PRD 0x68CC %B16 #MASK=0xC
EPwm4Regs.AQCTLB.bit.rsvd 0x68CC %B16 #MASK=0xF000
EPwm4Regs.AQCTLB.bit.ZRO 0x68CC %B16 #MASK=0x3
EPwm4Regs.AQCSFRC.all 0x68CE %U16 #Unsigned
EPwm4Regs.AQCSFRC.bit.CSFA 0x68CE %B16 #MASK=0x3
EPwm4Regs.AQCSFRC.bit.CSFB 0x68CE %B16 #MASK=0xC
EPwm4Regs.AQCSFRC.bit.rsvd1 0x68CE %B16 #MASK=0xFFF0
EPwm4Regs.AQSFRC.all 0x68CD %U16 #Unsigned
EPwm4Regs.AQSFRC.bit.ACTSFA 0x68CD %B16 #MASK=0x3
EPwm4Regs.AQSFRC.bit.ACTSFB 0x68CD %B16 #MASK=0x18
EPwm4Regs.AQSFRC.bit.OTSFA 0x68CD %B16 #MASK=0x4
EPwm4Regs.AQSFRC.bit.OTSFB 0x68CD %B16 #MASK=0x20
EPwm4Regs.AQSFRC.bit.RLDCSF 0x68CD %B16 #MASK=0xC0
EPwm4Regs.AQSFRC.bit.rsvd1 0x68CD %B16 #MASK=0xFF00
EPwm4Regs.CMPA.all 0x68C8 %U32 #Unsigned
EPwm4Regs.CMPA.half.CMPA 0x68C9 %U16 #Unsigned
EPwm4Regs.CMPA.half.CMPAHR 0x68C8 %U16 #Unsigned
EPwm4Regs.CMPAM.all 0x68EC %U32 #Unsigned
EPwm4Regs.CMPAM.half.CMPA 0x68ED %U16 #Unsigned
EPwm4Regs.CMPAM.half.CMPAHR 0x68EC %U16 #Unsigned
EPwm4Regs.CMPB 0x68CA %U16 #Unsigned
EPwm4Regs.CMPCTL.all 0x68C7 %U16 #Unsigned
EPwm4Regs.CMPCTL.bit.LOADAMODE 0x68C7 %B16 #MASK=0x3
EPwm4Regs.CMPCTL.bit.LOADBMODE 0x68C7 %B16 #MASK=0xC
EPwm4Regs.CMPCTL.bit.rsvd1 0x68C7 %B16 #MASK=0x20
EPwm4Regs.CMPCTL.bit.rsvd2 0x68C7 %B16 #MASK=0x80
EPwm4Regs.CMPCTL.bit.rsvd3 0x68C7 %B16 #MASK=0xFC00
EPwm4Regs.CMPCTL.bit.SHDWAFULL 0x68C7 %B16 #MASK=0x100
EPwm4Regs.CMPCTL.bit.SHDWAMODE 0x68C7 %B16 #MASK=0x10
EPwm4Regs.CMPCTL.bit.SHDWBFULL 0x68C7 %B16 #MASK=0x200
EPwm4Regs.CMPCTL.bit.SHDWBMODE 0x68C7 %B16 #MASK=0x40
EPwm4Regs.DBCTL.all 0x68CF %U16 #Unsigned
EPwm4Regs.DBCTL.bit.HALFCYCLE 0x68CF %B16 #MASK=0x8000
EPwm4Regs.DBCTL.bit.IN_MODE 0x68CF %B16 #MASK=0x30
EPwm4Regs.DBCTL.bit.OUT_MODE 0x68CF %B16 #MASK=0x3
EPwm4Regs.DBCTL.bit.POLSEL 0x68CF %B16 #MASK=0xC
EPwm4Regs.DBCTL.bit.rsvd1 0x68CF %B16 #MASK=0x7FC0
EPwm4Regs.DBFED 0x68D1 %U16 #Unsigned
EPwm4Regs.DBRED 0x68D0 %U16 #Unsigned
EPwm4Regs.DCACTL.all 0x68F1 %U16 #Unsigned
EPwm4Regs.DCACTL.bit.EVT1FRCSYNCSEL 0x68F1 %B16 #MASK=0x2
EPwm4Regs.DCACTL.bit.EVT1SOCE 0x68F1 %B16 #MASK=0x4
EPwm4Regs.DCACTL.bit.EVT1SRCSEL 0x68F1 %B16 #MASK=0x1
EPwm4Regs.DCACTL.bit.EVT1SYNCE 0x68F1 %B16 #MASK=0x8
EPwm4Regs.DCACTL.bit.EVT2FRCSYNCSEL 0x68F1 %B16 #MASK=0x200
EPwm4Regs.DCACTL.bit.EVT2SRCSEL 0x68F1 %B16 #MASK=0x100
EPwm4Regs.DCACTL.bit.rsvd1 0x68F1 %B16 #MASK=0xF0
EPwm4Regs.DCACTL.bit.rsvd2 0x68F1 %B16 #MASK=0xFC00
EPwm4Regs.DCBCTL.all 0x68F2 %U16 #Unsigned
EPwm4Regs.DCBCTL.bit.EVT1FRCSYNCSEL 0x68F2 %B16 #MASK=0x2
EPwm4Regs.DCBCTL.bit.EVT1SOCE 0x68F2 %B16 #MASK=0x4
EPwm4Regs.DCBCTL.bit.EVT1SRCSEL 0x68F2 %B16 #MASK=0x1
EPwm4Regs.DCBCTL.bit.EVT1SYNCE 0x68F2 %B16 #MASK=0x8
EPwm4Regs.DCBCTL.bit.EVT2FRCSYNCSEL 0x68F2 %B16 #MASK=0x200
EPwm4Regs.DCBCTL.bit.EVT2SRCSEL 0x68F2 %B16 #MASK=0x100
EPwm4Regs.DCBCTL.bit.rsvd1 0x68F2 %B16 #MASK=0xF0
EPwm4Regs.DCBCTL.bit.rsvd2 0x68F2 %B16 #MASK=0xFC00
EPwm4Regs.DCCAP 0x68F9 %U16 #Unsigned
EPwm4Regs.DCCAPCTL.all 0x68F4 %U16 #Unsigned
EPwm4Regs.DCCAPCTL.bit.CAPE 0x68F4 %B16 #MASK=0x1
EPwm4Regs.DCCAPCTL.bit.rsvd 0x68F4 %B16 #MASK=0xFFFC
EPwm4Regs.DCCAPCTL.bit.SHDWMODE 0x68F4 %B16 #MASK=0x2
EPwm4Regs.DCFCTL.all 0x68F3 %U16 #Unsigned
EPwm4Regs.DCFCTL.bit.BLANKE 0x68F3 %B16 #MASK=0x4
EPwm4Regs.DCFCTL.bit.BLANKINV 0x68F3 %B16 #MASK=0x8
EPwm4Regs.DCFCTL.bit.PULSESEL 0x68F3 %B16 #MASK=0x30
EPwm4Regs.DCFCTL.bit.rsvd 0x68F3 %B16 #MASK=0xFFC0
EPwm4Regs.DCFCTL.bit.SRCSEL 0x68F3 %B16 #MASK=0x3
EPwm4Regs.DCFOFFSET 0x68F5 %U16 #Unsigned
EPwm4Regs.DCFOFFSETCNT 0x68F6 %U16 #Unsigned
EPwm4Regs.DCFWINDOW 0x68F7 %U16 #Unsigned
EPwm4Regs.DCFWINDOWCNT 0x68F8 %U16 #Unsigned
EPwm4Regs.DCTRIPSEL.all 0x68F0 %U16 #Unsigned
EPwm4Regs.DCTRIPSEL.bit.DCAHCOMPSEL 0x68F0 %B16 #MASK=0xF
EPwm4Regs.DCTRIPSEL.bit.DCALCOMPSEL 0x68F0 %B16 #MASK=0xF0
EPwm4Regs.DCTRIPSEL.bit.DCBHCOMPSEL 0x68F0 %B16 #MASK=0xF00
EPwm4Regs.DCTRIPSEL.bit.DCBLCOMPSEL 0x68F0 %B16 #MASK=0xF000
EPwm4Regs.ETCLR.all 0x68DC %U16 #Unsigned
EPwm4Regs.ETCLR.bit.INT 0x68DC %B16 #MASK=0x1
EPwm4Regs.ETCLR.bit.rsvd1 0x68DC %B16 #MASK=0x2
EPwm4Regs.ETCLR.bit.rsvd2 0x68DC %B16 #MASK=0xFFF0
EPwm4Regs.ETCLR.bit.SOCA 0x68DC %B16 #MASK=0x4
EPwm4Regs.ETCLR.bit.SOCB 0x68DC %B16 #MASK=0x8
EPwm4Regs.ETFLG.all 0x68DB %U16 #Unsigned
EPwm4Regs.ETFLG.bit.INT 0x68DB %B16 #MASK=0x1
EPwm4Regs.ETFLG.bit.rsvd1 0x68DB %B16 #MASK=0x2
EPwm4Regs.ETFLG.bit.rsvd2 0x68DB %B16 #MASK=0xFFF0
EPwm4Regs.ETFLG.bit.SOCA 0x68DB %B16 #MASK=0x4
EPwm4Regs.ETFLG.bit.SOCB 0x68DB %B16 #MASK=0x8
EPwm4Regs.ETFRC.all 0x68DD %U16 #Unsigned
EPwm4Regs.ETFRC.bit.INT 0x68DD %B16 #MASK=0x1
EPwm4Regs.ETFRC.bit.rsvd1 0x68DD %B16 #MASK=0x2
EPwm4Regs.ETFRC.bit.rsvd2 0x68DD %B16 #MASK=0xFFF0
EPwm4Regs.ETFRC.bit.SOCA 0x68DD %B16 #MASK=0x4
EPwm4Regs.ETFRC.bit.SOCB 0x68DD %B16 #MASK=0x8
EPwm4Regs.ETPS.all 0x68DA %U16 #Unsigned
EPwm4Regs.ETPS.bit.INTCNT 0x68DA %B16 #MASK=0xC
EPwm4Regs.ETPS.bit.INTPRD 0x68DA %B16 #MASK=0x3
EPwm4Regs.ETPS.bit.rsvd1 0x68DA %B16 #MASK=0xF0
EPwm4Regs.ETPS.bit.SOCACNT 0x68DA %B16 #MASK=0xC00
EPwm4Regs.ETPS.bit.SOCAPRD 0x68DA %B16 #MASK=0x300
EPwm4Regs.ETPS.bit.SOCBCNT 0x68DA %B16 #MASK=0xC000
EPwm4Regs.ETPS.bit.SOCBPRD 0x68DA %B16 #MASK=0x3000
EPwm4Regs.ETSEL.all 0x68D9 %U16 #Unsigned
EPwm4Regs.ETSEL.bit.INTEN 0x68D9 %B16 #MASK=0x8
EPwm4Regs.ETSEL.bit.INTSEL 0x68D9 %B16 #MASK=0x7
EPwm4Regs.ETSEL.bit.rsvd1 0x68D9 %B16 #MASK=0xF0
EPwm4Regs.ETSEL.bit.SOCAEN 0x68D9 %B16 #MASK=0x800
EPwm4Regs.ETSEL.bit.SOCASEL 0x68D9 %B16 #MASK=0x700
EPwm4Regs.ETSEL.bit.SOCBEN 0x68D9 %B16 #MASK=0x8000
EPwm4Regs.ETSEL.bit.SOCBSEL 0x68D9 %B16 #MASK=0x7000
EPwm4Regs.HRCNFG.all 0x68E0 %U16 #Unsigned
EPwm4Regs.HRCNFG.bit.AUTOCONV 0x68E0 %B16 #MASK=0x40
EPwm4Regs.HRCNFG.bit.CTLMODE 0x68E0 %B16 #MASK=0x4
EPwm4Regs.HRCNFG.bit.EDGMODE 0x68E0 %B16 #MASK=0x3
EPwm4Regs.HRCNFG.bit.HRLOAD 0x68E0 %B16 #MASK=0x18
EPwm4Regs.HRCNFG.bit.rsvd1 0x68E0 %B16 #MASK=0xFF00
EPwm4Regs.HRCNFG.bit.SELOUTB 0x68E0 %B16 #MASK=0x20
EPwm4Regs.HRCNFG.bit.SWAPAB 0x68E0 %B16 #MASK=0x80
EPwm4Regs.HRMSTEP 0x68E6 %U16 #Unsigned
EPwm4Regs.HRPCTL.all 0x68E8 %U16 #Unsigned
EPwm4Regs.HRPCTL.bit.HRPE 0x68E8 %B16 #MASK=0x1
EPwm4Regs.HRPCTL.bit.rsvd1 0x68E8 %B16 #MASK=0x2
EPwm4Regs.HRPCTL.bit.rsvd2 0x68E8 %B16 #MASK=0xFFF8
EPwm4Regs.HRPCTL.bit.TBPHSHRLOADE 0x68E8 %B16 #MASK=0x4
EPwm4Regs.HRPWR.all 0x68E1 %U16 #Unsigned
EPwm4Regs.HRPWR.bit.MEPOFF 0x68E1 %B16 #MASK=0x3C0
EPwm4Regs.HRPWR.bit.rsvd1 0x68E1 %B16 #MASK=0x3F
EPwm4Regs.HRPWR.bit.rsvd2 0x68E1 %B16 #MASK=0xFC00
EPwm4Regs.PCCTL.all 0x68DE %U16 #Unsigned
EPwm4Regs.PCCTL.bit.CHPDUTY 0x68DE %B16 #MASK=0x700
EPwm4Regs.PCCTL.bit.CHPEN 0x68DE %B16 #MASK=0x1
EPwm4Regs.PCCTL.bit.CHPFREQ 0x68DE %B16 #MASK=0xE0
EPwm4Regs.PCCTL.bit.OSHTWTH 0x68DE %B16 #MASK=0x1E
EPwm4Regs.PCCTL.bit.rsvd1 0x68DE %B16 #MASK=0xF800
EPwm4Regs.rsvd3 0x68DF %U16 #Unsigned
EPwm4Regs.rsvd4[0] 0x68E2 %U16 #Unsigned
EPwm4Regs.rsvd4[1] 0x68E3 %U16 #Unsigned
EPwm4Regs.rsvd4[2] 0x68E4 %U16 #Unsigned
EPwm4Regs.rsvd4[3] 0x68E5 %U16 #Unsigned
EPwm4Regs.rsvd5 0x68E7 %U16 #Unsigned
EPwm4Regs.rsvd6 0x68E9 %U16 #Unsigned
EPwm4Regs.rsvd7[0] 0x68EE %U16 #Unsigned
EPwm4Regs.rsvd7[1] 0x68EF %U16 #Unsigned
EPwm4Regs.rsvd8[0] 0x68FA %U16 #Unsigned
EPwm4Regs.rsvd8[1] 0x68FB %U16 #Unsigned
EPwm4Regs.rsvd8[2] 0x68FC %U16 #Unsigned
EPwm4Regs.rsvd8[3] 0x68FD %U16 #Unsigned
EPwm4Regs.rsvd8[4] 0x68FE %U16 #Unsigned
EPwm4Regs.rsvd8[5] 0x68FF %U16 #Unsigned
EPwm4Regs.TBCTL.all 0x68C0 %U16 #Unsigned
EPwm4Regs.TBCTL.bit.CLKDIV 0x68C0 %B16 #MASK=0x1C00
EPwm4Regs.TBCTL.bit.CTRMODE 0x68C0 %B16 #MASK=0x3
EPwm4Regs.TBCTL.bit.FREE_SOFT 0x68C0 %B16 #MASK=0xC000
EPwm4Regs.TBCTL.bit.HSPCLKDIV 0x68C0 %B16 #MASK=0x380
EPwm4Regs.TBCTL.bit.PHSDIR 0x68C0 %B16 #MASK=0x2000
EPwm4Regs.TBCTL.bit.PHSEN 0x68C0 %B16 #MASK=0x4
EPwm4Regs.TBCTL.bit.PRDLD 0x68C0 %B16 #MASK=0x8
EPwm4Regs.TBCTL.bit.SWFSYNC 0x68C0 %B16 #MASK=0x40
EPwm4Regs.TBCTL.bit.SYNCOSEL 0x68C0 %B16 #MASK=0x30
EPwm4Regs.TBCTR 0x68C4 %U16 #Unsigned
EPwm4Regs.TBPHS.all 0x68C2 %U32 #Unsigned
EPwm4Regs.TBPHS.half.TBPHS 0x68C3 %U16 #Unsigned
EPwm4Regs.TBPHS.half.TBPHSHR 0x68C2 %U16 #Unsigned
EPwm4Regs.TBPRD 0x68C5 %U16 #Unsigned
EPwm4Regs.TBPRDHR 0x68C6 %U16 #Unsigned
EPwm4Regs.TBPRDM.all 0x68EA %U32 #Unsigned
EPwm4Regs.TBPRDM.half.TBPRD 0x68EB %U16 #Unsigned
EPwm4Regs.TBPRDM.half.TBPRDHR 0x68EA %U16 #Unsigned
EPwm4Regs.TBSTS.all 0x68C1 %U16 #Unsigned
EPwm4Regs.TBSTS.bit.CTRDIR 0x68C1 %B16 #MASK=0x1
EPwm4Regs.TBSTS.bit.CTRMAX 0x68C1 %B16 #MASK=0x4
EPwm4Regs.TBSTS.bit.rsvd1 0x68C1 %B16 #MASK=0xFFF8
EPwm4Regs.TBSTS.bit.SYNCI 0x68C1 %B16 #MASK=0x2
EPwm4Regs.TZCLR.all 0x68D7 %U16 #Unsigned
EPwm4Regs.TZCLR.bit.CBC 0x68D7 %B16 #MASK=0x2
EPwm4Regs.TZCLR.bit.DCAEVT1 0x68D7 %B16 #MASK=0x8
EPwm4Regs.TZCLR.bit.DCAEVT2 0x68D7 %B16 #MASK=0x10
EPwm4Regs.TZCLR.bit.DCBEVT1 0x68D7 %B16 #MASK=0x20
EPwm4Regs.TZCLR.bit.DCBEVT2 0x68D7 %B16 #MASK=0x40
EPwm4Regs.TZCLR.bit.INT 0x68D7 %B16 #MASK=0x1
EPwm4Regs.TZCLR.bit.OST 0x68D7 %B16 #MASK=0x4
EPwm4Regs.TZCLR.bit.rsvd2 0x68D7 %B16 #MASK=0xFF80
EPwm4Regs.TZCTL.all 0x68D4 %U16 #Unsigned
EPwm4Regs.TZCTL.bit.DCAEVT1 0x68D4 %B16 #MASK=0x30
EPwm4Regs.TZCTL.bit.DCAEVT2 0x68D4 %B16 #MASK=0xC0
EPwm4Regs.TZCTL.bit.DCBEVT1 0x68D4 %B16 #MASK=0x300
EPwm4Regs.TZCTL.bit.DCBEVT2 0x68D4 %B16 #MASK=0xC00
EPwm4Regs.TZCTL.bit.rsvd 0x68D4 %B16 #MASK=0xF000
EPwm4Regs.TZCTL.bit.TZA 0x68D4 %B16 #MASK=0x3
EPwm4Regs.TZCTL.bit.TZB 0x68D4 %B16 #MASK=0xC
EPwm4Regs.TZDCSEL.all 0x68D3 %U16 #Unsigned
EPwm4Regs.TZDCSEL.bit.DCAEVT1 0x68D3 %B16 #MASK=0x7
EPwm4Regs.TZDCSEL.bit.DCAEVT2 0x68D3 %B16 #MASK=0x38
EPwm4Regs.TZDCSEL.bit.DCBEVT1 0x68D3 %B16 #MASK=0x1C0
EPwm4Regs.TZDCSEL.bit.DCBEVT2 0x68D3 %B16 #MASK=0xE00
EPwm4Regs.TZDCSEL.bit.rsvd1 0x68D3 %B16 #MASK=0xF000
EPwm4Regs.TZEINT.all 0x68D5 %U16 #Unsigned
EPwm4Regs.TZEINT.bit.CBC 0x68D5 %B16 #MASK=0x2
EPwm4Regs.TZEINT.bit.DCAEVT1 0x68D5 %B16 #MASK=0x8
EPwm4Regs.TZEINT.bit.DCAEVT2 0x68D5 %B16 #MASK=0x10
EPwm4Regs.TZEINT.bit.DCBEVT1 0x68D5 %B16 #MASK=0x20
EPwm4Regs.TZEINT.bit.DCBEVT2 0x68D5 %B16 #MASK=0x40
EPwm4Regs.TZEINT.bit.OST 0x68D5 %B16 #MASK=0x4
EPwm4Regs.TZEINT.bit.rsvd1 0x68D5 %B16 #MASK=0x1
EPwm4Regs.TZEINT.bit.rsvd2 0x68D5 %B16 #MASK=0xFF80
EPwm4Regs.TZFLG.all 0x68D6 %U16 #Unsigned
EPwm4Regs.TZFLG.bit.CBC 0x68D6 %B16 #MASK=0x2
EPwm4Regs.TZFLG.bit.DCAEVT1 0x68D6 %B16 #MASK=0x8
EPwm4Regs.TZFLG.bit.DCAEVT2 0x68D6 %B16 #MASK=0x10
EPwm4Regs.TZFLG.bit.DCBEVT1 0x68D6 %B16 #MASK=0x20
EPwm4Regs.TZFLG.bit.DCBEVT2 0x68D6 %B16 #MASK=0x40
EPwm4Regs.TZFLG.bit.INT 0x68D6 %B16 #MASK=0x1
EPwm4Regs.TZFLG.bit.OST 0x68D6 %B16 #MASK=0x4
EPwm4Regs.TZFLG.bit.rsvd2 0x68D6 %B16 #MASK=0xFF80
EPwm4Regs.TZFRC.all 0x68D8 %U16 #Unsigned
EPwm4Regs.TZFRC.bit.CBC 0x68D8 %B16 #MASK=0x2
EPwm4Regs.TZFRC.bit.DCAEVT1 0x68D8 %B16 #MASK=0x8
EPwm4Regs.TZFRC.bit.DCAEVT2 0x68D8 %B16 #MASK=0x10
EPwm4Regs.TZFRC.bit.DCBEVT1 0x68D8 %B16 #MASK=0x20
EPwm4Regs.TZFRC.bit.DCBEVT2 0x68D8 %B16 #MASK=0x40
EPwm4Regs.TZFRC.bit.OST 0x68D8 %B16 #MASK=0x4
EPwm4Regs.TZFRC.bit.rsvd1 0x68D8 %B16 #MASK=0x1
EPwm4Regs.TZFRC.bit.rsvd2 0x68D8 %B16 #MASK=0xFF80
EPwm4Regs.TZSEL.all 0x68D2 %U16 #Unsigned
EPwm4Regs.TZSEL.bit.CBC1 0x68D2 %B16 #MASK=0x1
EPwm4Regs.TZSEL.bit.CBC2 0x68D2 %B16 #MASK=0x2
EPwm4Regs.TZSEL.bit.CBC3 0x68D2 %B16 #MASK=0x4
EPwm4Regs.TZSEL.bit.CBC4 0x68D2 %B16 #MASK=0x8
EPwm4Regs.TZSEL.bit.CBC5 0x68D2 %B16 #MASK=0x10
EPwm4Regs.TZSEL.bit.CBC6 0x68D2 %B16 #MASK=0x20
EPwm4Regs.TZSEL.bit.DCAEVT1 0x68D2 %B16 #MASK=0x4000
EPwm4Regs.TZSEL.bit.DCAEVT2 0x68D2 %B16 #MASK=0x40
EPwm4Regs.TZSEL.bit.DCBEVT1 0x68D2 %B16 #MASK=0x8000
EPwm4Regs.TZSEL.bit.DCBEVT2 0x68D2 %B16 #MASK=0x80
EPwm4Regs.TZSEL.bit.OSHT1 0x68D2 %B16 #MASK=0x100
EPwm4Regs.TZSEL.bit.OSHT2 0x68D2 %B16 #MASK=0x200
EPwm4Regs.TZSEL.bit.OSHT3 0x68D2 %B16 #MASK=0x400
EPwm4Regs.TZSEL.bit.OSHT4 0x68D2 %B16 #MASK=0x800
EPwm4Regs.TZSEL.bit.OSHT5 0x68D2 %B16 #MASK=0x1000
EPwm4Regs.TZSEL.bit.OSHT6 0x68D2 %B16 #MASK=0x2000
err_hyst[0][0] 0x8D00 %U32 #Unsigned
err_hyst[0][1] 0x8D02 %U32 #Unsigned
err_hyst[1][0] 0x8D04 %U32 #Unsigned
err_hyst[1][1] 0x8D06 %U32 #Unsigned
err_hyst[10][0] 0x8D28 %U32 #Unsigned
err_hyst[10][1] 0x8D2A %U32 #Unsigned
err_hyst[11][0] 0x8D2C %U32 #Unsigned
err_hyst[11][1] 0x8D2E %U32 #Unsigned
err_hyst[12][0] 0x8D30 %U32 #Unsigned
err_hyst[12][1] 0x8D32 %U32 #Unsigned
err_hyst[13][0] 0x8D34 %U32 #Unsigned
err_hyst[13][1] 0x8D36 %U32 #Unsigned
err_hyst[14][0] 0x8D38 %U32 #Unsigned
err_hyst[14][1] 0x8D3A %U32 #Unsigned
err_hyst[2][0] 0x8D08 %U32 #Unsigned
err_hyst[2][1] 0x8D0A %U32 #Unsigned
err_hyst[3][0] 0x8D0C %U32 #Unsigned
err_hyst[3][1] 0x8D0E %U32 #Unsigned
err_hyst[4][0] 0x8D10 %U32 #Unsigned
err_hyst[4][1] 0x8D12 %U32 #Unsigned
err_hyst[5][0] 0x8D14 %U32 #Unsigned
err_hyst[5][1] 0x8D16 %U32 #Unsigned
err_hyst[6][0] 0x8D18 %U32 #Unsigned
err_hyst[6][1] 0x8D1A %U32 #Unsigned
err_hyst[7][0] 0x8D1C %U32 #Unsigned
err_hyst[7][1] 0x8D1E %U32 #Unsigned
err_hyst[8][0] 0x8D20 %U32 #Unsigned
err_hyst[8][1] 0x8D22 %U32 #Unsigned
err_hyst[9][0] 0x8D24 %U32 #Unsigned
err_hyst[9][1] 0x8D26 %U32 #Unsigned
error_descriptor[0].desc_number 0x3F18BC %UCHAR #Unsigned
error_descriptor[0].desc_text[0] 0x3F18BD %UCHAR #Unsigned
error_descriptor[0].desc_text[1] 0x3F18BE %UCHAR #Unsigned
error_descriptor[0].desc_text[10] 0x3F18C7 %UCHAR #Unsigned
error_descriptor[0].desc_text[11] 0x3F18C8 %UCHAR #Unsigned
error_descriptor[0].desc_text[12] 0x3F18C9 %UCHAR #Unsigned
error_descriptor[0].desc_text[13] 0x3F18CA %UCHAR #Unsigned
error_descriptor[0].desc_text[14] 0x3F18CB %UCHAR #Unsigned
error_descriptor[0].desc_text[15] 0x3F18CC %UCHAR #Unsigned
error_descriptor[0].desc_text[16] 0x3F18CD %UCHAR #Unsigned
error_descriptor[0].desc_text[2] 0x3F18BF %UCHAR #Unsigned
error_descriptor[0].desc_text[3] 0x3F18C0 %UCHAR #Unsigned
error_descriptor[0].desc_text[4] 0x3F18C1 %UCHAR #Unsigned
error_descriptor[0].desc_text[5] 0x3F18C2 %UCHAR #Unsigned
error_descriptor[0].desc_text[6] 0x3F18C3 %UCHAR #Unsigned
error_descriptor[0].desc_text[7] 0x3F18C4 %UCHAR #Unsigned
error_descriptor[0].desc_text[8] 0x3F18C5 %UCHAR #Unsigned
error_descriptor[0].desc_text[9] 0x3F18C6 %UCHAR #Unsigned
error_descriptor[1].desc_number 0x3F18CE %UCHAR #Unsigned
error_descriptor[1].desc_text[0] 0x3F18CF %UCHAR #Unsigned
error_descriptor[1].desc_text[1] 0x3F18D0 %UCHAR #Unsigned
error_descriptor[1].desc_text[10] 0x3F18D9 %UCHAR #Unsigned
error_descriptor[1].desc_text[11] 0x3F18DA %UCHAR #Unsigned
error_descriptor[1].desc_text[12] 0x3F18DB %UCHAR #Unsigned
error_descriptor[1].desc_text[13] 0x3F18DC %UCHAR #Unsigned
error_descriptor[1].desc_text[14] 0x3F18DD %UCHAR #Unsigned
error_descriptor[1].desc_text[15] 0x3F18DE %UCHAR #Unsigned
error_descriptor[1].desc_text[16] 0x3F18DF %UCHAR #Unsigned
error_descriptor[1].desc_text[2] 0x3F18D1 %UCHAR #Unsigned
error_descriptor[1].desc_text[3] 0x3F18D2 %UCHAR #Unsigned
error_descriptor[1].desc_text[4] 0x3F18D3 %UCHAR #Unsigned
error_descriptor[1].desc_text[5] 0x3F18D4 %UCHAR #Unsigned
error_descriptor[1].desc_text[6] 0x3F18D5 %UCHAR #Unsigned
error_descriptor[1].desc_text[7] 0x3F18D6 %UCHAR #Unsigned
error_descriptor[1].desc_text[8] 0x3F18D7 %UCHAR #Unsigned
error_descriptor[1].desc_text[9] 0x3F18D8 %UCHAR #Unsigned
error_descriptor[10].desc_number 0x3F1970 %UCHAR #Unsigned
error_descriptor[10].desc_text[0] 0x3F1971 %UCHAR #Unsigned
error_descriptor[10].desc_text[1] 0x3F1972 %UCHAR #Unsigned
error_descriptor[10].desc_text[10] 0x3F197B %UCHAR #Unsigned
error_descriptor[10].desc_text[11] 0x3F197C %UCHAR #Unsigned
error_descriptor[10].desc_text[12] 0x3F197D %UCHAR #Unsigned
error_descriptor[10].desc_text[13] 0x3F197E %UCHAR #Unsigned
error_descriptor[10].desc_text[14] 0x3F197F %UCHAR #Unsigned
error_descriptor[10].desc_text[15] 0x3F1980 %UCHAR #Unsigned
error_descriptor[10].desc_text[16] 0x3F1981 %UCHAR #Unsigned
error_descriptor[10].desc_text[2] 0x3F1973 %UCHAR #Unsigned
error_descriptor[10].desc_text[3] 0x3F1974 %UCHAR #Unsigned
error_descriptor[10].desc_text[4] 0x3F1975 %UCHAR #Unsigned
error_descriptor[10].desc_text[5] 0x3F1976 %UCHAR #Unsigned
error_descriptor[10].desc_text[6] 0x3F1977 %UCHAR #Unsigned
error_descriptor[10].desc_text[7] 0x3F1978 %UCHAR #Unsigned
error_descriptor[10].desc_text[8] 0x3F1979 %UCHAR #Unsigned
error_descriptor[10].desc_text[9] 0x3F197A %UCHAR #Unsigned
error_descriptor[11].desc_number 0x3F1982 %UCHAR #Unsigned
error_descriptor[11].desc_text[0] 0x3F1983 %UCHAR #Unsigned
error_descriptor[11].desc_text[1] 0x3F1984 %UCHAR #Unsigned
error_descriptor[11].desc_text[10] 0x3F198D %UCHAR #Unsigned
error_descriptor[11].desc_text[11] 0x3F198E %UCHAR #Unsigned
error_descriptor[11].desc_text[12] 0x3F198F %UCHAR #Unsigned
error_descriptor[11].desc_text[13] 0x3F1990 %UCHAR #Unsigned
error_descriptor[11].desc_text[14] 0x3F1991 %UCHAR #Unsigned
error_descriptor[11].desc_text[15] 0x3F1992 %UCHAR #Unsigned
error_descriptor[11].desc_text[16] 0x3F1993 %UCHAR #Unsigned
error_descriptor[11].desc_text[2] 0x3F1985 %UCHAR #Unsigned
error_descriptor[11].desc_text[3] 0x3F1986 %UCHAR #Unsigned
error_descriptor[11].desc_text[4] 0x3F1987 %UCHAR #Unsigned
error_descriptor[11].desc_text[5] 0x3F1988 %UCHAR #Unsigned
error_descriptor[11].desc_text[6] 0x3F1989 %UCHAR #Unsigned
error_descriptor[11].desc_text[7] 0x3F198A %UCHAR #Unsigned
error_descriptor[11].desc_text[8] 0x3F198B %UCHAR #Unsigned
error_descriptor[11].desc_text[9] 0x3F198C %UCHAR #Unsigned
error_descriptor[12].desc_number 0x3F1994 %UCHAR #Unsigned
error_descriptor[12].desc_text[0] 0x3F1995 %UCHAR #Unsigned
error_descriptor[12].desc_text[1] 0x3F1996 %UCHAR #Unsigned
error_descriptor[12].desc_text[10] 0x3F199F %UCHAR #Unsigned
error_descriptor[12].desc_text[11] 0x3F19A0 %UCHAR #Unsigned
error_descriptor[12].desc_text[12] 0x3F19A1 %UCHAR #Unsigned
error_descriptor[12].desc_text[13] 0x3F19A2 %UCHAR #Unsigned
error_descriptor[12].desc_text[14] 0x3F19A3 %UCHAR #Unsigned
error_descriptor[12].desc_text[15] 0x3F19A4 %UCHAR #Unsigned
error_descriptor[12].desc_text[16] 0x3F19A5 %UCHAR #Unsigned
error_descriptor[12].desc_text[2] 0x3F1997 %UCHAR #Unsigned
error_descriptor[12].desc_text[3] 0x3F1998 %UCHAR #Unsigned
error_descriptor[12].desc_text[4] 0x3F1999 %UCHAR #Unsigned
error_descriptor[12].desc_text[5] 0x3F199A %UCHAR #Unsigned
error_descriptor[12].desc_text[6] 0x3F199B %UCHAR #Unsigned
error_descriptor[12].desc_text[7] 0x3F199C %UCHAR #Unsigned
error_descriptor[12].desc_text[8] 0x3F199D %UCHAR #Unsigned
error_descriptor[12].desc_text[9] 0x3F199E %UCHAR #Unsigned
error_descriptor[13].desc_number 0x3F19A6 %UCHAR #Unsigned
error_descriptor[13].desc_text[0] 0x3F19A7 %UCHAR #Unsigned
error_descriptor[13].desc_text[1] 0x3F19A8 %UCHAR #Unsigned
error_descriptor[13].desc_text[10] 0x3F19B1 %UCHAR #Unsigned
error_descriptor[13].desc_text[11] 0x3F19B2 %UCHAR #Unsigned
error_descriptor[13].desc_text[12] 0x3F19B3 %UCHAR #Unsigned
error_descriptor[13].desc_text[13] 0x3F19B4 %UCHAR #Unsigned
error_descriptor[13].desc_text[14] 0x3F19B5 %UCHAR #Unsigned
error_descriptor[13].desc_text[15] 0x3F19B6 %UCHAR #Unsigned
error_descriptor[13].desc_text[16] 0x3F19B7 %UCHAR #Unsigned
error_descriptor[13].desc_text[2] 0x3F19A9 %UCHAR #Unsigned
error_descriptor[13].desc_text[3] 0x3F19AA %UCHAR #Unsigned
error_descriptor[13].desc_text[4] 0x3F19AB %UCHAR #Unsigned
error_descriptor[13].desc_text[5] 0x3F19AC %UCHAR #Unsigned
error_descriptor[13].desc_text[6] 0x3F19AD %UCHAR #Unsigned
error_descriptor[13].desc_text[7] 0x3F19AE %UCHAR #Unsigned
error_descriptor[13].desc_text[8] 0x3F19AF %UCHAR #Unsigned
error_descriptor[13].desc_text[9] 0x3F19B0 %UCHAR #Unsigned
error_descriptor[14].desc_number 0x3F19B8 %UCHAR #Unsigned
error_descriptor[14].desc_text[0] 0x3F19B9 %UCHAR #Unsigned
error_descriptor[14].desc_text[1] 0x3F19BA %UCHAR #Unsigned
error_descriptor[14].desc_text[10] 0x3F19C3 %UCHAR #Unsigned
error_descriptor[14].desc_text[11] 0x3F19C4 %UCHAR #Unsigned
error_descriptor[14].desc_text[12] 0x3F19C5 %UCHAR #Unsigned
error_descriptor[14].desc_text[13] 0x3F19C6 %UCHAR #Unsigned
error_descriptor[14].desc_text[14] 0x3F19C7 %UCHAR #Unsigned
error_descriptor[14].desc_text[15] 0x3F19C8 %UCHAR #Unsigned
error_descriptor[14].desc_text[16] 0x3F19C9 %UCHAR #Unsigned
error_descriptor[14].desc_text[2] 0x3F19BB %UCHAR #Unsigned
error_descriptor[14].desc_text[3] 0x3F19BC %UCHAR #Unsigned
error_descriptor[14].desc_text[4] 0x3F19BD %UCHAR #Unsigned
error_descriptor[14].desc_text[5] 0x3F19BE %UCHAR #Unsigned
error_descriptor[14].desc_text[6] 0x3F19BF %UCHAR #Unsigned
error_descriptor[14].desc_text[7] 0x3F19C0 %UCHAR #Unsigned
error_descriptor[14].desc_text[8] 0x3F19C1 %UCHAR #Unsigned
error_descriptor[14].desc_text[9] 0x3F19C2 %UCHAR #Unsigned
error_descriptor[2].desc_number 0x3F18E0 %UCHAR #Unsigned
error_descriptor[2].desc_text[0] 0x3F18E1 %UCHAR #Unsigned
error_descriptor[2].desc_text[1] 0x3F18E2 %UCHAR #Unsigned
error_descriptor[2].desc_text[10] 0x3F18EB %UCHAR #Unsigned
error_descriptor[2].desc_text[11] 0x3F18EC %UCHAR #Unsigned
error_descriptor[2].desc_text[12] 0x3F18ED %UCHAR #Unsigned
error_descriptor[2].desc_text[13] 0x3F18EE %UCHAR #Unsigned
error_descriptor[2].desc_text[14] 0x3F18EF %UCHAR #Unsigned
error_descriptor[2].desc_text[15] 0x3F18F0 %UCHAR #Unsigned
error_descriptor[2].desc_text[16] 0x3F18F1 %UCHAR #Unsigned
error_descriptor[2].desc_text[2] 0x3F18E3 %UCHAR #Unsigned
error_descriptor[2].desc_text[3] 0x3F18E4 %UCHAR #Unsigned
error_descriptor[2].desc_text[4] 0x3F18E5 %UCHAR #Unsigned
error_descriptor[2].desc_text[5] 0x3F18E6 %UCHAR #Unsigned
error_descriptor[2].desc_text[6] 0x3F18E7 %UCHAR #Unsigned
error_descriptor[2].desc_text[7] 0x3F18E8 %UCHAR #Unsigned
error_descriptor[2].desc_text[8] 0x3F18E9 %UCHAR #Unsigned
error_descriptor[2].desc_text[9] 0x3F18EA %UCHAR #Unsigned
error_descriptor[3].desc_number 0x3F18F2 %UCHAR #Unsigned
error_descriptor[3].desc_text[0] 0x3F18F3 %UCHAR #Unsigned
error_descriptor[3].desc_text[1] 0x3F18F4 %UCHAR #Unsigned
error_descriptor[3].desc_text[10] 0x3F18FD %UCHAR #Unsigned
error_descriptor[3].desc_text[11] 0x3F18FE %UCHAR #Unsigned
error_descriptor[3].desc_text[12] 0x3F18FF %UCHAR #Unsigned
error_descriptor[3].desc_text[13] 0x3F1900 %UCHAR #Unsigned
error_descriptor[3].desc_text[14] 0x3F1901 %UCHAR #Unsigned
error_descriptor[3].desc_text[15] 0x3F1902 %UCHAR #Unsigned
error_descriptor[3].desc_text[16] 0x3F1903 %UCHAR #Unsigned
error_descriptor[3].desc_text[2] 0x3F18F5 %UCHAR #Unsigned
error_descriptor[3].desc_text[3] 0x3F18F6 %UCHAR #Unsigned
error_descriptor[3].desc_text[4] 0x3F18F7 %UCHAR #Unsigned
error_descriptor[3].desc_text[5] 0x3F18F8 %UCHAR #Unsigned
error_descriptor[3].desc_text[6] 0x3F18F9 %UCHAR #Unsigned
error_descriptor[3].desc_text[7] 0x3F18FA %UCHAR #Unsigned
error_descriptor[3].desc_text[8] 0x3F18FB %UCHAR #Unsigned
error_descriptor[3].desc_text[9] 0x3F18FC %UCHAR #Unsigned
error_descriptor[4].desc_number 0x3F1904 %UCHAR #Unsigned
error_descriptor[4].desc_text[0] 0x3F1905 %UCHAR #Unsigned
error_descriptor[4].desc_text[1] 0x3F1906 %UCHAR #Unsigned
error_descriptor[4].desc_text[10] 0x3F190F %UCHAR #Unsigned
error_descriptor[4].desc_text[11] 0x3F1910 %UCHAR #Unsigned
error_descriptor[4].desc_text[12] 0x3F1911 %UCHAR #Unsigned
error_descriptor[4].desc_text[13] 0x3F1912 %UCHAR #Unsigned
error_descriptor[4].desc_text[14] 0x3F1913 %UCHAR #Unsigned
error_descriptor[4].desc_text[15] 0x3F1914 %UCHAR #Unsigned
error_descriptor[4].desc_text[16] 0x3F1915 %UCHAR #Unsigned
error_descriptor[4].desc_text[2] 0x3F1907 %UCHAR #Unsigned
error_descriptor[4].desc_text[3] 0x3F1908 %UCHAR #Unsigned
error_descriptor[4].desc_text[4] 0x3F1909 %UCHAR #Unsigned
error_descriptor[4].desc_text[5] 0x3F190A %UCHAR #Unsigned
error_descriptor[4].desc_text[6] 0x3F190B %UCHAR #Unsigned
error_descriptor[4].desc_text[7] 0x3F190C %UCHAR #Unsigned
error_descriptor[4].desc_text[8] 0x3F190D %UCHAR #Unsigned
error_descriptor[4].desc_text[9] 0x3F190E %UCHAR #Unsigned
error_descriptor[5].desc_number 0x3F1916 %UCHAR #Unsigned
error_descriptor[5].desc_text[0] 0x3F1917 %UCHAR #Unsigned
error_descriptor[5].desc_text[1] 0x3F1918 %UCHAR #Unsigned
error_descriptor[5].desc_text[10] 0x3F1921 %UCHAR #Unsigned
error_descriptor[5].desc_text[11] 0x3F1922 %UCHAR #Unsigned
error_descriptor[5].desc_text[12] 0x3F1923 %UCHAR #Unsigned
error_descriptor[5].desc_text[13] 0x3F1924 %UCHAR #Unsigned
error_descriptor[5].desc_text[14] 0x3F1925 %UCHAR #Unsigned
error_descriptor[5].desc_text[15] 0x3F1926 %UCHAR #Unsigned
error_descriptor[5].desc_text[16] 0x3F1927 %UCHAR #Unsigned
error_descriptor[5].desc_text[2] 0x3F1919 %UCHAR #Unsigned
error_descriptor[5].desc_text[3] 0x3F191A %UCHAR #Unsigned
error_descriptor[5].desc_text[4] 0x3F191B %UCHAR #Unsigned
error_descriptor[5].desc_text[5] 0x3F191C %UCHAR #Unsigned
error_descriptor[5].desc_text[6] 0x3F191D %UCHAR #Unsigned
error_descriptor[5].desc_text[7] 0x3F191E %UCHAR #Unsigned
error_descriptor[5].desc_text[8] 0x3F191F %UCHAR #Unsigned
error_descriptor[5].desc_text[9] 0x3F1920 %UCHAR #Unsigned
error_descriptor[6].desc_number 0x3F1928 %UCHAR #Unsigned
error_descriptor[6].desc_text[0] 0x3F1929 %UCHAR #Unsigned
error_descriptor[6].desc_text[1] 0x3F192A %UCHAR #Unsigned
error_descriptor[6].desc_text[10] 0x3F1933 %UCHAR #Unsigned
error_descriptor[6].desc_text[11] 0x3F1934 %UCHAR #Unsigned
error_descriptor[6].desc_text[12] 0x3F1935 %UCHAR #Unsigned
error_descriptor[6].desc_text[13] 0x3F1936 %UCHAR #Unsigned
error_descriptor[6].desc_text[14] 0x3F1937 %UCHAR #Unsigned
error_descriptor[6].desc_text[15] 0x3F1938 %UCHAR #Unsigned
error_descriptor[6].desc_text[16] 0x3F1939 %UCHAR #Unsigned
error_descriptor[6].desc_text[2] 0x3F192B %UCHAR #Unsigned
error_descriptor[6].desc_text[3] 0x3F192C %UCHAR #Unsigned
error_descriptor[6].desc_text[4] 0x3F192D %UCHAR #Unsigned
error_descriptor[6].desc_text[5] 0x3F192E %UCHAR #Unsigned
error_descriptor[6].desc_text[6] 0x3F192F %UCHAR #Unsigned
error_descriptor[6].desc_text[7] 0x3F1930 %UCHAR #Unsigned
error_descriptor[6].desc_text[8] 0x3F1931 %UCHAR #Unsigned
error_descriptor[6].desc_text[9] 0x3F1932 %UCHAR #Unsigned
error_descriptor[7].desc_number 0x3F193A %UCHAR #Unsigned
error_descriptor[7].desc_text[0] 0x3F193B %UCHAR #Unsigned
error_descriptor[7].desc_text[1] 0x3F193C %UCHAR #Unsigned
error_descriptor[7].desc_text[10] 0x3F1945 %UCHAR #Unsigned
error_descriptor[7].desc_text[11] 0x3F1946 %UCHAR #Unsigned
error_descriptor[7].desc_text[12] 0x3F1947 %UCHAR #Unsigned
error_descriptor[7].desc_text[13] 0x3F1948 %UCHAR #Unsigned
error_descriptor[7].desc_text[14] 0x3F1949 %UCHAR #Unsigned
error_descriptor[7].desc_text[15] 0x3F194A %UCHAR #Unsigned
error_descriptor[7].desc_text[16] 0x3F194B %UCHAR #Unsigned
error_descriptor[7].desc_text[2] 0x3F193D %UCHAR #Unsigned
error_descriptor[7].desc_text[3] 0x3F193E %UCHAR #Unsigned
error_descriptor[7].desc_text[4] 0x3F193F %UCHAR #Unsigned
error_descriptor[7].desc_text[5] 0x3F1940 %UCHAR #Unsigned
error_descriptor[7].desc_text[6] 0x3F1941 %UCHAR #Unsigned
error_descriptor[7].desc_text[7] 0x3F1942 %UCHAR #Unsigned
error_descriptor[7].desc_text[8] 0x3F1943 %UCHAR #Unsigned
error_descriptor[7].desc_text[9] 0x3F1944 %UCHAR #Unsigned
error_descriptor[8].desc_number 0x3F194C %UCHAR #Unsigned
error_descriptor[8].desc_text[0] 0x3F194D %UCHAR #Unsigned
error_descriptor[8].desc_text[1] 0x3F194E %UCHAR #Unsigned
error_descriptor[8].desc_text[10] 0x3F1957 %UCHAR #Unsigned
error_descriptor[8].desc_text[11] 0x3F1958 %UCHAR #Unsigned
error_descriptor[8].desc_text[12] 0x3F1959 %UCHAR #Unsigned
error_descriptor[8].desc_text[13] 0x3F195A %UCHAR #Unsigned
error_descriptor[8].desc_text[14] 0x3F195B %UCHAR #Unsigned
error_descriptor[8].desc_text[15] 0x3F195C %UCHAR #Unsigned
error_descriptor[8].desc_text[16] 0x3F195D %UCHAR #Unsigned
error_descriptor[8].desc_text[2] 0x3F194F %UCHAR #Unsigned
error_descriptor[8].desc_text[3] 0x3F1950 %UCHAR #Unsigned
error_descriptor[8].desc_text[4] 0x3F1951 %UCHAR #Unsigned
error_descriptor[8].desc_text[5] 0x3F1952 %UCHAR #Unsigned
error_descriptor[8].desc_text[6] 0x3F1953 %UCHAR #Unsigned
error_descriptor[8].desc_text[7] 0x3F1954 %UCHAR #Unsigned
error_descriptor[8].desc_text[8] 0x3F1955 %UCHAR #Unsigned
error_descriptor[8].desc_text[9] 0x3F1956 %UCHAR #Unsigned
error_descriptor[9].desc_number 0x3F195E %UCHAR #Unsigned
error_descriptor[9].desc_text[0] 0x3F195F %UCHAR #Unsigned
error_descriptor[9].desc_text[1] 0x3F1960 %UCHAR #Unsigned
error_descriptor[9].desc_text[10] 0x3F1969 %UCHAR #Unsigned
error_descriptor[9].desc_text[11] 0x3F196A %UCHAR #Unsigned
error_descriptor[9].desc_text[12] 0x3F196B %UCHAR #Unsigned
error_descriptor[9].desc_text[13] 0x3F196C %UCHAR #Unsigned
error_descriptor[9].desc_text[14] 0x3F196D %UCHAR #Unsigned
error_descriptor[9].desc_text[15] 0x3F196E %UCHAR #Unsigned
error_descriptor[9].desc_text[16] 0x3F196F %UCHAR #Unsigned
error_descriptor[9].desc_text[2] 0x3F1961 %UCHAR #Unsigned
error_descriptor[9].desc_text[3] 0x3F1962 %UCHAR #Unsigned
error_descriptor[9].desc_text[4] 0x3F1963 %UCHAR #Unsigned
error_descriptor[9].desc_text[5] 0x3F1964 %UCHAR #Unsigned
error_descriptor[9].desc_text[6] 0x3F1965 %UCHAR #Unsigned
error_descriptor[9].desc_text[7] 0x3F1966 %UCHAR #Unsigned
error_descriptor[9].desc_text[8] 0x3F1967 %UCHAR #Unsigned
error_descriptor[9].desc_text[9] 0x3F1968 %UCHAR #Unsigned
exit 0x3F0048 %S16 #Signed
f_samp 0x3F18AA %U16 #Unsigned
Flash_CPUScaleFactor 0x0D04 %U32 #Unsigned
FlashRegs.FACTIVEWAIT.all 0x0A85 %U16 #Unsigned
FlashRegs.FACTIVEWAIT.bit.ACTIVEWAIT 0x0A85 %B16 #MASK=0x1FF
FlashRegs.FACTIVEWAIT.bit.rsvd 0x0A85 %B16 #MASK=0xFE00
FlashRegs.FBANKWAIT.all 0x0A86 %U16 #Unsigned
FlashRegs.FBANKWAIT.bit.PAGEWAIT 0x0A86 %B16 #MASK=0xF00
FlashRegs.FBANKWAIT.bit.RANDWAIT 0x0A86 %B16 #MASK=0xF
FlashRegs.FBANKWAIT.bit.rsvd1 0x0A86 %B16 #MASK=0xF0
FlashRegs.FBANKWAIT.bit.rsvd2 0x0A86 %B16 #MASK=0xF000
FlashRegs.FOPT.all 0x0A80 %U16 #Unsigned
FlashRegs.FOPT.bit.ENPIPE 0x0A80 %B16 #MASK=0x1
FlashRegs.FOPT.bit.rsvd 0x0A80 %B16 #MASK=0xFFFE
FlashRegs.FOTPWAIT.all 0x0A87 %U16 #Unsigned
FlashRegs.FOTPWAIT.bit.OTPWAIT 0x0A87 %B16 #MASK=0x1F
FlashRegs.FOTPWAIT.bit.rsvd 0x0A87 %B16 #MASK=0xFFE0
FlashRegs.FPWR.all 0x0A82 %U16 #Unsigned
FlashRegs.FPWR.bit.PWR 0x0A82 %B16 #MASK=0x3
FlashRegs.FPWR.bit.rsvd 0x0A82 %B16 #MASK=0xFFFC
FlashRegs.FSTATUS.all 0x0A83 %U16 #Unsigned
FlashRegs.FSTATUS.bit.ACTIVEWAITS 0x0A83 %B16 #MASK=0x8
FlashRegs.FSTATUS.bit.PWRS 0x0A83 %B16 #MASK=0x3
FlashRegs.FSTATUS.bit.rsvd1 0x0A83 %B16 #MASK=0xF0
FlashRegs.FSTATUS.bit.rsvd2 0x0A83 %B16 #MASK=0xFE00
FlashRegs.FSTATUS.bit.STDBYWAITS 0x0A83 %B16 #MASK=0x4
FlashRegs.FSTATUS.bit.V3STAT 0x0A83 %B16 #MASK=0x100
FlashRegs.FSTDBYWAIT.all 0x0A84 %U16 #Unsigned
FlashRegs.FSTDBYWAIT.bit.rsvd 0x0A84 %B16 #MASK=0xFE00
FlashRegs.FSTDBYWAIT.bit.STDBYWAIT 0x0A84 %B16 #MASK=0x1FF
FlashRegs.rsvd1 0x0A81 %U16 #Unsigned
GpioCtrlRegs.AIODIR.all 0x6FBA %U16 #Unsigned
GpioCtrlRegs.AIODIR.bit.AIO10 0x6FBA %B16 #MASK=0x400
GpioCtrlRegs.AIODIR.bit.AIO12 0x6FBA %B16 #MASK=0x1000
GpioCtrlRegs.AIODIR.bit.AIO14 0x6FBA %B16 #MASK=0x4000
GpioCtrlRegs.AIODIR.bit.AIO2 0x6FBA %B16 #MASK=0x4
GpioCtrlRegs.AIODIR.bit.AIO4 0x6FBA %B16 #MASK=0x10
GpioCtrlRegs.AIODIR.bit.AIO6 0x6FBA %B16 #MASK=0x40
GpioCtrlRegs.AIODIR.bit.rsvd1 0x6FBA %B16 #MASK=0x1
GpioCtrlRegs.AIODIR.bit.rsvd10 0x6FBA %B16 #MASK=0x8000
GpioCtrlRegs.AIODIR.bit.rsvd2 0x6FBA %B16 #MASK=0x2
GpioCtrlRegs.AIODIR.bit.rsvd3 0x6FBA %B16 #MASK=0x8
GpioCtrlRegs.AIODIR.bit.rsvd4 0x6FBA %B16 #MASK=0x20
GpioCtrlRegs.AIODIR.bit.rsvd5 0x6FBA %B16 #MASK=0x80
GpioCtrlRegs.AIODIR.bit.rsvd6 0x6FBA %B16 #MASK=0x100
GpioCtrlRegs.AIODIR.bit.rsvd7 0x6FBA %B16 #MASK=0x200
GpioCtrlRegs.AIODIR.bit.rsvd8 0x6FBA %B16 #MASK=0x800
GpioCtrlRegs.AIODIR.bit.rsvd9 0x6FBA %B16 #MASK=0x2000
GpioCtrlRegs.AIOMUX1.all 0x6FB6 %U32 #Unsigned
GpioCtrlRegs.AIOMUX1.bit.AIO10 0x6FB6 %B32 #MASK=0x300000
GpioCtrlRegs.AIOMUX1.bit.AIO12 0x6FB6 %B32 #MASK=0x3000000
GpioCtrlRegs.AIOMUX1.bit.AIO14 0x6FB6 %B32 #MASK=0x30000000
GpioCtrlRegs.AIOMUX1.bit.AIO2 0x6FB6 %B32 #MASK=0x30
GpioCtrlRegs.AIOMUX1.bit.AIO4 0x6FB6 %B32 #MASK=0x300
GpioCtrlRegs.AIOMUX1.bit.AIO6 0x6FB6 %B32 #MASK=0x3000
GpioCtrlRegs.AIOMUX1.bit.rsvd1 0x6FB6 %B32 #MASK=0x3
GpioCtrlRegs.AIOMUX1.bit.rsvd10 0x6FB6 %B32 #MASK=0xC0000000
GpioCtrlRegs.AIOMUX1.bit.rsvd2 0x6FB6 %B32 #MASK=0xC
GpioCtrlRegs.AIOMUX1.bit.rsvd3 0x6FB6 %B32 #MASK=0xC0
GpioCtrlRegs.AIOMUX1.bit.rsvd4 0x6FB6 %B32 #MASK=0xC00
GpioCtrlRegs.AIOMUX1.bit.rsvd5 0x6FB6 %B32 #MASK=0xC000
GpioCtrlRegs.AIOMUX1.bit.rsvd6 0x6FB6 %B32 #MASK=0x30000
GpioCtrlRegs.AIOMUX1.bit.rsvd7 0x6FB6 %B32 #MASK=0xC0000
GpioCtrlRegs.AIOMUX1.bit.rsvd8 0x6FB6 %B32 #MASK=0xC00000
GpioCtrlRegs.AIOMUX1.bit.rsvd9 0x6FB6 %B32 #MASK=0xC000000
GpioCtrlRegs.GPACTRL.all 0x6F80 %U32 #Unsigned
GpioCtrlRegs.GPACTRL.bit.QUALPRD0 0x6F80 %B32 #MASK=0xFF
GpioCtrlRegs.GPACTRL.bit.QUALPRD1 0x6F80 %B32 #MASK=0xFF00
GpioCtrlRegs.GPACTRL.bit.QUALPRD2 0x6F80 %B32 #MASK=0xFF0000
GpioCtrlRegs.GPACTRL.bit.QUALPRD3 0x6F80 %B32 #MASK=0xFF000000
GpioCtrlRegs.GPADIR.all 0x6F8A %U32 #Unsigned
GpioCtrlRegs.GPADIR.bit.GPIO0 0x6F8A %B32 #MASK=0x1
GpioCtrlRegs.GPADIR.bit.GPIO1 0x6F8A %B32 #MASK=0x2
GpioCtrlRegs.GPADIR.bit.GPIO10 0x6F8A %B32 #MASK=0x400
GpioCtrlRegs.GPADIR.bit.GPIO11 0x6F8A %B32 #MASK=0x800
GpioCtrlRegs.GPADIR.bit.GPIO12 0x6F8A %B32 #MASK=0x1000
GpioCtrlRegs.GPADIR.bit.GPIO13 0x6F8A %B32 #MASK=0x2000
GpioCtrlRegs.GPADIR.bit.GPIO14 0x6F8A %B32 #MASK=0x4000
GpioCtrlRegs.GPADIR.bit.GPIO15 0x6F8A %B32 #MASK=0x8000
GpioCtrlRegs.GPADIR.bit.GPIO16 0x6F8A %B32 #MASK=0x10000
GpioCtrlRegs.GPADIR.bit.GPIO17 0x6F8A %B32 #MASK=0x20000
GpioCtrlRegs.GPADIR.bit.GPIO18 0x6F8A %B32 #MASK=0x40000
GpioCtrlRegs.GPADIR.bit.GPIO19 0x6F8A %B32 #MASK=0x80000
GpioCtrlRegs.GPADIR.bit.GPIO2 0x6F8A %B32 #MASK=0x4
GpioCtrlRegs.GPADIR.bit.GPIO20 0x6F8A %B32 #MASK=0x100000
GpioCtrlRegs.GPADIR.bit.GPIO21 0x6F8A %B32 #MASK=0x200000
GpioCtrlRegs.GPADIR.bit.GPIO22 0x6F8A %B32 #MASK=0x400000
GpioCtrlRegs.GPADIR.bit.GPIO23 0x6F8A %B32 #MASK=0x800000
GpioCtrlRegs.GPADIR.bit.GPIO24 0x6F8A %B32 #MASK=0x1000000
GpioCtrlRegs.GPADIR.bit.GPIO25 0x6F8A %B32 #MASK=0x2000000
GpioCtrlRegs.GPADIR.bit.GPIO26 0x6F8A %B32 #MASK=0x4000000
GpioCtrlRegs.GPADIR.bit.GPIO27 0x6F8A %B32 #MASK=0x8000000
GpioCtrlRegs.GPADIR.bit.GPIO28 0x6F8A %B32 #MASK=0x10000000
GpioCtrlRegs.GPADIR.bit.GPIO29 0x6F8A %B32 #MASK=0x20000000
GpioCtrlRegs.GPADIR.bit.GPIO3 0x6F8A %B32 #MASK=0x8
GpioCtrlRegs.GPADIR.bit.GPIO30 0x6F8A %B32 #MASK=0x40000000
GpioCtrlRegs.GPADIR.bit.GPIO31 0x6F8A %B32 #MASK=0x80000000
GpioCtrlRegs.GPADIR.bit.GPIO4 0x6F8A %B32 #MASK=0x10
GpioCtrlRegs.GPADIR.bit.GPIO5 0x6F8A %B32 #MASK=0x20
GpioCtrlRegs.GPADIR.bit.GPIO6 0x6F8A %B32 #MASK=0x40
GpioCtrlRegs.GPADIR.bit.GPIO7 0x6F8A %B32 #MASK=0x80
GpioCtrlRegs.GPADIR.bit.GPIO8 0x6F8A %B32 #MASK=0x100
GpioCtrlRegs.GPADIR.bit.GPIO9 0x6F8A %B32 #MASK=0x200
GpioCtrlRegs.GPAMUX1.all 0x6F86 %U32 #Unsigned
GpioCtrlRegs.GPAMUX1.bit.GPIO0 0x6F86 %B32 #MASK=0x3
GpioCtrlRegs.GPAMUX1.bit.GPIO1 0x6F86 %B32 #MASK=0xC
GpioCtrlRegs.GPAMUX1.bit.GPIO10 0x6F86 %B32 #MASK=0x300000
GpioCtrlRegs.GPAMUX1.bit.GPIO11 0x6F86 %B32 #MASK=0xC00000
GpioCtrlRegs.GPAMUX1.bit.GPIO12 0x6F86 %B32 #MASK=0x3000000
GpioCtrlRegs.GPAMUX1.bit.GPIO13 0x6F86 %B32 #MASK=0xC000000
GpioCtrlRegs.GPAMUX1.bit.GPIO14 0x6F86 %B32 #MASK=0x30000000
GpioCtrlRegs.GPAMUX1.bit.GPIO15 0x6F86 %B32 #MASK=0xC0000000
GpioCtrlRegs.GPAMUX1.bit.GPIO2 0x6F86 %B32 #MASK=0x30
GpioCtrlRegs.GPAMUX1.bit.GPIO3 0x6F86 %B32 #MASK=0xC0
GpioCtrlRegs.GPAMUX1.bit.GPIO4 0x6F86 %B32 #MASK=0x300
GpioCtrlRegs.GPAMUX1.bit.GPIO5 0x6F86 %B32 #MASK=0xC00
GpioCtrlRegs.GPAMUX1.bit.GPIO6 0x6F86 %B32 #MASK=0x3000
GpioCtrlRegs.GPAMUX1.bit.GPIO7 0x6F86 %B32 #MASK=0xC000
GpioCtrlRegs.GPAMUX1.bit.GPIO8 0x6F86 %B32 #MASK=0x30000
GpioCtrlRegs.GPAMUX1.bit.GPIO9 0x6F86 %B32 #MASK=0xC0000
GpioCtrlRegs.GPAMUX2.all 0x6F88 %U32 #Unsigned
GpioCtrlRegs.GPAMUX2.bit.GPIO16 0x6F88 %B32 #MASK=0x3
GpioCtrlRegs.GPAMUX2.bit.GPIO17 0x6F88 %B32 #MASK=0xC
GpioCtrlRegs.GPAMUX2.bit.GPIO18 0x6F88 %B32 #MASK=0x30
GpioCtrlRegs.GPAMUX2.bit.GPIO19 0x6F88 %B32 #MASK=0xC0
GpioCtrlRegs.GPAMUX2.bit.GPIO20 0x6F88 %B32 #MASK=0x300
GpioCtrlRegs.GPAMUX2.bit.GPIO21 0x6F88 %B32 #MASK=0xC00
GpioCtrlRegs.GPAMUX2.bit.GPIO22 0x6F88 %B32 #MASK=0x3000
GpioCtrlRegs.GPAMUX2.bit.GPIO23 0x6F88 %B32 #MASK=0xC000
GpioCtrlRegs.GPAMUX2.bit.GPIO24 0x6F88 %B32 #MASK=0x30000
GpioCtrlRegs.GPAMUX2.bit.GPIO25 0x6F88 %B32 #MASK=0xC0000
GpioCtrlRegs.GPAMUX2.bit.GPIO26 0x6F88 %B32 #MASK=0x300000
GpioCtrlRegs.GPAMUX2.bit.GPIO27 0x6F88 %B32 #MASK=0xC00000
GpioCtrlRegs.GPAMUX2.bit.GPIO28 0x6F88 %B32 #MASK=0x3000000
GpioCtrlRegs.GPAMUX2.bit.GPIO29 0x6F88 %B32 #MASK=0xC000000
GpioCtrlRegs.GPAMUX2.bit.GPIO30 0x6F88 %B32 #MASK=0x30000000
GpioCtrlRegs.GPAMUX2.bit.GPIO31 0x6F88 %B32 #MASK=0xC0000000
GpioCtrlRegs.GPAPUD.all 0x6F8C %U32 #Unsigned
GpioCtrlRegs.GPAPUD.bit.GPIO0 0x6F8C %B32 #MASK=0x1
GpioCtrlRegs.GPAPUD.bit.GPIO1 0x6F8C %B32 #MASK=0x2
GpioCtrlRegs.GPAPUD.bit.GPIO10 0x6F8C %B32 #MASK=0x400
GpioCtrlRegs.GPAPUD.bit.GPIO11 0x6F8C %B32 #MASK=0x800
GpioCtrlRegs.GPAPUD.bit.GPIO12 0x6F8C %B32 #MASK=0x1000
GpioCtrlRegs.GPAPUD.bit.GPIO13 0x6F8C %B32 #MASK=0x2000
GpioCtrlRegs.GPAPUD.bit.GPIO14 0x6F8C %B32 #MASK=0x4000
GpioCtrlRegs.GPAPUD.bit.GPIO15 0x6F8C %B32 #MASK=0x8000
GpioCtrlRegs.GPAPUD.bit.GPIO16 0x6F8C %B32 #MASK=0x10000
GpioCtrlRegs.GPAPUD.bit.GPIO17 0x6F8C %B32 #MASK=0x20000
GpioCtrlRegs.GPAPUD.bit.GPIO18 0x6F8C %B32 #MASK=0x40000
GpioCtrlRegs.GPAPUD.bit.GPIO19 0x6F8C %B32 #MASK=0x80000
GpioCtrlRegs.GPAPUD.bit.GPIO2 0x6F8C %B32 #MASK=0x4
GpioCtrlRegs.GPAPUD.bit.GPIO20 0x6F8C %B32 #MASK=0x100000
GpioCtrlRegs.GPAPUD.bit.GPIO21 0x6F8C %B32 #MASK=0x200000
GpioCtrlRegs.GPAPUD.bit.GPIO22 0x6F8C %B32 #MASK=0x400000
GpioCtrlRegs.GPAPUD.bit.GPIO23 0x6F8C %B32 #MASK=0x800000
GpioCtrlRegs.GPAPUD.bit.GPIO24 0x6F8C %B32 #MASK=0x1000000
GpioCtrlRegs.GPAPUD.bit.GPIO25 0x6F8C %B32 #MASK=0x2000000
GpioCtrlRegs.GPAPUD.bit.GPIO26 0x6F8C %B32 #MASK=0x4000000
GpioCtrlRegs.GPAPUD.bit.GPIO27 0x6F8C %B32 #MASK=0x8000000
GpioCtrlRegs.GPAPUD.bit.GPIO28 0x6F8C %B32 #MASK=0x10000000
GpioCtrlRegs.GPAPUD.bit.GPIO29 0x6F8C %B32 #MASK=0x20000000
GpioCtrlRegs.GPAPUD.bit.GPIO3 0x6F8C %B32 #MASK=0x8
GpioCtrlRegs.GPAPUD.bit.GPIO30 0x6F8C %B32 #MASK=0x40000000
GpioCtrlRegs.GPAPUD.bit.GPIO31 0x6F8C %B32 #MASK=0x80000000
GpioCtrlRegs.GPAPUD.bit.GPIO4 0x6F8C %B32 #MASK=0x10
GpioCtrlRegs.GPAPUD.bit.GPIO5 0x6F8C %B32 #MASK=0x20
GpioCtrlRegs.GPAPUD.bit.GPIO6 0x6F8C %B32 #MASK=0x40
GpioCtrlRegs.GPAPUD.bit.GPIO7 0x6F8C %B32 #MASK=0x80
GpioCtrlRegs.GPAPUD.bit.GPIO8 0x6F8C %B32 #MASK=0x100
GpioCtrlRegs.GPAPUD.bit.GPIO9 0x6F8C %B32 #MASK=0x200
GpioCtrlRegs.GPAQSEL1.all 0x6F82 %U32 #Unsigned
GpioCtrlRegs.GPAQSEL1.bit.GPIO0 0x6F82 %B32 #MASK=0x3
GpioCtrlRegs.GPAQSEL1.bit.GPIO1 0x6F82 %B32 #MASK=0xC
GpioCtrlRegs.GPAQSEL1.bit.GPIO10 0x6F82 %B32 #MASK=0x300000
GpioCtrlRegs.GPAQSEL1.bit.GPIO11 0x6F82 %B32 #MASK=0xC00000
GpioCtrlRegs.GPAQSEL1.bit.GPIO12 0x6F82 %B32 #MASK=0x3000000
GpioCtrlRegs.GPAQSEL1.bit.GPIO13 0x6F82 %B32 #MASK=0xC000000
GpioCtrlRegs.GPAQSEL1.bit.GPIO14 0x6F82 %B32 #MASK=0x30000000
GpioCtrlRegs.GPAQSEL1.bit.GPIO15 0x6F82 %B32 #MASK=0xC0000000
GpioCtrlRegs.GPAQSEL1.bit.GPIO2 0x6F82 %B32 #MASK=0x30
GpioCtrlRegs.GPAQSEL1.bit.GPIO3 0x6F82 %B32 #MASK=0xC0
GpioCtrlRegs.GPAQSEL1.bit.GPIO4 0x6F82 %B32 #MASK=0x300
GpioCtrlRegs.GPAQSEL1.bit.GPIO5 0x6F82 %B32 #MASK=0xC00
GpioCtrlRegs.GPAQSEL1.bit.GPIO6 0x6F82 %B32 #MASK=0x3000
GpioCtrlRegs.GPAQSEL1.bit.GPIO7 0x6F82 %B32 #MASK=0xC000
GpioCtrlRegs.GPAQSEL1.bit.GPIO8 0x6F82 %B32 #MASK=0x30000
GpioCtrlRegs.GPAQSEL1.bit.GPIO9 0x6F82 %B32 #MASK=0xC0000
GpioCtrlRegs.GPAQSEL2.all 0x6F84 %U32 #Unsigned
GpioCtrlRegs.GPAQSEL2.bit.GPIO16 0x6F84 %B32 #MASK=0x3
GpioCtrlRegs.GPAQSEL2.bit.GPIO17 0x6F84 %B32 #MASK=0xC
GpioCtrlRegs.GPAQSEL2.bit.GPIO18 0x6F84 %B32 #MASK=0x30
GpioCtrlRegs.GPAQSEL2.bit.GPIO19 0x6F84 %B32 #MASK=0xC0
GpioCtrlRegs.GPAQSEL2.bit.GPIO20 0x6F84 %B32 #MASK=0x300
GpioCtrlRegs.GPAQSEL2.bit.GPIO21 0x6F84 %B32 #MASK=0xC00
GpioCtrlRegs.GPAQSEL2.bit.GPIO22 0x6F84 %B32 #MASK=0x3000
GpioCtrlRegs.GPAQSEL2.bit.GPIO23 0x6F84 %B32 #MASK=0xC000
GpioCtrlRegs.GPAQSEL2.bit.GPIO24 0x6F84 %B32 #MASK=0x30000
GpioCtrlRegs.GPAQSEL2.bit.GPIO25 0x6F84 %B32 #MASK=0xC0000
GpioCtrlRegs.GPAQSEL2.bit.GPIO26 0x6F84 %B32 #MASK=0x300000
GpioCtrlRegs.GPAQSEL2.bit.GPIO27 0x6F84 %B32 #MASK=0xC00000
GpioCtrlRegs.GPAQSEL2.bit.GPIO28 0x6F84 %B32 #MASK=0x3000000
GpioCtrlRegs.GPAQSEL2.bit.GPIO29 0x6F84 %B32 #MASK=0xC000000
GpioCtrlRegs.GPAQSEL2.bit.GPIO30 0x6F84 %B32 #MASK=0x30000000
GpioCtrlRegs.GPAQSEL2.bit.GPIO31 0x6F84 %B32 #MASK=0xC0000000
GpioCtrlRegs.GPBCTRL.all 0x6F90 %U32 #Unsigned
GpioCtrlRegs.GPBCTRL.bit.QUALPRD0 0x6F90 %B32 #MASK=0xFF
GpioCtrlRegs.GPBCTRL.bit.rsvd1 0x6F90 %B32 #MASK=0xFF00
GpioCtrlRegs.GPBCTRL.bit.rsvd2 0x6F90 %B32 #MASK=0xFFFF0000
GpioCtrlRegs.GPBDIR.all 0x6F9A %U32 #Unsigned
GpioCtrlRegs.GPBDIR.bit.GPIO32 0x6F9A %B32 #MASK=0x1
GpioCtrlRegs.GPBDIR.bit.GPIO33 0x6F9A %B32 #MASK=0x2
GpioCtrlRegs.GPBDIR.bit.GPIO34 0x6F9A %B32 #MASK=0x4
GpioCtrlRegs.GPBDIR.bit.GPIO35 0x6F9A %B32 #MASK=0x8
GpioCtrlRegs.GPBDIR.bit.GPIO36 0x6F9A %B32 #MASK=0x10
GpioCtrlRegs.GPBDIR.bit.GPIO37 0x6F9A %B32 #MASK=0x20
GpioCtrlRegs.GPBDIR.bit.GPIO38 0x6F9A %B32 #MASK=0x40
GpioCtrlRegs.GPBDIR.bit.rsvd1 0x6F9A %B32 #MASK=0xFF80
GpioCtrlRegs.GPBDIR.bit.rsvd2 0x6F9A %B32 #MASK=0xFFFF0000
GpioCtrlRegs.GPBMUX1.all 0x6F96 %U32 #Unsigned
GpioCtrlRegs.GPBMUX1.bit.GPIO32 0x6F96 %B32 #MASK=0x3
GpioCtrlRegs.GPBMUX1.bit.GPIO33 0x6F96 %B32 #MASK=0xC
GpioCtrlRegs.GPBMUX1.bit.GPIO34 0x6F96 %B32 #MASK=0x30
GpioCtrlRegs.GPBMUX1.bit.GPIO35 0x6F96 %B32 #MASK=0xC0
GpioCtrlRegs.GPBMUX1.bit.GPIO36 0x6F96 %B32 #MASK=0x300
GpioCtrlRegs.GPBMUX1.bit.GPIO37 0x6F96 %B32 #MASK=0xC00
GpioCtrlRegs.GPBMUX1.bit.GPIO38 0x6F96 %B32 #MASK=0x3000
GpioCtrlRegs.GPBMUX1.bit.rsvd1 0x6F96 %B32 #MASK=0xC000
GpioCtrlRegs.GPBMUX1.bit.rsvd2 0x6F96 %B32 #MASK=0xFFFF0000
GpioCtrlRegs.GPBPUD.all 0x6F9C %U32 #Unsigned
GpioCtrlRegs.GPBPUD.bit.GPIO32 0x6F9C %B32 #MASK=0x1
GpioCtrlRegs.GPBPUD.bit.GPIO33 0x6F9C %B32 #MASK=0x2
GpioCtrlRegs.GPBPUD.bit.GPIO34 0x6F9C %B32 #MASK=0x4
GpioCtrlRegs.GPBPUD.bit.GPIO35 0x6F9C %B32 #MASK=0x8
GpioCtrlRegs.GPBPUD.bit.GPIO36 0x6F9C %B32 #MASK=0x10
GpioCtrlRegs.GPBPUD.bit.GPIO37 0x6F9C %B32 #MASK=0x20
GpioCtrlRegs.GPBPUD.bit.GPIO38 0x6F9C %B32 #MASK=0x40
GpioCtrlRegs.GPBPUD.bit.rsvd1 0x6F9C %B32 #MASK=0xFF80
GpioCtrlRegs.GPBPUD.bit.rsvd2 0x6F9C %B32 #MASK=0xFFFF0000
GpioCtrlRegs.GPBQSEL1.all 0x6F92 %U32 #Unsigned
GpioCtrlRegs.GPBQSEL1.bit.GPIO32 0x6F92 %B32 #MASK=0x3
GpioCtrlRegs.GPBQSEL1.bit.GPIO33 0x6F92 %B32 #MASK=0xC
GpioCtrlRegs.GPBQSEL1.bit.GPIO34 0x6F92 %B32 #MASK=0x30
GpioCtrlRegs.GPBQSEL1.bit.GPIO35 0x6F92 %B32 #MASK=0xC0
GpioCtrlRegs.GPBQSEL1.bit.GPIO36 0x6F92 %B32 #MASK=0x300
GpioCtrlRegs.GPBQSEL1.bit.GPIO37 0x6F92 %B32 #MASK=0xC00
GpioCtrlRegs.GPBQSEL1.bit.GPIO38 0x6F92 %B32 #MASK=0x3000
GpioCtrlRegs.GPBQSEL1.bit.rsvd1 0x6F92 %B32 #MASK=0xC000
GpioCtrlRegs.GPBQSEL1.bit.rsvd2 0x6F92 %B32 #MASK=0xFFFF0000
GpioCtrlRegs.rsvd1 0x6F8E %U32 #Unsigned
GpioCtrlRegs.rsvd2 0x6F94 %U32 #Unsigned
GpioCtrlRegs.rsvd3 0x6F98 %U32 #Unsigned
GpioCtrlRegs.rsvd4[0] 0x6F9E %U16 #Unsigned
GpioCtrlRegs.rsvd4[1] 0x6F9F %U16 #Unsigned
GpioCtrlRegs.rsvd4[10] 0x6FA8 %U16 #Unsigned
GpioCtrlRegs.rsvd4[11] 0x6FA9 %U16 #Unsigned
GpioCtrlRegs.rsvd4[12] 0x6FAA %U16 #Unsigned
GpioCtrlRegs.rsvd4[13] 0x6FAB %U16 #Unsigned
GpioCtrlRegs.rsvd4[14] 0x6FAC %U16 #Unsigned
GpioCtrlRegs.rsvd4[15] 0x6FAD %U16 #Unsigned
GpioCtrlRegs.rsvd4[16] 0x6FAE %U16 #Unsigned
GpioCtrlRegs.rsvd4[17] 0x6FAF %U16 #Unsigned
GpioCtrlRegs.rsvd4[18] 0x6FB0 %U16 #Unsigned
GpioCtrlRegs.rsvd4[19] 0x6FB1 %U16 #Unsigned
GpioCtrlRegs.rsvd4[2] 0x6FA0 %U16 #Unsigned
GpioCtrlRegs.rsvd4[20] 0x6FB2 %U16 #Unsigned
GpioCtrlRegs.rsvd4[21] 0x6FB3 %U16 #Unsigned
GpioCtrlRegs.rsvd4[22] 0x6FB4 %U16 #Unsigned
GpioCtrlRegs.rsvd4[23] 0x6FB5 %U16 #Unsigned
GpioCtrlRegs.rsvd4[3] 0x6FA1 %U16 #Unsigned
GpioCtrlRegs.rsvd4[4] 0x6FA2 %U16 #Unsigned
GpioCtrlRegs.rsvd4[5] 0x6FA3 %U16 #Unsigned
GpioCtrlRegs.rsvd4[6] 0x6FA4 %U16 #Unsigned
GpioCtrlRegs.rsvd4[7] 0x6FA5 %U16 #Unsigned
GpioCtrlRegs.rsvd4[8] 0x6FA6 %U16 #Unsigned
GpioCtrlRegs.rsvd4[9] 0x6FA7 %U16 #Unsigned
GpioCtrlRegs.rsvd5 0x6FB8 %U32 #Unsigned
GpioCtrlRegs.rsvd6[0] 0x6FBB %U16 #Unsigned
GpioCtrlRegs.rsvd6[1] 0x6FBC %U16 #Unsigned
GpioCtrlRegs.rsvd6[2] 0x6FBD %U16 #Unsigned
GpioCtrlRegs.rsvd6[3] 0x6FBE %U16 #Unsigned
GpioCtrlRegs.rsvd6[4] 0x6FBF %U16 #Unsigned
GpioDataRegs.AIOCLEAR.all 0x6FDC %U16 #Unsigned
GpioDataRegs.AIOCLEAR.bit.AIO10 0x6FDC %B16 #MASK=0x400
GpioDataRegs.AIOCLEAR.bit.AIO12 0x6FDC %B16 #MASK=0x1000
GpioDataRegs.AIOCLEAR.bit.AIO14 0x6FDC %B16 #MASK=0x4000
GpioDataRegs.AIOCLEAR.bit.AIO2 0x6FDC %B16 #MASK=0x4
GpioDataRegs.AIOCLEAR.bit.AIO4 0x6FDC %B16 #MASK=0x10
GpioDataRegs.AIOCLEAR.bit.AIO6 0x6FDC %B16 #MASK=0x40
GpioDataRegs.AIOCLEAR.bit.rsvd1 0x6FDC %B16 #MASK=0x1
GpioDataRegs.AIOCLEAR.bit.rsvd10 0x6FDC %B16 #MASK=0x8000
GpioDataRegs.AIOCLEAR.bit.rsvd2 0x6FDC %B16 #MASK=0x2
GpioDataRegs.AIOCLEAR.bit.rsvd3 0x6FDC %B16 #MASK=0x8
GpioDataRegs.AIOCLEAR.bit.rsvd4 0x6FDC %B16 #MASK=0x20
GpioDataRegs.AIOCLEAR.bit.rsvd5 0x6FDC %B16 #MASK=0x80
GpioDataRegs.AIOCLEAR.bit.rsvd6 0x6FDC %B16 #MASK=0x100
GpioDataRegs.AIOCLEAR.bit.rsvd7 0x6FDC %B16 #MASK=0x200
GpioDataRegs.AIOCLEAR.bit.rsvd8 0x6FDC %B16 #MASK=0x800
GpioDataRegs.AIOCLEAR.bit.rsvd9 0x6FDC %B16 #MASK=0x2000
GpioDataRegs.AIODAT.all 0x6FD8 %U16 #Unsigned
GpioDataRegs.AIODAT.bit.AIO10 0x6FD8 %B16 #MASK=0x400
GpioDataRegs.AIODAT.bit.AIO12 0x6FD8 %B16 #MASK=0x1000
GpioDataRegs.AIODAT.bit.AIO14 0x6FD8 %B16 #MASK=0x4000
GpioDataRegs.AIODAT.bit.AIO2 0x6FD8 %B16 #MASK=0x4
GpioDataRegs.AIODAT.bit.AIO4 0x6FD8 %B16 #MASK=0x10
GpioDataRegs.AIODAT.bit.AIO6 0x6FD8 %B16 #MASK=0x40
GpioDataRegs.AIODAT.bit.rsvd1 0x6FD8 %B16 #MASK=0x1
GpioDataRegs.AIODAT.bit.rsvd10 0x6FD8 %B16 #MASK=0x8000
GpioDataRegs.AIODAT.bit.rsvd2 0x6FD8 %B16 #MASK=0x2
GpioDataRegs.AIODAT.bit.rsvd3 0x6FD8 %B16 #MASK=0x8
GpioDataRegs.AIODAT.bit.rsvd4 0x6FD8 %B16 #MASK=0x20
GpioDataRegs.AIODAT.bit.rsvd5 0x6FD8 %B16 #MASK=0x80
GpioDataRegs.AIODAT.bit.rsvd6 0x6FD8 %B16 #MASK=0x100
GpioDataRegs.AIODAT.bit.rsvd7 0x6FD8 %B16 #MASK=0x200
GpioDataRegs.AIODAT.bit.rsvd8 0x6FD8 %B16 #MASK=0x800
GpioDataRegs.AIODAT.bit.rsvd9 0x6FD8 %B16 #MASK=0x2000
GpioDataRegs.AIOSET.all 0x6FDA %U16 #Unsigned
GpioDataRegs.AIOSET.bit.AIO10 0x6FDA %B16 #MASK=0x400
GpioDataRegs.AIOSET.bit.AIO12 0x6FDA %B16 #MASK=0x1000
GpioDataRegs.AIOSET.bit.AIO14 0x6FDA %B16 #MASK=0x4000
GpioDataRegs.AIOSET.bit.AIO2 0x6FDA %B16 #MASK=0x4
GpioDataRegs.AIOSET.bit.AIO4 0x6FDA %B16 #MASK=0x10
GpioDataRegs.AIOSET.bit.AIO6 0x6FDA %B16 #MASK=0x40
GpioDataRegs.AIOSET.bit.rsvd1 0x6FDA %B16 #MASK=0x1
GpioDataRegs.AIOSET.bit.rsvd10 0x6FDA %B16 #MASK=0x8000
GpioDataRegs.AIOSET.bit.rsvd2 0x6FDA %B16 #MASK=0x2
GpioDataRegs.AIOSET.bit.rsvd3 0x6FDA %B16 #MASK=0x8
GpioDataRegs.AIOSET.bit.rsvd4 0x6FDA %B16 #MASK=0x20
GpioDataRegs.AIOSET.bit.rsvd5 0x6FDA %B16 #MASK=0x80
GpioDataRegs.AIOSET.bit.rsvd6 0x6FDA %B16 #MASK=0x100
GpioDataRegs.AIOSET.bit.rsvd7 0x6FDA %B16 #MASK=0x200
GpioDataRegs.AIOSET.bit.rsvd8 0x6FDA %B16 #MASK=0x800
GpioDataRegs.AIOSET.bit.rsvd9 0x6FDA %B16 #MASK=0x2000
GpioDataRegs.AIOTOGGLE.all 0x6FDE %U16 #Unsigned
GpioDataRegs.AIOTOGGLE.bit.AIO10 0x6FDE %B16 #MASK=0x400
GpioDataRegs.AIOTOGGLE.bit.AIO12 0x6FDE %B16 #MASK=0x1000
GpioDataRegs.AIOTOGGLE.bit.AIO14 0x6FDE %B16 #MASK=0x4000
GpioDataRegs.AIOTOGGLE.bit.AIO2 0x6FDE %B16 #MASK=0x4
GpioDataRegs.AIOTOGGLE.bit.AIO4 0x6FDE %B16 #MASK=0x10
GpioDataRegs.AIOTOGGLE.bit.AIO6 0x6FDE %B16 #MASK=0x40
GpioDataRegs.AIOTOGGLE.bit.rsvd1 0x6FDE %B16 #MASK=0x1
GpioDataRegs.AIOTOGGLE.bit.rsvd10 0x6FDE %B16 #MASK=0x8000
GpioDataRegs.AIOTOGGLE.bit.rsvd2 0x6FDE %B16 #MASK=0x2
GpioDataRegs.AIOTOGGLE.bit.rsvd3 0x6FDE %B16 #MASK=0x8
GpioDataRegs.AIOTOGGLE.bit.rsvd4 0x6FDE %B16 #MASK=0x20
GpioDataRegs.AIOTOGGLE.bit.rsvd5 0x6FDE %B16 #MASK=0x80
GpioDataRegs.AIOTOGGLE.bit.rsvd6 0x6FDE %B16 #MASK=0x100
GpioDataRegs.AIOTOGGLE.bit.rsvd7 0x6FDE %B16 #MASK=0x200
GpioDataRegs.AIOTOGGLE.bit.rsvd8 0x6FDE %B16 #MASK=0x800
GpioDataRegs.AIOTOGGLE.bit.rsvd9 0x6FDE %B16 #MASK=0x2000
GpioDataRegs.GPACLEAR.all 0x6FC4 %U32 #Unsigned
GpioDataRegs.GPACLEAR.bit.GPIO0 0x6FC4 %B32 #MASK=0x1
GpioDataRegs.GPACLEAR.bit.GPIO1 0x6FC4 %B32 #MASK=0x2
GpioDataRegs.GPACLEAR.bit.GPIO10 0x6FC4 %B32 #MASK=0x400
GpioDataRegs.GPACLEAR.bit.GPIO11 0x6FC4 %B32 #MASK=0x800
GpioDataRegs.GPACLEAR.bit.GPIO12 0x6FC4 %B32 #MASK=0x1000
GpioDataRegs.GPACLEAR.bit.GPIO13 0x6FC4 %B32 #MASK=0x2000
GpioDataRegs.GPACLEAR.bit.GPIO14 0x6FC4 %B32 #MASK=0x4000
GpioDataRegs.GPACLEAR.bit.GPIO15 0x6FC4 %B32 #MASK=0x8000
GpioDataRegs.GPACLEAR.bit.GPIO16 0x6FC4 %B32 #MASK=0x10000
GpioDataRegs.GPACLEAR.bit.GPIO17 0x6FC4 %B32 #MASK=0x20000
GpioDataRegs.GPACLEAR.bit.GPIO18 0x6FC4 %B32 #MASK=0x40000
GpioDataRegs.GPACLEAR.bit.GPIO19 0x6FC4 %B32 #MASK=0x80000
GpioDataRegs.GPACLEAR.bit.GPIO2 0x6FC4 %B32 #MASK=0x4
GpioDataRegs.GPACLEAR.bit.GPIO20 0x6FC4 %B32 #MASK=0x100000
GpioDataRegs.GPACLEAR.bit.GPIO21 0x6FC4 %B32 #MASK=0x200000
GpioDataRegs.GPACLEAR.bit.GPIO22 0x6FC4 %B32 #MASK=0x400000
GpioDataRegs.GPACLEAR.bit.GPIO23 0x6FC4 %B32 #MASK=0x800000
GpioDataRegs.GPACLEAR.bit.GPIO24 0x6FC4 %B32 #MASK=0x1000000
GpioDataRegs.GPACLEAR.bit.GPIO25 0x6FC4 %B32 #MASK=0x2000000
GpioDataRegs.GPACLEAR.bit.GPIO26 0x6FC4 %B32 #MASK=0x4000000
GpioDataRegs.GPACLEAR.bit.GPIO27 0x6FC4 %B32 #MASK=0x8000000
GpioDataRegs.GPACLEAR.bit.GPIO28 0x6FC4 %B32 #MASK=0x10000000
GpioDataRegs.GPACLEAR.bit.GPIO29 0x6FC4 %B32 #MASK=0x20000000
GpioDataRegs.GPACLEAR.bit.GPIO3 0x6FC4 %B32 #MASK=0x8
GpioDataRegs.GPACLEAR.bit.GPIO30 0x6FC4 %B32 #MASK=0x40000000
GpioDataRegs.GPACLEAR.bit.GPIO31 0x6FC4 %B32 #MASK=0x80000000
GpioDataRegs.GPACLEAR.bit.GPIO4 0x6FC4 %B32 #MASK=0x10
GpioDataRegs.GPACLEAR.bit.GPIO5 0x6FC4 %B32 #MASK=0x20
GpioDataRegs.GPACLEAR.bit.GPIO6 0x6FC4 %B32 #MASK=0x40
GpioDataRegs.GPACLEAR.bit.GPIO7 0x6FC4 %B32 #MASK=0x80
GpioDataRegs.GPACLEAR.bit.GPIO8 0x6FC4 %B32 #MASK=0x100
GpioDataRegs.GPACLEAR.bit.GPIO9 0x6FC4 %B32 #MASK=0x200
GpioDataRegs.GPADAT.all 0x6FC0 %U32 #Unsigned
GpioDataRegs.GPADAT.bit.GPIO0 0x6FC0 %B32 #MASK=0x1
GpioDataRegs.GPADAT.bit.GPIO1 0x6FC0 %B32 #MASK=0x2
GpioDataRegs.GPADAT.bit.GPIO10 0x6FC0 %B32 #MASK=0x400
GpioDataRegs.GPADAT.bit.GPIO11 0x6FC0 %B32 #MASK=0x800
GpioDataRegs.GPADAT.bit.GPIO12 0x6FC0 %B32 #MASK=0x1000
GpioDataRegs.GPADAT.bit.GPIO13 0x6FC0 %B32 #MASK=0x2000
GpioDataRegs.GPADAT.bit.GPIO14 0x6FC0 %B32 #MASK=0x4000
GpioDataRegs.GPADAT.bit.GPIO15 0x6FC0 %B32 #MASK=0x8000
GpioDataRegs.GPADAT.bit.GPIO16 0x6FC0 %B32 #MASK=0x10000
GpioDataRegs.GPADAT.bit.GPIO17 0x6FC0 %B32 #MASK=0x20000
GpioDataRegs.GPADAT.bit.GPIO18 0x6FC0 %B32 #MASK=0x40000
GpioDataRegs.GPADAT.bit.GPIO19 0x6FC0 %B32 #MASK=0x80000
GpioDataRegs.GPADAT.bit.GPIO2 0x6FC0 %B32 #MASK=0x4
GpioDataRegs.GPADAT.bit.GPIO20 0x6FC0 %B32 #MASK=0x100000
GpioDataRegs.GPADAT.bit.GPIO21 0x6FC0 %B32 #MASK=0x200000
GpioDataRegs.GPADAT.bit.GPIO22 0x6FC0 %B32 #MASK=0x400000
GpioDataRegs.GPADAT.bit.GPIO23 0x6FC0 %B32 #MASK=0x800000
GpioDataRegs.GPADAT.bit.GPIO24 0x6FC0 %B32 #MASK=0x1000000
GpioDataRegs.GPADAT.bit.GPIO25 0x6FC0 %B32 #MASK=0x2000000
GpioDataRegs.GPADAT.bit.GPIO26 0x6FC0 %B32 #MASK=0x4000000
GpioDataRegs.GPADAT.bit.GPIO27 0x6FC0 %B32 #MASK=0x8000000
GpioDataRegs.GPADAT.bit.GPIO28 0x6FC0 %B32 #MASK=0x10000000
GpioDataRegs.GPADAT.bit.GPIO29 0x6FC0 %B32 #MASK=0x20000000
GpioDataRegs.GPADAT.bit.GPIO3 0x6FC0 %B32 #MASK=0x8
GpioDataRegs.GPADAT.bit.GPIO30 0x6FC0 %B32 #MASK=0x40000000
GpioDataRegs.GPADAT.bit.GPIO31 0x6FC0 %B32 #MASK=0x80000000
GpioDataRegs.GPADAT.bit.GPIO4 0x6FC0 %B32 #MASK=0x10
GpioDataRegs.GPADAT.bit.GPIO5 0x6FC0 %B32 #MASK=0x20
GpioDataRegs.GPADAT.bit.GPIO6 0x6FC0 %B32 #MASK=0x40
GpioDataRegs.GPADAT.bit.GPIO7 0x6FC0 %B32 #MASK=0x80
GpioDataRegs.GPADAT.bit.GPIO8 0x6FC0 %B32 #MASK=0x100
GpioDataRegs.GPADAT.bit.GPIO9 0x6FC0 %B32 #MASK=0x200
GpioDataRegs.GPASET.all 0x6FC2 %U32 #Unsigned
GpioDataRegs.GPASET.bit.GPIO0 0x6FC2 %B32 #MASK=0x1
GpioDataRegs.GPASET.bit.GPIO1 0x6FC2 %B32 #MASK=0x2
GpioDataRegs.GPASET.bit.GPIO10 0x6FC2 %B32 #MASK=0x400
GpioDataRegs.GPASET.bit.GPIO11 0x6FC2 %B32 #MASK=0x800
GpioDataRegs.GPASET.bit.GPIO12 0x6FC2 %B32 #MASK=0x1000
GpioDataRegs.GPASET.bit.GPIO13 0x6FC2 %B32 #MASK=0x2000
GpioDataRegs.GPASET.bit.GPIO14 0x6FC2 %B32 #MASK=0x4000
GpioDataRegs.GPASET.bit.GPIO15 0x6FC2 %B32 #MASK=0x8000
GpioDataRegs.GPASET.bit.GPIO16 0x6FC2 %B32 #MASK=0x10000
GpioDataRegs.GPASET.bit.GPIO17 0x6FC2 %B32 #MASK=0x20000
GpioDataRegs.GPASET.bit.GPIO18 0x6FC2 %B32 #MASK=0x40000
GpioDataRegs.GPASET.bit.GPIO19 0x6FC2 %B32 #MASK=0x80000
GpioDataRegs.GPASET.bit.GPIO2 0x6FC2 %B32 #MASK=0x4
GpioDataRegs.GPASET.bit.GPIO20 0x6FC2 %B32 #MASK=0x100000
GpioDataRegs.GPASET.bit.GPIO21 0x6FC2 %B32 #MASK=0x200000
GpioDataRegs.GPASET.bit.GPIO22 0x6FC2 %B32 #MASK=0x400000
GpioDataRegs.GPASET.bit.GPIO23 0x6FC2 %B32 #MASK=0x800000
GpioDataRegs.GPASET.bit.GPIO24 0x6FC2 %B32 #MASK=0x1000000
GpioDataRegs.GPASET.bit.GPIO25 0x6FC2 %B32 #MASK=0x2000000
GpioDataRegs.GPASET.bit.GPIO26 0x6FC2 %B32 #MASK=0x4000000
GpioDataRegs.GPASET.bit.GPIO27 0x6FC2 %B32 #MASK=0x8000000
GpioDataRegs.GPASET.bit.GPIO28 0x6FC2 %B32 #MASK=0x10000000
GpioDataRegs.GPASET.bit.GPIO29 0x6FC2 %B32 #MASK=0x20000000
GpioDataRegs.GPASET.bit.GPIO3 0x6FC2 %B32 #MASK=0x8
GpioDataRegs.GPASET.bit.GPIO30 0x6FC2 %B32 #MASK=0x40000000
GpioDataRegs.GPASET.bit.GPIO31 0x6FC2 %B32 #MASK=0x80000000
GpioDataRegs.GPASET.bit.GPIO4 0x6FC2 %B32 #MASK=0x10
GpioDataRegs.GPASET.bit.GPIO5 0x6FC2 %B32 #MASK=0x20
GpioDataRegs.GPASET.bit.GPIO6 0x6FC2 %B32 #MASK=0x40
GpioDataRegs.GPASET.bit.GPIO7 0x6FC2 %B32 #MASK=0x80
GpioDataRegs.GPASET.bit.GPIO8 0x6FC2 %B32 #MASK=0x100
GpioDataRegs.GPASET.bit.GPIO9 0x6FC2 %B32 #MASK=0x200
GpioDataRegs.GPATOGGLE.all 0x6FC6 %U32 #Unsigned
GpioDataRegs.GPATOGGLE.bit.GPIO0 0x6FC6 %B32 #MASK=0x1
GpioDataRegs.GPATOGGLE.bit.GPIO1 0x6FC6 %B32 #MASK=0x2
GpioDataRegs.GPATOGGLE.bit.GPIO10 0x6FC6 %B32 #MASK=0x400
GpioDataRegs.GPATOGGLE.bit.GPIO11 0x6FC6 %B32 #MASK=0x800
GpioDataRegs.GPATOGGLE.bit.GPIO12 0x6FC6 %B32 #MASK=0x1000
GpioDataRegs.GPATOGGLE.bit.GPIO13 0x6FC6 %B32 #MASK=0x2000
GpioDataRegs.GPATOGGLE.bit.GPIO14 0x6FC6 %B32 #MASK=0x4000
GpioDataRegs.GPATOGGLE.bit.GPIO15 0x6FC6 %B32 #MASK=0x8000
GpioDataRegs.GPATOGGLE.bit.GPIO16 0x6FC6 %B32 #MASK=0x10000
GpioDataRegs.GPATOGGLE.bit.GPIO17 0x6FC6 %B32 #MASK=0x20000
GpioDataRegs.GPATOGGLE.bit.GPIO18 0x6FC6 %B32 #MASK=0x40000
GpioDataRegs.GPATOGGLE.bit.GPIO19 0x6FC6 %B32 #MASK=0x80000
GpioDataRegs.GPATOGGLE.bit.GPIO2 0x6FC6 %B32 #MASK=0x4
GpioDataRegs.GPATOGGLE.bit.GPIO20 0x6FC6 %B32 #MASK=0x100000
GpioDataRegs.GPATOGGLE.bit.GPIO21 0x6FC6 %B32 #MASK=0x200000
GpioDataRegs.GPATOGGLE.bit.GPIO22 0x6FC6 %B32 #MASK=0x400000
GpioDataRegs.GPATOGGLE.bit.GPIO23 0x6FC6 %B32 #MASK=0x800000
GpioDataRegs.GPATOGGLE.bit.GPIO24 0x6FC6 %B32 #MASK=0x1000000
GpioDataRegs.GPATOGGLE.bit.GPIO25 0x6FC6 %B32 #MASK=0x2000000
GpioDataRegs.GPATOGGLE.bit.GPIO26 0x6FC6 %B32 #MASK=0x4000000
GpioDataRegs.GPATOGGLE.bit.GPIO27 0x6FC6 %B32 #MASK=0x8000000
GpioDataRegs.GPATOGGLE.bit.GPIO28 0x6FC6 %B32 #MASK=0x10000000
GpioDataRegs.GPATOGGLE.bit.GPIO29 0x6FC6 %B32 #MASK=0x20000000
GpioDataRegs.GPATOGGLE.bit.GPIO3 0x6FC6 %B32 #MASK=0x8
GpioDataRegs.GPATOGGLE.bit.GPIO30 0x6FC6 %B32 #MASK=0x40000000
GpioDataRegs.GPATOGGLE.bit.GPIO31 0x6FC6 %B32 #MASK=0x80000000
GpioDataRegs.GPATOGGLE.bit.GPIO4 0x6FC6 %B32 #MASK=0x10
GpioDataRegs.GPATOGGLE.bit.GPIO5 0x6FC6 %B32 #MASK=0x20
GpioDataRegs.GPATOGGLE.bit.GPIO6 0x6FC6 %B32 #MASK=0x40
GpioDataRegs.GPATOGGLE.bit.GPIO7 0x6FC6 %B32 #MASK=0x80
GpioDataRegs.GPATOGGLE.bit.GPIO8 0x6FC6 %B32 #MASK=0x100
GpioDataRegs.GPATOGGLE.bit.GPIO9 0x6FC6 %B32 #MASK=0x200
GpioDataRegs.GPBCLEAR.all 0x6FCC %U32 #Unsigned
GpioDataRegs.GPBCLEAR.bit.GPIO32 0x6FCC %B32 #MASK=0x1
GpioDataRegs.GPBCLEAR.bit.GPIO33 0x6FCC %B32 #MASK=0x2
GpioDataRegs.GPBCLEAR.bit.GPIO34 0x6FCC %B32 #MASK=0x4
GpioDataRegs.GPBCLEAR.bit.GPIO35 0x6FCC %B32 #MASK=0x8
GpioDataRegs.GPBCLEAR.bit.GPIO36 0x6FCC %B32 #MASK=0x10
GpioDataRegs.GPBCLEAR.bit.GPIO37 0x6FCC %B32 #MASK=0x20
GpioDataRegs.GPBCLEAR.bit.GPIO38 0x6FCC %B32 #MASK=0x40
GpioDataRegs.GPBCLEAR.bit.rsvd1 0x6FCC %B32 #MASK=0xFF80
GpioDataRegs.GPBCLEAR.bit.rsvd2 0x6FCC %B32 #MASK=0xFFFF0000
GpioDataRegs.GPBDAT.all 0x6FC8 %U32 #Unsigned
GpioDataRegs.GPBDAT.bit.GPIO32 0x6FC8 %B32 #MASK=0x1
GpioDataRegs.GPBDAT.bit.GPIO33 0x6FC8 %B32 #MASK=0x2
GpioDataRegs.GPBDAT.bit.GPIO34 0x6FC8 %B32 #MASK=0x4
GpioDataRegs.GPBDAT.bit.GPIO35 0x6FC8 %B32 #MASK=0x8
GpioDataRegs.GPBDAT.bit.GPIO36 0x6FC8 %B32 #MASK=0x10
GpioDataRegs.GPBDAT.bit.GPIO37 0x6FC8 %B32 #MASK=0x20
GpioDataRegs.GPBDAT.bit.GPIO38 0x6FC8 %B32 #MASK=0x40
GpioDataRegs.GPBDAT.bit.rsvd1 0x6FC8 %B32 #MASK=0xFF80
GpioDataRegs.GPBDAT.bit.rsvd2 0x6FC8 %B32 #MASK=0xFFFF0000
GpioDataRegs.GPBSET.all 0x6FCA %U32 #Unsigned
GpioDataRegs.GPBSET.bit.GPIO32 0x6FCA %B32 #MASK=0x1
GpioDataRegs.GPBSET.bit.GPIO33 0x6FCA %B32 #MASK=0x2
GpioDataRegs.GPBSET.bit.GPIO34 0x6FCA %B32 #MASK=0x4
GpioDataRegs.GPBSET.bit.GPIO35 0x6FCA %B32 #MASK=0x8
GpioDataRegs.GPBSET.bit.GPIO36 0x6FCA %B32 #MASK=0x10
GpioDataRegs.GPBSET.bit.GPIO37 0x6FCA %B32 #MASK=0x20
GpioDataRegs.GPBSET.bit.GPIO38 0x6FCA %B32 #MASK=0x40
GpioDataRegs.GPBSET.bit.rsvd1 0x6FCA %B32 #MASK=0xFF80
GpioDataRegs.GPBSET.bit.rsvd2 0x6FCA %B32 #MASK=0xFFFF0000
GpioDataRegs.GPBTOGGLE.all 0x6FCE %U32 #Unsigned
GpioDataRegs.GPBTOGGLE.bit.GPIO32 0x6FCE %B32 #MASK=0x1
GpioDataRegs.GPBTOGGLE.bit.GPIO33 0x6FCE %B32 #MASK=0x2
GpioDataRegs.GPBTOGGLE.bit.GPIO34 0x6FCE %B32 #MASK=0x4
GpioDataRegs.GPBTOGGLE.bit.GPIO35 0x6FCE %B32 #MASK=0x8
GpioDataRegs.GPBTOGGLE.bit.GPIO36 0x6FCE %B32 #MASK=0x10
GpioDataRegs.GPBTOGGLE.bit.GPIO37 0x6FCE %B32 #MASK=0x20
GpioDataRegs.GPBTOGGLE.bit.GPIO38 0x6FCE %B32 #MASK=0x40
GpioDataRegs.GPBTOGGLE.bit.rsvd1 0x6FCE %B32 #MASK=0xFF80
GpioDataRegs.GPBTOGGLE.bit.rsvd2 0x6FCE %B32 #MASK=0xFFFF0000
GpioDataRegs.rsvd1[0] 0x6FD0 %U16 #Unsigned
GpioDataRegs.rsvd1[1] 0x6FD1 %U16 #Unsigned
GpioDataRegs.rsvd1[2] 0x6FD2 %U16 #Unsigned
GpioDataRegs.rsvd1[3] 0x6FD3 %U16 #Unsigned
GpioDataRegs.rsvd1[4] 0x6FD4 %U16 #Unsigned
GpioDataRegs.rsvd1[5] 0x6FD5 %U16 #Unsigned
GpioDataRegs.rsvd1[6] 0x6FD6 %U16 #Unsigned
GpioDataRegs.rsvd1[7] 0x6FD7 %U16 #Unsigned
GpioDataRegs.rsvd2 0x6FD9 %U16 #Unsigned
GpioDataRegs.rsvd3 0x6FDB %U16 #Unsigned
GpioDataRegs.rsvd4 0x6FDD %U16 #Unsigned
GpioDataRegs.rsvd5 0x6FDF %U16 #Unsigned
GpioIntRegs.GPIOLPMSEL.all 0x6FE8 %U32 #Unsigned
GpioIntRegs.GPIOLPMSEL.bit.GPIO0 0x6FE8 %B32 #MASK=0x1
GpioIntRegs.GPIOLPMSEL.bit.GPIO1 0x6FE8 %B32 #MASK=0x2
GpioIntRegs.GPIOLPMSEL.bit.GPIO10 0x6FE8 %B32 #MASK=0x400
GpioIntRegs.GPIOLPMSEL.bit.GPIO11 0x6FE8 %B32 #MASK=0x800
GpioIntRegs.GPIOLPMSEL.bit.GPIO12 0x6FE8 %B32 #MASK=0x1000
GpioIntRegs.GPIOLPMSEL.bit.GPIO13 0x6FE8 %B32 #MASK=0x2000
GpioIntRegs.GPIOLPMSEL.bit.GPIO14 0x6FE8 %B32 #MASK=0x4000
GpioIntRegs.GPIOLPMSEL.bit.GPIO15 0x6FE8 %B32 #MASK=0x8000
GpioIntRegs.GPIOLPMSEL.bit.GPIO16 0x6FE8 %B32 #MASK=0x10000
GpioIntRegs.GPIOLPMSEL.bit.GPIO17 0x6FE8 %B32 #MASK=0x20000
GpioIntRegs.GPIOLPMSEL.bit.GPIO18 0x6FE8 %B32 #MASK=0x40000
GpioIntRegs.GPIOLPMSEL.bit.GPIO19 0x6FE8 %B32 #MASK=0x80000
GpioIntRegs.GPIOLPMSEL.bit.GPIO2 0x6FE8 %B32 #MASK=0x4
GpioIntRegs.GPIOLPMSEL.bit.GPIO20 0x6FE8 %B32 #MASK=0x100000
GpioIntRegs.GPIOLPMSEL.bit.GPIO21 0x6FE8 %B32 #MASK=0x200000
GpioIntRegs.GPIOLPMSEL.bit.GPIO22 0x6FE8 %B32 #MASK=0x400000
GpioIntRegs.GPIOLPMSEL.bit.GPIO23 0x6FE8 %B32 #MASK=0x800000
GpioIntRegs.GPIOLPMSEL.bit.GPIO24 0x6FE8 %B32 #MASK=0x1000000
GpioIntRegs.GPIOLPMSEL.bit.GPIO25 0x6FE8 %B32 #MASK=0x2000000
GpioIntRegs.GPIOLPMSEL.bit.GPIO26 0x6FE8 %B32 #MASK=0x4000000
GpioIntRegs.GPIOLPMSEL.bit.GPIO27 0x6FE8 %B32 #MASK=0x8000000
GpioIntRegs.GPIOLPMSEL.bit.GPIO28 0x6FE8 %B32 #MASK=0x10000000
GpioIntRegs.GPIOLPMSEL.bit.GPIO29 0x6FE8 %B32 #MASK=0x20000000
GpioIntRegs.GPIOLPMSEL.bit.GPIO3 0x6FE8 %B32 #MASK=0x8
GpioIntRegs.GPIOLPMSEL.bit.GPIO30 0x6FE8 %B32 #MASK=0x40000000
GpioIntRegs.GPIOLPMSEL.bit.GPIO31 0x6FE8 %B32 #MASK=0x80000000
GpioIntRegs.GPIOLPMSEL.bit.GPIO4 0x6FE8 %B32 #MASK=0x10
GpioIntRegs.GPIOLPMSEL.bit.GPIO5 0x6FE8 %B32 #MASK=0x20
GpioIntRegs.GPIOLPMSEL.bit.GPIO6 0x6FE8 %B32 #MASK=0x40
GpioIntRegs.GPIOLPMSEL.bit.GPIO7 0x6FE8 %B32 #MASK=0x80
GpioIntRegs.GPIOLPMSEL.bit.GPIO8 0x6FE8 %B32 #MASK=0x100
GpioIntRegs.GPIOLPMSEL.bit.GPIO9 0x6FE8 %B32 #MASK=0x200
GpioIntRegs.GPIOXINT1SEL.all 0x6FE0 %U16 #Unsigned
GpioIntRegs.GPIOXINT1SEL.bit.GPIOSEL 0x6FE0 %B16 #MASK=0x1F
GpioIntRegs.GPIOXINT1SEL.bit.rsvd1 0x6FE0 %B16 #MASK=0xFFE0
GpioIntRegs.GPIOXINT2SEL.all 0x6FE1 %U16 #Unsigned
GpioIntRegs.GPIOXINT2SEL.bit.GPIOSEL 0x6FE1 %B16 #MASK=0x1F
GpioIntRegs.GPIOXINT2SEL.bit.rsvd1 0x6FE1 %B16 #MASK=0xFFE0
GpioIntRegs.GPIOXINT3SEL.all 0x6FE2 %U16 #Unsigned
GpioIntRegs.GPIOXINT3SEL.bit.GPIOSEL 0x6FE2 %B16 #MASK=0x1F
GpioIntRegs.GPIOXINT3SEL.bit.rsvd1 0x6FE2 %B16 #MASK=0xFFE0
GpioIntRegs.rsvd1[0] 0x6FE3 %U16 #Unsigned
GpioIntRegs.rsvd1[1] 0x6FE4 %U16 #Unsigned
GpioIntRegs.rsvd1[2] 0x6FE5 %U16 #Unsigned
GpioIntRegs.rsvd1[3] 0x6FE6 %U16 #Unsigned
GpioIntRegs.rsvd1[4] 0x6FE7 %U16 #Unsigned
I2caRegs.I2CCLKH 0x7904 %U16 #Unsigned
I2caRegs.I2CCLKL 0x7903 %U16 #Unsigned
I2caRegs.I2CCNT 0x7905 %U16 #Unsigned
I2caRegs.I2CDRR 0x7906 %U16 #Unsigned
I2caRegs.I2CDXR 0x7908 %U16 #Unsigned
I2caRegs.I2CEMDR.all 0x790B %U16 #Unsigned
I2caRegs.I2CEMDR.bit.BCM 0x790B %B16 #MASK=0x1
I2caRegs.I2CEMDR.bit.rsvd1 0x790B %B16 #MASK=0xFFFE
I2caRegs.I2CFFRX.all 0x7921 %U16 #Unsigned
I2caRegs.I2CFFRX.bit.rsvd1 0x7921 %B16 #MASK=0xC000
I2caRegs.I2CFFRX.bit.RXFFIENA 0x7921 %B16 #MASK=0x20
I2caRegs.I2CFFRX.bit.RXFFIL 0x7921 %B16 #MASK=0x1F
I2caRegs.I2CFFRX.bit.RXFFINT 0x7921 %B16 #MASK=0x80
I2caRegs.I2CFFRX.bit.RXFFINTCLR 0x7921 %B16 #MASK=0x40
I2caRegs.I2CFFRX.bit.RXFFRST 0x7921 %B16 #MASK=0x2000
I2caRegs.I2CFFRX.bit.RXFFST 0x7921 %B16 #MASK=0x1F00
I2caRegs.I2CFFTX.all 0x7920 %U16 #Unsigned
I2caRegs.I2CFFTX.bit.I2CFFEN 0x7920 %B16 #MASK=0x4000
I2caRegs.I2CFFTX.bit.rsvd1 0x7920 %B16 #MASK=0x8000
I2caRegs.I2CFFTX.bit.TXFFIENA 0x7920 %B16 #MASK=0x20
I2caRegs.I2CFFTX.bit.TXFFIL 0x7920 %B16 #MASK=0x1F
I2caRegs.I2CFFTX.bit.TXFFINT 0x7920 %B16 #MASK=0x80
I2caRegs.I2CFFTX.bit.TXFFINTCLR 0x7920 %B16 #MASK=0x40
I2caRegs.I2CFFTX.bit.TXFFRST 0x7920 %B16 #MASK=0x2000
I2caRegs.I2CFFTX.bit.TXFFST 0x7920 %B16 #MASK=0x1F00
I2caRegs.I2CIER.all 0x7901 %U16 #Unsigned
I2caRegs.I2CIER.bit.AAS 0x7901 %B16 #MASK=0x40
I2caRegs.I2CIER.bit.ARBL 0x7901 %B16 #MASK=0x1
I2caRegs.I2CIER.bit.ARDY 0x7901 %B16 #MASK=0x4
I2caRegs.I2CIER.bit.NACK 0x7901 %B16 #MASK=0x2
I2caRegs.I2CIER.bit.RRDY 0x7901 %B16 #MASK=0x8
I2caRegs.I2CIER.bit.rsvd 0x7901 %B16 #MASK=0xFF80
I2caRegs.I2CIER.bit.SCD 0x7901 %B16 #MASK=0x20
I2caRegs.I2CIER.bit.XRDY 0x7901 %B16 #MASK=0x10
I2caRegs.I2CISRC.all 0x790A %U16 #Unsigned
I2caRegs.I2CISRC.bit.INTCODE 0x790A %B16 #MASK=0x7
I2caRegs.I2CISRC.bit.rsvd1 0x790A %B16 #MASK=0xFFF8
I2caRegs.I2CMDR.all 0x7909 %U16 #Unsigned
I2caRegs.I2CMDR.bit.BC 0x7909 %B16 #MASK=0x7
I2caRegs.I2CMDR.bit.DLB 0x7909 %B16 #MASK=0x40
I2caRegs.I2CMDR.bit.FDF 0x7909 %B16 #MASK=0x8
I2caRegs.I2CMDR.bit.FREE 0x7909 %B16 #MASK=0x4000
I2caRegs.I2CMDR.bit.IRS 0x7909 %B16 #MASK=0x20
I2caRegs.I2CMDR.bit.MST 0x7909 %B16 #MASK=0x400
I2caRegs.I2CMDR.bit.NACKMOD 0x7909 %B16 #MASK=0x8000
I2caRegs.I2CMDR.bit.RM 0x7909 %B16 #MASK=0x80
I2caRegs.I2CMDR.bit.rsvd1 0x7909 %B16 #MASK=0x1000
I2caRegs.I2CMDR.bit.STB 0x7909 %B16 #MASK=0x10
I2caRegs.I2CMDR.bit.STP 0x7909 %B16 #MASK=0x800
I2caRegs.I2CMDR.bit.STT 0x7909 %B16 #MASK=0x2000
I2caRegs.I2CMDR.bit.TRX 0x7909 %B16 #MASK=0x200
I2caRegs.I2CMDR.bit.XA 0x7909 %B16 #MASK=0x100
I2caRegs.I2COAR 0x7900 %U16 #Unsigned
I2caRegs.I2CPSC.all 0x790C %U16 #Unsigned
I2caRegs.I2CPSC.bit.IPSC 0x790C %B16 #MASK=0xFF
I2caRegs.I2CPSC.bit.rsvd1 0x790C %B16 #MASK=0xFF00
I2caRegs.I2CSAR 0x7907 %U16 #Unsigned
I2caRegs.I2CSTR.all 0x7902 %U16 #Unsigned
I2caRegs.I2CSTR.bit.AAS 0x7902 %B16 #MASK=0x200
I2caRegs.I2CSTR.bit.AD0 0x7902 %B16 #MASK=0x100
I2caRegs.I2CSTR.bit.ARBL 0x7902 %B16 #MASK=0x1
I2caRegs.I2CSTR.bit.ARDY 0x7902 %B16 #MASK=0x4
I2caRegs.I2CSTR.bit.BB 0x7902 %B16 #MASK=0x1000
I2caRegs.I2CSTR.bit.NACK 0x7902 %B16 #MASK=0x2
I2caRegs.I2CSTR.bit.NACKSNT 0x7902 %B16 #MASK=0x2000
I2caRegs.I2CSTR.bit.RRDY 0x7902 %B16 #MASK=0x8
I2caRegs.I2CSTR.bit.RSFULL 0x7902 %B16 #MASK=0x800
I2caRegs.I2CSTR.bit.rsvd1 0x7902 %B16 #MASK=0xC0
I2caRegs.I2CSTR.bit.rsvd2 0x7902 %B16 #MASK=0x8000
I2caRegs.I2CSTR.bit.SCD 0x7902 %B16 #MASK=0x20
I2caRegs.I2CSTR.bit.SDIR 0x7902 %B16 #MASK=0x4000
I2caRegs.I2CSTR.bit.XRDY 0x7902 %B16 #MASK=0x10
I2caRegs.I2CSTR.bit.XSMT 0x7902 %B16 #MASK=0x400
I2caRegs.rsvd2[0] 0x790D %U16 #Unsigned
I2caRegs.rsvd2[1] 0x790E %U16 #Unsigned
I2caRegs.rsvd2[10] 0x7917 %U16 #Unsigned
I2caRegs.rsvd2[11] 0x7918 %U16 #Unsigned
I2caRegs.rsvd2[12] 0x7919 %U16 #Unsigned
I2caRegs.rsvd2[13] 0x791A %U16 #Unsigned
I2caRegs.rsvd2[14] 0x791B %U16 #Unsigned
I2caRegs.rsvd2[15] 0x791C %U16 #Unsigned
I2caRegs.rsvd2[16] 0x791D %U16 #Unsigned
I2caRegs.rsvd2[17] 0x791E %U16 #Unsigned
I2caRegs.rsvd2[18] 0x791F %U16 #Unsigned
I2caRegs.rsvd2[2] 0x790F %U16 #Unsigned
I2caRegs.rsvd2[3] 0x7910 %U16 #Unsigned
I2caRegs.rsvd2[4] 0x7911 %U16 #Unsigned
I2caRegs.rsvd2[5] 0x7912 %U16 #Unsigned
I2caRegs.rsvd2[6] 0x7913 %U16 #Unsigned
I2caRegs.rsvd2[7] 0x7914 %U16 #Unsigned
I2caRegs.rsvd2[8] 0x7915 %U16 #Unsigned
I2caRegs.rsvd2[9] 0x7916 %U16 #Unsigned
i2cHibajelzesekLehetnek 0x8D6C %U16 #Unsigned
len_ehist 0x3F18B6 %U32 #Unsigned
len_error_descriptor 0x8882 %U16 #Unsigned
len_mainsm_descriptor 0x8885 %U16 #Unsigned
load_defv 0x8D58 %U16 #Unsigned
mainsm_descriptor[0].desc_number 0x3F19CA %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[0] 0x3F19CB %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[1] 0x3F19CC %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[10] 0x3F19D5 %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[11] 0x3F19D6 %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[12] 0x3F19D7 %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[13] 0x3F19D8 %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[14] 0x3F19D9 %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[15] 0x3F19DA %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[16] 0x3F19DB %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[2] 0x3F19CD %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[3] 0x3F19CE %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[4] 0x3F19CF %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[5] 0x3F19D0 %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[6] 0x3F19D1 %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[7] 0x3F19D2 %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[8] 0x3F19D3 %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[9] 0x3F19D4 %UCHAR #Unsigned
mainsm_descriptor[1].desc_number 0x3F19DC %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[0] 0x3F19DD %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[1] 0x3F19DE %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[10] 0x3F19E7 %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[11] 0x3F19E8 %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[12] 0x3F19E9 %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[13] 0x3F19EA %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[14] 0x3F19EB %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[15] 0x3F19EC %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[16] 0x3F19ED %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[2] 0x3F19DF %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[3] 0x3F19E0 %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[4] 0x3F19E1 %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[5] 0x3F19E2 %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[6] 0x3F19E3 %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[7] 0x3F19E4 %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[8] 0x3F19E5 %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[9] 0x3F19E6 %UCHAR #Unsigned
mainsm_descriptor[2].desc_number 0x3F19EE %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[0] 0x3F19EF %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[1] 0x3F19F0 %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[10] 0x3F19F9 %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[11] 0x3F19FA %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[12] 0x3F19FB %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[13] 0x3F19FC %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[14] 0x3F19FD %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[15] 0x3F19FE %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[16] 0x3F19FF %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[2] 0x3F19F1 %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[3] 0x3F19F2 %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[4] 0x3F19F3 %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[5] 0x3F19F4 %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[6] 0x3F19F5 %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[7] 0x3F19F6 %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[8] 0x3F19F7 %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[9] 0x3F19F8 %UCHAR #Unsigned
mainsm_descriptor[3].desc_number 0x3F1A00 %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[0] 0x3F1A01 %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[1] 0x3F1A02 %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[10] 0x3F1A0B %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[11] 0x3F1A0C %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[12] 0x3F1A0D %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[13] 0x3F1A0E %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[14] 0x3F1A0F %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[15] 0x3F1A10 %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[16] 0x3F1A11 %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[2] 0x3F1A03 %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[3] 0x3F1A04 %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[4] 0x3F1A05 %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[5] 0x3F1A06 %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[6] 0x3F1A07 %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[7] 0x3F1A08 %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[8] 0x3F1A09 %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[9] 0x3F1A0A %UCHAR #Unsigned
mainsm_descriptor[4].desc_number 0x3F1A12 %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[0] 0x3F1A13 %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[1] 0x3F1A14 %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[10] 0x3F1A1D %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[11] 0x3F1A1E %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[12] 0x3F1A1F %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[13] 0x3F1A20 %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[14] 0x3F1A21 %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[15] 0x3F1A22 %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[16] 0x3F1A23 %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[2] 0x3F1A15 %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[3] 0x3F1A16 %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[4] 0x3F1A17 %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[5] 0x3F1A18 %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[6] 0x3F1A19 %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[7] 0x3F1A1A %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[8] 0x3F1A1B %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[9] 0x3F1A1C %UCHAR #Unsigned
max_load_defv 0x3F18A6 %S16 #Signed
max_s_date 0x3F18B0 %S32 #Signed
max_s_time 0x3F18BA %S32 #Signed
max_save_var 0x3F18A8 %S16 #Signed
max_set_datetm 0x3F18A4 %S16 #Signed
min_load_defv 0x3F18A7 %S16 #Signed
min_s_date 0x3F18B2 %S32 #Signed
min_s_time 0x3F18B8 %S32 #Signed
min_save_var 0x3F18A9 %S16 #Signed
min_set_datetm 0x3F18A5 %S16 #Signed
mon_ver 0x3F18AB %U16 #Unsigned
msg_len 0x8888 %U16 #Unsigned
msg_pos 0x888D %U16 #Unsigned
NmiIntruptRegs.NMICFG.all 0x7060 %U16 #Unsigned
NmiIntruptRegs.NMICFG.bit.CLOCKFAIL 0x7060 %B16 #MASK=0x2
NmiIntruptRegs.NMICFG.bit.rsvd1 0x7060 %B16 #MASK=0x1
NmiIntruptRegs.NMICFG.bit.rsvd2 0x7060 %B16 #MASK=0xFFFC
NmiIntruptRegs.NMIFLG.all 0x7061 %U16 #Unsigned
NmiIntruptRegs.NMIFLG.bit.CLOCKFAIL 0x7061 %B16 #MASK=0x2
NmiIntruptRegs.NMIFLG.bit.NMIINT 0x7061 %B16 #MASK=0x1
NmiIntruptRegs.NMIFLG.bit.rsvd1 0x7061 %B16 #MASK=0xFFFC
NmiIntruptRegs.NMIFLGCLR.all 0x7062 %U16 #Unsigned
NmiIntruptRegs.NMIFLGCLR.bit.CLOCKFAIL 0x7062 %B16 #MASK=0x2
NmiIntruptRegs.NMIFLGCLR.bit.NMIINT 0x7062 %B16 #MASK=0x1
NmiIntruptRegs.NMIFLGCLR.bit.rsvd1 0x7062 %B16 #MASK=0xFFFC
NmiIntruptRegs.NMIFLGFRC.all 0x7063 %U16 #Unsigned
NmiIntruptRegs.NMIFLGFRC.bit.CLOCKFAIL 0x7063 %B16 #MASK=0x2
NmiIntruptRegs.NMIFLGFRC.bit.rsvd1 0x7063 %B16 #MASK=0x1
NmiIntruptRegs.NMIFLGFRC.bit.rsvd2 0x7063 %B16 #MASK=0xFFFC
NmiIntruptRegs.NMIWDCNT 0x7064 %U16 #Unsigned
NmiIntruptRegs.NMIWDPRD 0x7065 %U16 #Unsigned
NmiIntruptRegs.rsvd1[0] 0x7066 %U16 #Unsigned
NmiIntruptRegs.rsvd1[1] 0x7067 %U16 #Unsigned
NmiIntruptRegs.rsvd1[2] 0x7068 %U16 #Unsigned
NmiIntruptRegs.rsvd1[3] 0x7069 %U16 #Unsigned
NmiIntruptRegs.rsvd1[4] 0x706A %U16 #Unsigned
NmiIntruptRegs.rsvd1[5] 0x706B %U16 #Unsigned
NmiIntruptRegs.rsvd1[6] 0x706C %U16 #Unsigned
NmiIntruptRegs.rsvd1[7] 0x706D %U16 #Unsigned
NmiIntruptRegs.rsvd1[8] 0x706E %U16 #Unsigned
NmiIntruptRegs.rsvd1[9] 0x706F %U16 #Unsigned
nr_tabs 0x3F18AC %U16 #Unsigned
ora_hiba_cnt 0x8D77 %U16 #Unsigned
PartIdRegs.PARTID.all 0x3D7FFF %U16 #Unsigned
PartIdRegs.PARTID.bit.PARTNO 0x3D7FFF %B16 #MASK=0xFF
PartIdRegs.PARTID.bit.PARTTYPE 0x3D7FFF %B16 #MASK=0xFF00
PieCtrlRegs.PIEACK.all 0x0CE1 %U16 #Unsigned
PieCtrlRegs.PIEACK.bit.ACK1 0x0CE1 %B16 #MASK=0x1
PieCtrlRegs.PIEACK.bit.ACK10 0x0CE1 %B16 #MASK=0x200
PieCtrlRegs.PIEACK.bit.ACK11 0x0CE1 %B16 #MASK=0x400
PieCtrlRegs.PIEACK.bit.ACK12 0x0CE1 %B16 #MASK=0x800
PieCtrlRegs.PIEACK.bit.ACK2 0x0CE1 %B16 #MASK=0x2
PieCtrlRegs.PIEACK.bit.ACK3 0x0CE1 %B16 #MASK=0x4
PieCtrlRegs.PIEACK.bit.ACK4 0x0CE1 %B16 #MASK=0x8
PieCtrlRegs.PIEACK.bit.ACK5 0x0CE1 %B16 #MASK=0x10
PieCtrlRegs.PIEACK.bit.ACK6 0x0CE1 %B16 #MASK=0x20
PieCtrlRegs.PIEACK.bit.ACK7 0x0CE1 %B16 #MASK=0x40
PieCtrlRegs.PIEACK.bit.ACK8 0x0CE1 %B16 #MASK=0x80
PieCtrlRegs.PIEACK.bit.ACK9 0x0CE1 %B16 #MASK=0x100
PieCtrlRegs.PIEACK.bit.rsvd 0x0CE1 %B16 #MASK=0xF000
PieCtrlRegs.PIECTRL.all 0x0CE0 %U16 #Unsigned
PieCtrlRegs.PIECTRL.bit.ENPIE 0x0CE0 %B16 #MASK=0x1
PieCtrlRegs.PIECTRL.bit.PIEVECT 0x0CE0 %B16 #MASK=0xFFFE
PieCtrlRegs.PIEIER1.all 0x0CE2 %U16 #Unsigned
PieCtrlRegs.PIEIER1.bit.INTx1 0x0CE2 %B16 #MASK=0x1
PieCtrlRegs.PIEIER1.bit.INTx2 0x0CE2 %B16 #MASK=0x2
PieCtrlRegs.PIEIER1.bit.INTx3 0x0CE2 %B16 #MASK=0x4
PieCtrlRegs.PIEIER1.bit.INTx4 0x0CE2 %B16 #MASK=0x8
PieCtrlRegs.PIEIER1.bit.INTx5 0x0CE2 %B16 #MASK=0x10
PieCtrlRegs.PIEIER1.bit.INTx6 0x0CE2 %B16 #MASK=0x20
PieCtrlRegs.PIEIER1.bit.INTx7 0x0CE2 %B16 #MASK=0x40
PieCtrlRegs.PIEIER1.bit.INTx8 0x0CE2 %B16 #MASK=0x80
PieCtrlRegs.PIEIER1.bit.rsvd 0x0CE2 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIER10.all 0x0CF4 %U16 #Unsigned
PieCtrlRegs.PIEIER10.bit.INTx1 0x0CF4 %B16 #MASK=0x1
PieCtrlRegs.PIEIER10.bit.INTx2 0x0CF4 %B16 #MASK=0x2
PieCtrlRegs.PIEIER10.bit.INTx3 0x0CF4 %B16 #MASK=0x4
PieCtrlRegs.PIEIER10.bit.INTx4 0x0CF4 %B16 #MASK=0x8
PieCtrlRegs.PIEIER10.bit.INTx5 0x0CF4 %B16 #MASK=0x10
PieCtrlRegs.PIEIER10.bit.INTx6 0x0CF4 %B16 #MASK=0x20
PieCtrlRegs.PIEIER10.bit.INTx7 0x0CF4 %B16 #MASK=0x40
PieCtrlRegs.PIEIER10.bit.INTx8 0x0CF4 %B16 #MASK=0x80
PieCtrlRegs.PIEIER10.bit.rsvd 0x0CF4 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIER11.all 0x0CF6 %U16 #Unsigned
PieCtrlRegs.PIEIER11.bit.INTx1 0x0CF6 %B16 #MASK=0x1
PieCtrlRegs.PIEIER11.bit.INTx2 0x0CF6 %B16 #MASK=0x2
PieCtrlRegs.PIEIER11.bit.INTx3 0x0CF6 %B16 #MASK=0x4
PieCtrlRegs.PIEIER11.bit.INTx4 0x0CF6 %B16 #MASK=0x8
PieCtrlRegs.PIEIER11.bit.INTx5 0x0CF6 %B16 #MASK=0x10
PieCtrlRegs.PIEIER11.bit.INTx6 0x0CF6 %B16 #MASK=0x20
PieCtrlRegs.PIEIER11.bit.INTx7 0x0CF6 %B16 #MASK=0x40
PieCtrlRegs.PIEIER11.bit.INTx8 0x0CF6 %B16 #MASK=0x80
PieCtrlRegs.PIEIER11.bit.rsvd 0x0CF6 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIER12.all 0x0CF8 %U16 #Unsigned
PieCtrlRegs.PIEIER12.bit.INTx1 0x0CF8 %B16 #MASK=0x1
PieCtrlRegs.PIEIER12.bit.INTx2 0x0CF8 %B16 #MASK=0x2
PieCtrlRegs.PIEIER12.bit.INTx3 0x0CF8 %B16 #MASK=0x4
PieCtrlRegs.PIEIER12.bit.INTx4 0x0CF8 %B16 #MASK=0x8
PieCtrlRegs.PIEIER12.bit.INTx5 0x0CF8 %B16 #MASK=0x10
PieCtrlRegs.PIEIER12.bit.INTx6 0x0CF8 %B16 #MASK=0x20
PieCtrlRegs.PIEIER12.bit.INTx7 0x0CF8 %B16 #MASK=0x40
PieCtrlRegs.PIEIER12.bit.INTx8 0x0CF8 %B16 #MASK=0x80
PieCtrlRegs.PIEIER12.bit.rsvd 0x0CF8 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIER2.all 0x0CE4 %U16 #Unsigned
PieCtrlRegs.PIEIER2.bit.INTx1 0x0CE4 %B16 #MASK=0x1
PieCtrlRegs.PIEIER2.bit.INTx2 0x0CE4 %B16 #MASK=0x2
PieCtrlRegs.PIEIER2.bit.INTx3 0x0CE4 %B16 #MASK=0x4
PieCtrlRegs.PIEIER2.bit.INTx4 0x0CE4 %B16 #MASK=0x8
PieCtrlRegs.PIEIER2.bit.INTx5 0x0CE4 %B16 #MASK=0x10
PieCtrlRegs.PIEIER2.bit.INTx6 0x0CE4 %B16 #MASK=0x20
PieCtrlRegs.PIEIER2.bit.INTx7 0x0CE4 %B16 #MASK=0x40
PieCtrlRegs.PIEIER2.bit.INTx8 0x0CE4 %B16 #MASK=0x80
PieCtrlRegs.PIEIER2.bit.rsvd 0x0CE4 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIER3.all 0x0CE6 %U16 #Unsigned
PieCtrlRegs.PIEIER3.bit.INTx1 0x0CE6 %B16 #MASK=0x1
PieCtrlRegs.PIEIER3.bit.INTx2 0x0CE6 %B16 #MASK=0x2
PieCtrlRegs.PIEIER3.bit.INTx3 0x0CE6 %B16 #MASK=0x4
PieCtrlRegs.PIEIER3.bit.INTx4 0x0CE6 %B16 #MASK=0x8
PieCtrlRegs.PIEIER3.bit.INTx5 0x0CE6 %B16 #MASK=0x10
PieCtrlRegs.PIEIER3.bit.INTx6 0x0CE6 %B16 #MASK=0x20
PieCtrlRegs.PIEIER3.bit.INTx7 0x0CE6 %B16 #MASK=0x40
PieCtrlRegs.PIEIER3.bit.INTx8 0x0CE6 %B16 #MASK=0x80
PieCtrlRegs.PIEIER3.bit.rsvd 0x0CE6 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIER4.all 0x0CE8 %U16 #Unsigned
PieCtrlRegs.PIEIER4.bit.INTx1 0x0CE8 %B16 #MASK=0x1
PieCtrlRegs.PIEIER4.bit.INTx2 0x0CE8 %B16 #MASK=0x2
PieCtrlRegs.PIEIER4.bit.INTx3 0x0CE8 %B16 #MASK=0x4
PieCtrlRegs.PIEIER4.bit.INTx4 0x0CE8 %B16 #MASK=0x8
PieCtrlRegs.PIEIER4.bit.INTx5 0x0CE8 %B16 #MASK=0x10
PieCtrlRegs.PIEIER4.bit.INTx6 0x0CE8 %B16 #MASK=0x20
PieCtrlRegs.PIEIER4.bit.INTx7 0x0CE8 %B16 #MASK=0x40
PieCtrlRegs.PIEIER4.bit.INTx8 0x0CE8 %B16 #MASK=0x80
PieCtrlRegs.PIEIER4.bit.rsvd 0x0CE8 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIER5.all 0x0CEA %U16 #Unsigned
PieCtrlRegs.PIEIER5.bit.INTx1 0x0CEA %B16 #MASK=0x1
PieCtrlRegs.PIEIER5.bit.INTx2 0x0CEA %B16 #MASK=0x2
PieCtrlRegs.PIEIER5.bit.INTx3 0x0CEA %B16 #MASK=0x4
PieCtrlRegs.PIEIER5.bit.INTx4 0x0CEA %B16 #MASK=0x8
PieCtrlRegs.PIEIER5.bit.INTx5 0x0CEA %B16 #MASK=0x10
PieCtrlRegs.PIEIER5.bit.INTx6 0x0CEA %B16 #MASK=0x20
PieCtrlRegs.PIEIER5.bit.INTx7 0x0CEA %B16 #MASK=0x40
PieCtrlRegs.PIEIER5.bit.INTx8 0x0CEA %B16 #MASK=0x80
PieCtrlRegs.PIEIER5.bit.rsvd 0x0CEA %B16 #MASK=0xFF00
PieCtrlRegs.PIEIER6.all 0x0CEC %U16 #Unsigned
PieCtrlRegs.PIEIER6.bit.INTx1 0x0CEC %B16 #MASK=0x1
PieCtrlRegs.PIEIER6.bit.INTx2 0x0CEC %B16 #MASK=0x2
PieCtrlRegs.PIEIER6.bit.INTx3 0x0CEC %B16 #MASK=0x4
PieCtrlRegs.PIEIER6.bit.INTx4 0x0CEC %B16 #MASK=0x8
PieCtrlRegs.PIEIER6.bit.INTx5 0x0CEC %B16 #MASK=0x10
PieCtrlRegs.PIEIER6.bit.INTx6 0x0CEC %B16 #MASK=0x20
PieCtrlRegs.PIEIER6.bit.INTx7 0x0CEC %B16 #MASK=0x40
PieCtrlRegs.PIEIER6.bit.INTx8 0x0CEC %B16 #MASK=0x80
PieCtrlRegs.PIEIER6.bit.rsvd 0x0CEC %B16 #MASK=0xFF00
PieCtrlRegs.PIEIER7.all 0x0CEE %U16 #Unsigned
PieCtrlRegs.PIEIER7.bit.INTx1 0x0CEE %B16 #MASK=0x1
PieCtrlRegs.PIEIER7.bit.INTx2 0x0CEE %B16 #MASK=0x2
PieCtrlRegs.PIEIER7.bit.INTx3 0x0CEE %B16 #MASK=0x4
PieCtrlRegs.PIEIER7.bit.INTx4 0x0CEE %B16 #MASK=0x8
PieCtrlRegs.PIEIER7.bit.INTx5 0x0CEE %B16 #MASK=0x10
PieCtrlRegs.PIEIER7.bit.INTx6 0x0CEE %B16 #MASK=0x20
PieCtrlRegs.PIEIER7.bit.INTx7 0x0CEE %B16 #MASK=0x40
PieCtrlRegs.PIEIER7.bit.INTx8 0x0CEE %B16 #MASK=0x80
PieCtrlRegs.PIEIER7.bit.rsvd 0x0CEE %B16 #MASK=0xFF00
PieCtrlRegs.PIEIER8.all 0x0CF0 %U16 #Unsigned
PieCtrlRegs.PIEIER8.bit.INTx1 0x0CF0 %B16 #MASK=0x1
PieCtrlRegs.PIEIER8.bit.INTx2 0x0CF0 %B16 #MASK=0x2
PieCtrlRegs.PIEIER8.bit.INTx3 0x0CF0 %B16 #MASK=0x4
PieCtrlRegs.PIEIER8.bit.INTx4 0x0CF0 %B16 #MASK=0x8
PieCtrlRegs.PIEIER8.bit.INTx5 0x0CF0 %B16 #MASK=0x10
PieCtrlRegs.PIEIER8.bit.INTx6 0x0CF0 %B16 #MASK=0x20
PieCtrlRegs.PIEIER8.bit.INTx7 0x0CF0 %B16 #MASK=0x40
PieCtrlRegs.PIEIER8.bit.INTx8 0x0CF0 %B16 #MASK=0x80
PieCtrlRegs.PIEIER8.bit.rsvd 0x0CF0 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIER9.all 0x0CF2 %U16 #Unsigned
PieCtrlRegs.PIEIER9.bit.INTx1 0x0CF2 %B16 #MASK=0x1
PieCtrlRegs.PIEIER9.bit.INTx2 0x0CF2 %B16 #MASK=0x2
PieCtrlRegs.PIEIER9.bit.INTx3 0x0CF2 %B16 #MASK=0x4
PieCtrlRegs.PIEIER9.bit.INTx4 0x0CF2 %B16 #MASK=0x8
PieCtrlRegs.PIEIER9.bit.INTx5 0x0CF2 %B16 #MASK=0x10
PieCtrlRegs.PIEIER9.bit.INTx6 0x0CF2 %B16 #MASK=0x20
PieCtrlRegs.PIEIER9.bit.INTx7 0x0CF2 %B16 #MASK=0x40
PieCtrlRegs.PIEIER9.bit.INTx8 0x0CF2 %B16 #MASK=0x80
PieCtrlRegs.PIEIER9.bit.rsvd 0x0CF2 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIFR1.all 0x0CE3 %U16 #Unsigned
PieCtrlRegs.PIEIFR1.bit.INTx1 0x0CE3 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR1.bit.INTx2 0x0CE3 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR1.bit.INTx3 0x0CE3 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR1.bit.INTx4 0x0CE3 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR1.bit.INTx5 0x0CE3 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR1.bit.INTx6 0x0CE3 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR1.bit.INTx7 0x0CE3 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR1.bit.INTx8 0x0CE3 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR1.bit.rsvd 0x0CE3 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIFR10.all 0x0CF5 %U16 #Unsigned
PieCtrlRegs.PIEIFR10.bit.INTx1 0x0CF5 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR10.bit.INTx2 0x0CF5 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR10.bit.INTx3 0x0CF5 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR10.bit.INTx4 0x0CF5 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR10.bit.INTx5 0x0CF5 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR10.bit.INTx6 0x0CF5 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR10.bit.INTx7 0x0CF5 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR10.bit.INTx8 0x0CF5 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR10.bit.rsvd 0x0CF5 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIFR11.all 0x0CF7 %U16 #Unsigned
PieCtrlRegs.PIEIFR11.bit.INTx1 0x0CF7 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR11.bit.INTx2 0x0CF7 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR11.bit.INTx3 0x0CF7 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR11.bit.INTx4 0x0CF7 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR11.bit.INTx5 0x0CF7 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR11.bit.INTx6 0x0CF7 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR11.bit.INTx7 0x0CF7 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR11.bit.INTx8 0x0CF7 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR11.bit.rsvd 0x0CF7 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIFR12.all 0x0CF9 %U16 #Unsigned
PieCtrlRegs.PIEIFR12.bit.INTx1 0x0CF9 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR12.bit.INTx2 0x0CF9 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR12.bit.INTx3 0x0CF9 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR12.bit.INTx4 0x0CF9 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR12.bit.INTx5 0x0CF9 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR12.bit.INTx6 0x0CF9 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR12.bit.INTx7 0x0CF9 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR12.bit.INTx8 0x0CF9 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR12.bit.rsvd 0x0CF9 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIFR2.all 0x0CE5 %U16 #Unsigned
PieCtrlRegs.PIEIFR2.bit.INTx1 0x0CE5 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR2.bit.INTx2 0x0CE5 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR2.bit.INTx3 0x0CE5 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR2.bit.INTx4 0x0CE5 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR2.bit.INTx5 0x0CE5 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR2.bit.INTx6 0x0CE5 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR2.bit.INTx7 0x0CE5 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR2.bit.INTx8 0x0CE5 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR2.bit.rsvd 0x0CE5 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIFR3.all 0x0CE7 %U16 #Unsigned
PieCtrlRegs.PIEIFR3.bit.INTx1 0x0CE7 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR3.bit.INTx2 0x0CE7 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR3.bit.INTx3 0x0CE7 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR3.bit.INTx4 0x0CE7 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR3.bit.INTx5 0x0CE7 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR3.bit.INTx6 0x0CE7 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR3.bit.INTx7 0x0CE7 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR3.bit.INTx8 0x0CE7 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR3.bit.rsvd 0x0CE7 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIFR4.all 0x0CE9 %U16 #Unsigned
PieCtrlRegs.PIEIFR4.bit.INTx1 0x0CE9 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR4.bit.INTx2 0x0CE9 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR4.bit.INTx3 0x0CE9 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR4.bit.INTx4 0x0CE9 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR4.bit.INTx5 0x0CE9 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR4.bit.INTx6 0x0CE9 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR4.bit.INTx7 0x0CE9 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR4.bit.INTx8 0x0CE9 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR4.bit.rsvd 0x0CE9 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIFR5.all 0x0CEB %U16 #Unsigned
PieCtrlRegs.PIEIFR5.bit.INTx1 0x0CEB %B16 #MASK=0x1
PieCtrlRegs.PIEIFR5.bit.INTx2 0x0CEB %B16 #MASK=0x2
PieCtrlRegs.PIEIFR5.bit.INTx3 0x0CEB %B16 #MASK=0x4
PieCtrlRegs.PIEIFR5.bit.INTx4 0x0CEB %B16 #MASK=0x8
PieCtrlRegs.PIEIFR5.bit.INTx5 0x0CEB %B16 #MASK=0x10
PieCtrlRegs.PIEIFR5.bit.INTx6 0x0CEB %B16 #MASK=0x20
PieCtrlRegs.PIEIFR5.bit.INTx7 0x0CEB %B16 #MASK=0x40
PieCtrlRegs.PIEIFR5.bit.INTx8 0x0CEB %B16 #MASK=0x80
PieCtrlRegs.PIEIFR5.bit.rsvd 0x0CEB %B16 #MASK=0xFF00
PieCtrlRegs.PIEIFR6.all 0x0CED %U16 #Unsigned
PieCtrlRegs.PIEIFR6.bit.INTx1 0x0CED %B16 #MASK=0x1
PieCtrlRegs.PIEIFR6.bit.INTx2 0x0CED %B16 #MASK=0x2
PieCtrlRegs.PIEIFR6.bit.INTx3 0x0CED %B16 #MASK=0x4
PieCtrlRegs.PIEIFR6.bit.INTx4 0x0CED %B16 #MASK=0x8
PieCtrlRegs.PIEIFR6.bit.INTx5 0x0CED %B16 #MASK=0x10
PieCtrlRegs.PIEIFR6.bit.INTx6 0x0CED %B16 #MASK=0x20
PieCtrlRegs.PIEIFR6.bit.INTx7 0x0CED %B16 #MASK=0x40
PieCtrlRegs.PIEIFR6.bit.INTx8 0x0CED %B16 #MASK=0x80
PieCtrlRegs.PIEIFR6.bit.rsvd 0x0CED %B16 #MASK=0xFF00
PieCtrlRegs.PIEIFR7.all 0x0CEF %U16 #Unsigned
PieCtrlRegs.PIEIFR7.bit.INTx1 0x0CEF %B16 #MASK=0x1
PieCtrlRegs.PIEIFR7.bit.INTx2 0x0CEF %B16 #MASK=0x2
PieCtrlRegs.PIEIFR7.bit.INTx3 0x0CEF %B16 #MASK=0x4
PieCtrlRegs.PIEIFR7.bit.INTx4 0x0CEF %B16 #MASK=0x8
PieCtrlRegs.PIEIFR7.bit.INTx5 0x0CEF %B16 #MASK=0x10
PieCtrlRegs.PIEIFR7.bit.INTx6 0x0CEF %B16 #MASK=0x20
PieCtrlRegs.PIEIFR7.bit.INTx7 0x0CEF %B16 #MASK=0x40
PieCtrlRegs.PIEIFR7.bit.INTx8 0x0CEF %B16 #MASK=0x80
PieCtrlRegs.PIEIFR7.bit.rsvd 0x0CEF %B16 #MASK=0xFF00
PieCtrlRegs.PIEIFR8.all 0x0CF1 %U16 #Unsigned
PieCtrlRegs.PIEIFR8.bit.INTx1 0x0CF1 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR8.bit.INTx2 0x0CF1 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR8.bit.INTx3 0x0CF1 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR8.bit.INTx4 0x0CF1 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR8.bit.INTx5 0x0CF1 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR8.bit.INTx6 0x0CF1 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR8.bit.INTx7 0x0CF1 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR8.bit.INTx8 0x0CF1 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR8.bit.rsvd 0x0CF1 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIFR9.all 0x0CF3 %U16 #Unsigned
PieCtrlRegs.PIEIFR9.bit.INTx1 0x0CF3 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR9.bit.INTx2 0x0CF3 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR9.bit.INTx3 0x0CF3 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR9.bit.INTx4 0x0CF3 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR9.bit.INTx5 0x0CF3 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR9.bit.INTx6 0x0CF3 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR9.bit.INTx7 0x0CF3 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR9.bit.INTx8 0x0CF3 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR9.bit.rsvd 0x0CF3 %B16 #MASK=0xFF00
PieVectTable.ADCINT1 0x0D40 %*VOID #Unsigned
PieVectTable.ADCINT2 0x0D42 %*VOID #Unsigned
PieVectTable.ADCINT3 0x0DD4 %*VOID #Unsigned
PieVectTable.ADCINT4 0x0DD6 %*VOID #Unsigned
PieVectTable.ADCINT5 0x0DD8 %*VOID #Unsigned
PieVectTable.ADCINT6 0x0DDA %*VOID #Unsigned
PieVectTable.ADCINT7 0x0DDC %*VOID #Unsigned
PieVectTable.ADCINT8 0x0DDE %*VOID #Unsigned
PieVectTable.ADCINT9 0x0D4A %*VOID #Unsigned
PieVectTable.DATALOG 0x0D1E %*VOID #Unsigned
PieVectTable.ECAP1_INT 0x0D70 %*VOID #Unsigned
PieVectTable.EMUINT 0x0D22 %*VOID #Unsigned
PieVectTable.EPWM1_INT 0x0D60 %*VOID #Unsigned
PieVectTable.EPWM1_TZINT 0x0D50 %*VOID #Unsigned
PieVectTable.EPWM2_INT 0x0D62 %*VOID #Unsigned
PieVectTable.EPWM2_TZINT 0x0D52 %*VOID #Unsigned
PieVectTable.EPWM3_INT 0x0D64 %*VOID #Unsigned
PieVectTable.EPWM3_TZINT 0x0D54 %*VOID #Unsigned
PieVectTable.EPWM4_INT 0x0D66 %*VOID #Unsigned
PieVectTable.EPWM4_TZINT 0x0D56 %*VOID #Unsigned
PieVectTable.I2CINT1A 0x0DB0 %*VOID #Unsigned
PieVectTable.I2CINT2A 0x0DB2 %*VOID #Unsigned
PieVectTable.ILLEGAL 0x0D26 %*VOID #Unsigned
PieVectTable.NMI 0x0D24 %*VOID #Unsigned
PieVectTable.PIE1_RESERVED 0x0D00 %*VOID #Unsigned
PieVectTable.PIE10_RESERVED 0x0D12 %*VOID #Unsigned
PieVectTable.PIE11_RESERVED 0x0D14 %*VOID #Unsigned
PieVectTable.PIE12_RESERVED 0x0D16 %*VOID #Unsigned
PieVectTable.PIE13_RESERVED 0x0D18 %*VOID #Unsigned
PieVectTable.PIE2_RESERVED 0x0D02 %*VOID #Unsigned
PieVectTable.PIE3_RESERVED 0x0D04 %*VOID #Unsigned
PieVectTable.PIE4_RESERVED 0x0D06 %*VOID #Unsigned
PieVectTable.PIE5_RESERVED 0x0D08 %*VOID #Unsigned
PieVectTable.PIE6_RESERVED 0x0D0A %*VOID #Unsigned
PieVectTable.PIE7_RESERVED 0x0D0C %*VOID #Unsigned
PieVectTable.PIE8_RESERVED 0x0D0E %*VOID #Unsigned
PieVectTable.PIE9_RESERVED 0x0D10 %*VOID #Unsigned
PieVectTable.rsvd1_3 0x0D44 %*VOID #Unsigned
PieVectTable.rsvd10_1 0x0DD0 %*VOID #Unsigned
PieVectTable.rsvd10_2 0x0DD2 %*VOID #Unsigned
PieVectTable.rsvd11_1 0x0DE0 %*VOID #Unsigned
PieVectTable.rsvd11_2 0x0DE2 %*VOID #Unsigned
PieVectTable.rsvd11_3 0x0DE4 %*VOID #Unsigned
PieVectTable.rsvd11_4 0x0DE6 %*VOID #Unsigned
PieVectTable.rsvd11_5 0x0DE8 %*VOID #Unsigned
PieVectTable.rsvd11_6 0x0DEA %*VOID #Unsigned
PieVectTable.rsvd11_7 0x0DEC %*VOID #Unsigned
PieVectTable.rsvd11_8 0x0DEE %*VOID #Unsigned
PieVectTable.rsvd12_2 0x0DF2 %*VOID #Unsigned
PieVectTable.rsvd12_3 0x0DF4 %*VOID #Unsigned
PieVectTable.rsvd12_4 0x0DF6 %*VOID #Unsigned
PieVectTable.rsvd12_5 0x0DF8 %*VOID #Unsigned
PieVectTable.rsvd12_6 0x0DFA %*VOID #Unsigned
PieVectTable.rsvd12_7 0x0DFC %*VOID #Unsigned
PieVectTable.rsvd12_8 0x0DFE %*VOID #Unsigned
PieVectTable.rsvd2_5 0x0D58 %*VOID #Unsigned
PieVectTable.rsvd2_6 0x0D5A %*VOID #Unsigned
PieVectTable.rsvd2_7 0x0D5C %*VOID #Unsigned
PieVectTable.rsvd2_8 0x0D5E %*VOID #Unsigned
PieVectTable.rsvd3_5 0x0D68 %*VOID #Unsigned
PieVectTable.rsvd3_6 0x0D6A %*VOID #Unsigned
PieVectTable.rsvd3_7 0x0D6C %*VOID #Unsigned
PieVectTable.rsvd3_8 0x0D6E %*VOID #Unsigned
PieVectTable.rsvd4_2 0x0D72 %*VOID #Unsigned
PieVectTable.rsvd4_3 0x0D74 %*VOID #Unsigned
PieVectTable.rsvd4_4 0x0D76 %*VOID #Unsigned
PieVectTable.rsvd4_5 0x0D78 %*VOID #Unsigned
PieVectTable.rsvd4_6 0x0D7A %*VOID #Unsigned
PieVectTable.rsvd4_7 0x0D7C %*VOID #Unsigned
PieVectTable.rsvd4_8 0x0D7E %*VOID #Unsigned
PieVectTable.rsvd5_1 0x0D80 %*VOID #Unsigned
PieVectTable.rsvd5_2 0x0D82 %*VOID #Unsigned
PieVectTable.rsvd5_3 0x0D84 %*VOID #Unsigned
PieVectTable.rsvd5_4 0x0D86 %*VOID #Unsigned
PieVectTable.rsvd5_5 0x0D88 %*VOID #Unsigned
PieVectTable.rsvd5_6 0x0D8A %*VOID #Unsigned
PieVectTable.rsvd5_7 0x0D8C %*VOID #Unsigned
PieVectTable.rsvd5_8 0x0D8E %*VOID #Unsigned
PieVectTable.rsvd6_3 0x0D94 %*VOID #Unsigned
PieVectTable.rsvd6_4 0x0D96 %*VOID #Unsigned
PieVectTable.rsvd6_5 0x0D98 %*VOID #Unsigned
PieVectTable.rsvd6_6 0x0D9A %*VOID #Unsigned
PieVectTable.rsvd6_7 0x0D9C %*VOID #Unsigned
PieVectTable.rsvd6_8 0x0D9E %*VOID #Unsigned
PieVectTable.rsvd7_1 0x0DA0 %*VOID #Unsigned
PieVectTable.rsvd7_2 0x0DA2 %*VOID #Unsigned
PieVectTable.rsvd7_3 0x0DA4 %*VOID #Unsigned
PieVectTable.rsvd7_4 0x0DA6 %*VOID #Unsigned
PieVectTable.rsvd7_5 0x0DA8 %*VOID #Unsigned
PieVectTable.rsvd7_6 0x0DAA %*VOID #Unsigned
PieVectTable.rsvd7_7 0x0DAC %*VOID #Unsigned
PieVectTable.rsvd7_8 0x0DAE %*VOID #Unsigned
PieVectTable.rsvd8_3 0x0DB4 %*VOID #Unsigned
PieVectTable.rsvd8_4 0x0DB6 %*VOID #Unsigned
PieVectTable.rsvd8_5 0x0DB8 %*VOID #Unsigned
PieVectTable.rsvd8_6 0x0DBA %*VOID #Unsigned
PieVectTable.rsvd8_7 0x0DBC %*VOID #Unsigned
PieVectTable.rsvd8_8 0x0DBE %*VOID #Unsigned
PieVectTable.rsvd9_3 0x0DC4 %*VOID #Unsigned
PieVectTable.rsvd9_4 0x0DC6 %*VOID #Unsigned
PieVectTable.rsvd9_5 0x0DC8 %*VOID #Unsigned
PieVectTable.rsvd9_6 0x0DCA %*VOID #Unsigned
PieVectTable.rsvd9_7 0x0DCC %*VOID #Unsigned
PieVectTable.rsvd9_8 0x0DCE %*VOID #Unsigned
PieVectTable.RTOSINT 0x0D20 %*VOID #Unsigned
PieVectTable.SCIRXINTA 0x0DC0 %*VOID #Unsigned
PieVectTable.SCITXINTA 0x0DC2 %*VOID #Unsigned
PieVectTable.SPIRXINTA 0x0D90 %*VOID #Unsigned
PieVectTable.SPITXINTA 0x0D92 %*VOID #Unsigned
PieVectTable.TINT0 0x0D4C %*VOID #Unsigned
PieVectTable.TINT1 0x0D1A %*VOID #Unsigned
PieVectTable.TINT2 0x0D1C %*VOID #Unsigned
PieVectTable.USER1 0x0D28 %*VOID #Unsigned
PieVectTable.USER10 0x0D3A %*VOID #Unsigned
PieVectTable.USER11 0x0D3C %*VOID #Unsigned
PieVectTable.USER12 0x0D3E %*VOID #Unsigned
PieVectTable.USER2 0x0D2A %*VOID #Unsigned
PieVectTable.USER3 0x0D2C %*VOID #Unsigned
PieVectTable.USER4 0x0D2E %*VOID #Unsigned
PieVectTable.USER5 0x0D30 %*VOID #Unsigned
PieVectTable.USER6 0x0D32 %*VOID #Unsigned
PieVectTable.USER7 0x0D34 %*VOID #Unsigned
PieVectTable.USER8 0x0D36 %*VOID #Unsigned
PieVectTable.USER9 0x0D38 %*VOID #Unsigned
PieVectTable.WAKEINT 0x0D4E %*VOID #Unsigned
PieVectTable.XINT1 0x0D46 %*VOID #Unsigned
PieVectTable.XINT2 0x0D48 %*VOID #Unsigned
PieVectTable.XINT3 0x0DF0 %*VOID #Unsigned
PieVectTableInit.ADCINT1 0x3F17E4 %*VOID #Unsigned
PieVectTableInit.ADCINT2 0x3F17E6 %*VOID #Unsigned
PieVectTableInit.ADCINT3 0x3F1878 %*VOID #Unsigned
PieVectTableInit.ADCINT4 0x3F187A %*VOID #Unsigned
PieVectTableInit.ADCINT5 0x3F187C %*VOID #Unsigned
PieVectTableInit.ADCINT6 0x3F187E %*VOID #Unsigned
PieVectTableInit.ADCINT7 0x3F1880 %*VOID #Unsigned
PieVectTableInit.ADCINT8 0x3F1882 %*VOID #Unsigned
PieVectTableInit.ADCINT9 0x3F17EE %*VOID #Unsigned
PieVectTableInit.DATALOG 0x3F17C2 %*VOID #Unsigned
PieVectTableInit.ECAP1_INT 0x3F1814 %*VOID #Unsigned
PieVectTableInit.EMUINT 0x3F17C6 %*VOID #Unsigned
PieVectTableInit.EPWM1_INT 0x3F1804 %*VOID #Unsigned
PieVectTableInit.EPWM1_TZINT 0x3F17F4 %*VOID #Unsigned
PieVectTableInit.EPWM2_INT 0x3F1806 %*VOID #Unsigned
PieVectTableInit.EPWM2_TZINT 0x3F17F6 %*VOID #Unsigned
PieVectTableInit.EPWM3_INT 0x3F1808 %*VOID #Unsigned
PieVectTableInit.EPWM3_TZINT 0x3F17F8 %*VOID #Unsigned
PieVectTableInit.EPWM4_INT 0x3F180A %*VOID #Unsigned
PieVectTableInit.EPWM4_TZINT 0x3F17FA %*VOID #Unsigned
PieVectTableInit.I2CINT1A 0x3F1854 %*VOID #Unsigned
PieVectTableInit.I2CINT2A 0x3F1856 %*VOID #Unsigned
PieVectTableInit.ILLEGAL 0x3F17CA %*VOID #Unsigned
PieVectTableInit.NMI 0x3F17C8 %*VOID #Unsigned
PieVectTableInit.PIE1_RESERVED 0x3F17A4 %*VOID #Unsigned
PieVectTableInit.PIE10_RESERVED 0x3F17B6 %*VOID #Unsigned
PieVectTableInit.PIE11_RESERVED 0x3F17B8 %*VOID #Unsigned
PieVectTableInit.PIE12_RESERVED 0x3F17BA %*VOID #Unsigned
PieVectTableInit.PIE13_RESERVED 0x3F17BC %*VOID #Unsigned
PieVectTableInit.PIE2_RESERVED 0x3F17A6 %*VOID #Unsigned
PieVectTableInit.PIE3_RESERVED 0x3F17A8 %*VOID #Unsigned
PieVectTableInit.PIE4_RESERVED 0x3F17AA %*VOID #Unsigned
PieVectTableInit.PIE5_RESERVED 0x3F17AC %*VOID #Unsigned
PieVectTableInit.PIE6_RESERVED 0x3F17AE %*VOID #Unsigned
PieVectTableInit.PIE7_RESERVED 0x3F17B0 %*VOID #Unsigned
PieVectTableInit.PIE8_RESERVED 0x3F17B2 %*VOID #Unsigned
PieVectTableInit.PIE9_RESERVED 0x3F17B4 %*VOID #Unsigned
PieVectTableInit.rsvd1_3 0x3F17E8 %*VOID #Unsigned
PieVectTableInit.rsvd10_1 0x3F1874 %*VOID #Unsigned
PieVectTableInit.rsvd10_2 0x3F1876 %*VOID #Unsigned
PieVectTableInit.rsvd11_1 0x3F1884 %*VOID #Unsigned
PieVectTableInit.rsvd11_2 0x3F1886 %*VOID #Unsigned
PieVectTableInit.rsvd11_3 0x3F1888 %*VOID #Unsigned
PieVectTableInit.rsvd11_4 0x3F188A %*VOID #Unsigned
PieVectTableInit.rsvd11_5 0x3F188C %*VOID #Unsigned
PieVectTableInit.rsvd11_6 0x3F188E %*VOID #Unsigned
PieVectTableInit.rsvd11_7 0x3F1890 %*VOID #Unsigned
PieVectTableInit.rsvd11_8 0x3F1892 %*VOID #Unsigned
PieVectTableInit.rsvd12_2 0x3F1896 %*VOID #Unsigned
PieVectTableInit.rsvd12_3 0x3F1898 %*VOID #Unsigned
PieVectTableInit.rsvd12_4 0x3F189A %*VOID #Unsigned
PieVectTableInit.rsvd12_5 0x3F189C %*VOID #Unsigned
PieVectTableInit.rsvd12_6 0x3F189E %*VOID #Unsigned
PieVectTableInit.rsvd12_7 0x3F18A0 %*VOID #Unsigned
PieVectTableInit.rsvd12_8 0x3F18A2 %*VOID #Unsigned
PieVectTableInit.rsvd2_5 0x3F17FC %*VOID #Unsigned
PieVectTableInit.rsvd2_6 0x3F17FE %*VOID #Unsigned
PieVectTableInit.rsvd2_7 0x3F1800 %*VOID #Unsigned
PieVectTableInit.rsvd2_8 0x3F1802 %*VOID #Unsigned
PieVectTableInit.rsvd3_5 0x3F180C %*VOID #Unsigned
PieVectTableInit.rsvd3_6 0x3F180E %*VOID #Unsigned
PieVectTableInit.rsvd3_7 0x3F1810 %*VOID #Unsigned
PieVectTableInit.rsvd3_8 0x3F1812 %*VOID #Unsigned
PieVectTableInit.rsvd4_2 0x3F1816 %*VOID #Unsigned
PieVectTableInit.rsvd4_3 0x3F1818 %*VOID #Unsigned
PieVectTableInit.rsvd4_4 0x3F181A %*VOID #Unsigned
PieVectTableInit.rsvd4_5 0x3F181C %*VOID #Unsigned
PieVectTableInit.rsvd4_6 0x3F181E %*VOID #Unsigned
PieVectTableInit.rsvd4_7 0x3F1820 %*VOID #Unsigned
PieVectTableInit.rsvd4_8 0x3F1822 %*VOID #Unsigned
PieVectTableInit.rsvd5_1 0x3F1824 %*VOID #Unsigned
PieVectTableInit.rsvd5_2 0x3F1826 %*VOID #Unsigned
PieVectTableInit.rsvd5_3 0x3F1828 %*VOID #Unsigned
PieVectTableInit.rsvd5_4 0x3F182A %*VOID #Unsigned
PieVectTableInit.rsvd5_5 0x3F182C %*VOID #Unsigned
PieVectTableInit.rsvd5_6 0x3F182E %*VOID #Unsigned
PieVectTableInit.rsvd5_7 0x3F1830 %*VOID #Unsigned
PieVectTableInit.rsvd5_8 0x3F1832 %*VOID #Unsigned
PieVectTableInit.rsvd6_3 0x3F1838 %*VOID #Unsigned
PieVectTableInit.rsvd6_4 0x3F183A %*VOID #Unsigned
PieVectTableInit.rsvd6_5 0x3F183C %*VOID #Unsigned
PieVectTableInit.rsvd6_6 0x3F183E %*VOID #Unsigned
PieVectTableInit.rsvd6_7 0x3F1840 %*VOID #Unsigned
PieVectTableInit.rsvd6_8 0x3F1842 %*VOID #Unsigned
PieVectTableInit.rsvd7_1 0x3F1844 %*VOID #Unsigned
PieVectTableInit.rsvd7_2 0x3F1846 %*VOID #Unsigned
PieVectTableInit.rsvd7_3 0x3F1848 %*VOID #Unsigned
PieVectTableInit.rsvd7_4 0x3F184A %*VOID #Unsigned
PieVectTableInit.rsvd7_5 0x3F184C %*VOID #Unsigned
PieVectTableInit.rsvd7_6 0x3F184E %*VOID #Unsigned
PieVectTableInit.rsvd7_7 0x3F1850 %*VOID #Unsigned
PieVectTableInit.rsvd7_8 0x3F1852 %*VOID #Unsigned
PieVectTableInit.rsvd8_3 0x3F1858 %*VOID #Unsigned
PieVectTableInit.rsvd8_4 0x3F185A %*VOID #Unsigned
PieVectTableInit.rsvd8_5 0x3F185C %*VOID #Unsigned
PieVectTableInit.rsvd8_6 0x3F185E %*VOID #Unsigned
PieVectTableInit.rsvd8_7 0x3F1860 %*VOID #Unsigned
PieVectTableInit.rsvd8_8 0x3F1862 %*VOID #Unsigned
PieVectTableInit.rsvd9_3 0x3F1868 %*VOID #Unsigned
PieVectTableInit.rsvd9_4 0x3F186A %*VOID #Unsigned
PieVectTableInit.rsvd9_5 0x3F186C %*VOID #Unsigned
PieVectTableInit.rsvd9_6 0x3F186E %*VOID #Unsigned
PieVectTableInit.rsvd9_7 0x3F1870 %*VOID #Unsigned
PieVectTableInit.rsvd9_8 0x3F1872 %*VOID #Unsigned
PieVectTableInit.RTOSINT 0x3F17C4 %*VOID #Unsigned
PieVectTableInit.SCIRXINTA 0x3F1864 %*VOID #Unsigned
PieVectTableInit.SCITXINTA 0x3F1866 %*VOID #Unsigned
PieVectTableInit.SPIRXINTA 0x3F1834 %*VOID #Unsigned
PieVectTableInit.SPITXINTA 0x3F1836 %*VOID #Unsigned
PieVectTableInit.TINT0 0x3F17F0 %*VOID #Unsigned
PieVectTableInit.TINT1 0x3F17BE %*VOID #Unsigned
PieVectTableInit.TINT2 0x3F17C0 %*VOID #Unsigned
PieVectTableInit.USER1 0x3F17CC %*VOID #Unsigned
PieVectTableInit.USER10 0x3F17DE %*VOID #Unsigned
PieVectTableInit.USER11 0x3F17E0 %*VOID #Unsigned
PieVectTableInit.USER12 0x3F17E2 %*VOID #Unsigned
PieVectTableInit.USER2 0x3F17CE %*VOID #Unsigned
PieVectTableInit.USER3 0x3F17D0 %*VOID #Unsigned
PieVectTableInit.USER4 0x3F17D2 %*VOID #Unsigned
PieVectTableInit.USER5 0x3F17D4 %*VOID #Unsigned
PieVectTableInit.USER6 0x3F17D6 %*VOID #Unsigned
PieVectTableInit.USER7 0x3F17D8 %*VOID #Unsigned
PieVectTableInit.USER8 0x3F17DA %*VOID #Unsigned
PieVectTableInit.USER9 0x3F17DC %*VOID #Unsigned
PieVectTableInit.WAKEINT 0x3F17F2 %*VOID #Unsigned
PieVectTableInit.XINT1 0x3F17EA %*VOID #Unsigned
PieVectTableInit.XINT2 0x3F17EC %*VOID #Unsigned
PieVectTableInit.XINT3 0x3F1894 %*VOID #Unsigned
pRaw 0x889A %*U16 #Unsigned
pTab 0x8898 %*STRUCT #Unsigned
pU16rd 0x88A4 %*UCHAR #Unsigned
PVC_Error_Code 0x8001 %U16 #Unsigned
PVC_System_Day 0x8D78 %U16 #Unsigned
PVC_System_Hour 0x8D70 %U16 #Unsigned
PVC_System_Minute 0x8D75 %U16 #Unsigned
PVC_System_Month 0x8D73 %U16 #Unsigned
PVC_System_Second 0x8D72 %U16 #Unsigned
PVC_System_Year 0x8D6B %U16 #Unsigned
pwm_duty 0x8D82 %U16 #Unsigned
RamfuncsLoadEnd 0x3F1CF8 %S16 #Signed
RamfuncsLoadStart 0x3F1CD7 %S16 #Signed
RamfuncsRunStart 0x0400 %S16 #Signed
s_date 0x8D5E %U32 #Unsigned
s_time 0x8D62 %U32 #Unsigned
save_var 0x8D5A %U16 #Unsigned
sci_ptr_terminal 0x8D68 %*STRUCT #Unsigned
SciaRegs.rsvd1 0x7058 %U16 #Unsigned
SciaRegs.rsvd2 0x705D %U16 #Unsigned
SciaRegs.rsvd3 0x705E %U16 #Unsigned
SciaRegs.SCICCR.all 0x7050 %U16 #Unsigned
SciaRegs.SCICCR.bit.ADDRIDLE_MODE 0x7050 %B16 #MASK=0x8
SciaRegs.SCICCR.bit.LOOPBKENA 0x7050 %B16 #MASK=0x10
SciaRegs.SCICCR.bit.PARITY 0x7050 %B16 #MASK=0x40
SciaRegs.SCICCR.bit.PARITYENA 0x7050 %B16 #MASK=0x20
SciaRegs.SCICCR.bit.rsvd1 0x7050 %B16 #MASK=0xFF00
SciaRegs.SCICCR.bit.SCICHAR 0x7050 %B16 #MASK=0x7
SciaRegs.SCICCR.bit.STOPBITS 0x7050 %B16 #MASK=0x80
SciaRegs.SCICTL1.all 0x7051 %U16 #Unsigned
SciaRegs.SCICTL1.bit.rsvd 0x7051 %B16 #MASK=0x10
SciaRegs.SCICTL1.bit.rsvd1 0x7051 %B16 #MASK=0xFF80
SciaRegs.SCICTL1.bit.RXENA 0x7051 %B16 #MASK=0x1
SciaRegs.SCICTL1.bit.RXERRINTENA 0x7051 %B16 #MASK=0x40
SciaRegs.SCICTL1.bit.SLEEP 0x7051 %B16 #MASK=0x4
SciaRegs.SCICTL1.bit.SWRESET 0x7051 %B16 #MASK=0x20
SciaRegs.SCICTL1.bit.TXENA 0x7051 %B16 #MASK=0x2
SciaRegs.SCICTL1.bit.TXWAKE 0x7051 %B16 #MASK=0x8
SciaRegs.SCICTL2.all 0x7054 %U16 #Unsigned
SciaRegs.SCICTL2.bit.rsvd 0x7054 %B16 #MASK=0x3C
SciaRegs.SCICTL2.bit.rsvd1 0x7054 %B16 #MASK=0xFF00
SciaRegs.SCICTL2.bit.RXBKINTENA 0x7054 %B16 #MASK=0x2
SciaRegs.SCICTL2.bit.TXEMPTY 0x7054 %B16 #MASK=0x40
SciaRegs.SCICTL2.bit.TXINTENA 0x7054 %B16 #MASK=0x1
SciaRegs.SCICTL2.bit.TXRDY 0x7054 %B16 #MASK=0x80
SciaRegs.SCIFFCT.all 0x705C %U16 #Unsigned
SciaRegs.SCIFFCT.bit.ABD 0x705C %B16 #MASK=0x8000
SciaRegs.SCIFFCT.bit.ABDCLR 0x705C %B16 #MASK=0x4000
SciaRegs.SCIFFCT.bit.CDC 0x705C %B16 #MASK=0x2000
SciaRegs.SCIFFCT.bit.FFTXDLY 0x705C %B16 #MASK=0xFF
SciaRegs.SCIFFCT.bit.rsvd 0x705C %B16 #MASK=0x1F00
SciaRegs.SCIFFRX.all 0x705B %U16 #Unsigned
SciaRegs.SCIFFRX.bit.RXFFIENA 0x705B %B16 #MASK=0x20
SciaRegs.SCIFFRX.bit.RXFFIL 0x705B %B16 #MASK=0x1F
SciaRegs.SCIFFRX.bit.RXFFINT 0x705B %B16 #MASK=0x80
SciaRegs.SCIFFRX.bit.RXFFINTCLR 0x705B %B16 #MASK=0x40
SciaRegs.SCIFFRX.bit.RXFFOVF 0x705B %B16 #MASK=0x8000
SciaRegs.SCIFFRX.bit.RXFFOVRCLR 0x705B %B16 #MASK=0x4000
SciaRegs.SCIFFRX.bit.RXFFST 0x705B %B16 #MASK=0x1F00
SciaRegs.SCIFFRX.bit.RXFIFORESET 0x705B %B16 #MASK=0x2000
SciaRegs.SCIFFTX.all 0x705A %U16 #Unsigned
SciaRegs.SCIFFTX.bit.SCIFFENA 0x705A %B16 #MASK=0x4000
SciaRegs.SCIFFTX.bit.SCIRST 0x705A %B16 #MASK=0x8000
SciaRegs.SCIFFTX.bit.TXFFIENA 0x705A %B16 #MASK=0x20
SciaRegs.SCIFFTX.bit.TXFFIL 0x705A %B16 #MASK=0x1F
SciaRegs.SCIFFTX.bit.TXFFINT 0x705A %B16 #MASK=0x80
SciaRegs.SCIFFTX.bit.TXFFINTCLR 0x705A %B16 #MASK=0x40
SciaRegs.SCIFFTX.bit.TXFFST 0x705A %B16 #MASK=0x1F00
SciaRegs.SCIFFTX.bit.TXFIFOXRESET 0x705A %B16 #MASK=0x2000
SciaRegs.SCIHBAUD 0x7052 %U16 #Unsigned
SciaRegs.SCILBAUD 0x7053 %U16 #Unsigned
SciaRegs.SCIPRI.all 0x705F %U16 #Unsigned
SciaRegs.SCIPRI.bit.FREE 0x705F %B16 #MASK=0x8
SciaRegs.SCIPRI.bit.rsvd 0x705F %B16 #MASK=0x7
SciaRegs.SCIPRI.bit.rsvd1 0x705F %B16 #MASK=0xE0
SciaRegs.SCIPRI.bit.SOFT 0x705F %B16 #MASK=0x10
SciaRegs.SCIRXBUF.all 0x7057 %U16 #Unsigned
SciaRegs.SCIRXBUF.bit.rsvd 0x7057 %B16 #MASK=0x3F00
SciaRegs.SCIRXBUF.bit.RXDT 0x7057 %B16 #MASK=0xFF
SciaRegs.SCIRXBUF.bit.SCIFFFE 0x7057 %B16 #MASK=0x8000
SciaRegs.SCIRXBUF.bit.SCIFFPE 0x7057 %B16 #MASK=0x4000
SciaRegs.SCIRXEMU 0x7056 %U16 #Unsigned
SciaRegs.SCIRXST.all 0x7055 %U16 #Unsigned
SciaRegs.SCIRXST.bit.BRKDT 0x7055 %B16 #MASK=0x20
SciaRegs.SCIRXST.bit.FE 0x7055 %B16 #MASK=0x10
SciaRegs.SCIRXST.bit.OE 0x7055 %B16 #MASK=0x8
SciaRegs.SCIRXST.bit.PE 0x7055 %B16 #MASK=0x4
SciaRegs.SCIRXST.bit.rsvd 0x7055 %B16 #MASK=0x1
SciaRegs.SCIRXST.bit.RXERROR 0x7055 %B16 #MASK=0x80
SciaRegs.SCIRXST.bit.RXRDY 0x7055 %B16 #MASK=0x40
SciaRegs.SCIRXST.bit.RXWAKE 0x7055 %B16 #MASK=0x2
SciaRegs.SCITXBUF 0x7059 %U16 #Unsigned
serial_nr 0x88A0 %U32 #Unsigned
set_datetm 0x8D59 %U16 #Unsigned
spi_sm 0x8881 %U16 #Unsigned
SpiaRegs.rsvd1 0x7043 %U16 #Unsigned
SpiaRegs.rsvd2 0x7045 %U16 #Unsigned
SpiaRegs.rsvd3[0] 0x704D %U16 #Unsigned
SpiaRegs.rsvd3[1] 0x704E %U16 #Unsigned
SpiaRegs.SPIBRR 0x7044 %U16 #Unsigned
SpiaRegs.SPICCR.all 0x7040 %U16 #Unsigned
SpiaRegs.SPICCR.bit.CLKPOLARITY 0x7040 %B16 #MASK=0x40
SpiaRegs.SPICCR.bit.rsvd1 0x7040 %B16 #MASK=0x20
SpiaRegs.SPICCR.bit.rsvd2 0x7040 %B16 #MASK=0xFF00
SpiaRegs.SPICCR.bit.SPICHAR 0x7040 %B16 #MASK=0xF
SpiaRegs.SPICCR.bit.SPILBK 0x7040 %B16 #MASK=0x10
SpiaRegs.SPICCR.bit.SPISWRESET 0x7040 %B16 #MASK=0x80
SpiaRegs.SPICTL.all 0x7041 %U16 #Unsigned
SpiaRegs.SPICTL.bit.CLK_PHASE 0x7041 %B16 #MASK=0x8
SpiaRegs.SPICTL.bit.MASTER_SLAVE 0x7041 %B16 #MASK=0x4
SpiaRegs.SPICTL.bit.OVERRUNINTENA 0x7041 %B16 #MASK=0x10
SpiaRegs.SPICTL.bit.rsvd 0x7041 %B16 #MASK=0xFFE0
SpiaRegs.SPICTL.bit.SPIINTENA 0x7041 %B16 #MASK=0x1
SpiaRegs.SPICTL.bit.TALK 0x7041 %B16 #MASK=0x2
SpiaRegs.SPIDAT 0x7049 %U16 #Unsigned
SpiaRegs.SPIFFCT.all 0x704C %U16 #Unsigned
SpiaRegs.SPIFFCT.bit.rsvd 0x704C %B16 #MASK=0xFF00
SpiaRegs.SPIFFCT.bit.TXDLY 0x704C %B16 #MASK=0xFF
SpiaRegs.SPIFFRX.all 0x704B %U16 #Unsigned
SpiaRegs.SPIFFRX.bit.RXFFIENA 0x704B %B16 #MASK=0x20
SpiaRegs.SPIFFRX.bit.RXFFIL 0x704B %B16 #MASK=0x1F
SpiaRegs.SPIFFRX.bit.RXFFINT 0x704B %B16 #MASK=0x80
SpiaRegs.SPIFFRX.bit.RXFFINTCLR 0x704B %B16 #MASK=0x40
SpiaRegs.SPIFFRX.bit.RXFFOVF 0x704B %B16 #MASK=0x8000
SpiaRegs.SPIFFRX.bit.RXFFOVFCLR 0x704B %B16 #MASK=0x4000
SpiaRegs.SPIFFRX.bit.RXFFST 0x704B %B16 #MASK=0x1F00
SpiaRegs.SPIFFRX.bit.RXFIFORESET 0x704B %B16 #MASK=0x2000
SpiaRegs.SPIFFTX.all 0x704A %U16 #Unsigned
SpiaRegs.SPIFFTX.bit.SPIFFENA 0x704A %B16 #MASK=0x4000
SpiaRegs.SPIFFTX.bit.SPIRST 0x704A %B16 #MASK=0x8000
SpiaRegs.SPIFFTX.bit.TXFFIENA 0x704A %B16 #MASK=0x20
SpiaRegs.SPIFFTX.bit.TXFFIL 0x704A %B16 #MASK=0x1F
SpiaRegs.SPIFFTX.bit.TXFFINT 0x704A %B16 #MASK=0x80
SpiaRegs.SPIFFTX.bit.TXFFINTCLR 0x704A %B16 #MASK=0x40
SpiaRegs.SPIFFTX.bit.TXFFST 0x704A %B16 #MASK=0x1F00
SpiaRegs.SPIFFTX.bit.TXFIFO 0x704A %B16 #MASK=0x2000
SpiaRegs.SPIPRI.all 0x704F %U16 #Unsigned
SpiaRegs.SPIPRI.bit.FREE 0x704F %B16 #MASK=0x10
SpiaRegs.SPIPRI.bit.PRIORITY 0x704F %B16 #MASK=0x40
SpiaRegs.SPIPRI.bit.rsvd1 0x704F %B16 #MASK=0xE
SpiaRegs.SPIPRI.bit.rsvd2 0x704F %B16 #MASK=0xFF80
SpiaRegs.SPIPRI.bit.SOFT 0x704F %B16 #MASK=0x20
SpiaRegs.SPIPRI.bit.TRIWIRE 0x704F %B16 #MASK=0x1
SpiaRegs.SPIRXBUF 0x7047 %U16 #Unsigned
SpiaRegs.SPIRXEMU 0x7046 %U16 #Unsigned
SpiaRegs.SPISTS.all 0x7042 %U16 #Unsigned
SpiaRegs.SPISTS.bit.BUFFULL_FLAG 0x7042 %B16 #MASK=0x20
SpiaRegs.SPISTS.bit.INT_FLAG 0x7042 %B16 #MASK=0x40
SpiaRegs.SPISTS.bit.OVERRUN_FLAG 0x7042 %B16 #MASK=0x80
SpiaRegs.SPISTS.bit.rsvd1 0x7042 %B16 #MASK=0x1F
SpiaRegs.SPISTS.bit.rsvd2 0x7042 %B16 #MASK=0xFF00
SpiaRegs.SPITXBUF 0x7048 %U16 #Unsigned
sw_timer_1ms 0x8D81 %U16 #Unsigned
swt_fifo[0] 0x88AE %UCHAR #Unsigned
swt_fifo[1] 0x88AF %UCHAR #Unsigned
swt_fifo[10] 0x88B8 %UCHAR #Unsigned
swt_fifo[11] 0x88B9 %UCHAR #Unsigned
swt_fifo[12] 0x88BA %UCHAR #Unsigned
swt_fifo[13] 0x88BB %UCHAR #Unsigned
swt_fifo[14] 0x88BC %UCHAR #Unsigned
swt_fifo[15] 0x88BD %UCHAR #Unsigned
swt_fifo[2] 0x88B0 %UCHAR #Unsigned
swt_fifo[3] 0x88B1 %UCHAR #Unsigned
swt_fifo[4] 0x88B2 %UCHAR #Unsigned
swt_fifo[5] 0x88B3 %UCHAR #Unsigned
swt_fifo[6] 0x88B4 %UCHAR #Unsigned
swt_fifo[7] 0x88B5 %UCHAR #Unsigned
swt_fifo[8] 0x88B6 %UCHAR #Unsigned
swt_fifo[9] 0x88B7 %UCHAR #Unsigned
swt_fifo_rd 0x8886 %UCHAR #Unsigned
swt_fifo_wr 0x8883 %UCHAR #Unsigned
SysCtrlRegs.CLKCTL.all 0x7012 %U16 #Unsigned
SysCtrlRegs.CLKCTL.bit.INTOSC1HALTI 0x7012 %B16 #MASK=0x200
SysCtrlRegs.CLKCTL.bit.INTOSC1OFF 0x7012 %B16 #MASK=0x100
SysCtrlRegs.CLKCTL.bit.INTOSC2HALTI 0x7012 %B16 #MASK=0x800
SysCtrlRegs.CLKCTL.bit.INTOSC2OFF 0x7012 %B16 #MASK=0x400
SysCtrlRegs.CLKCTL.bit.NMIRESETSEL 0x7012 %B16 #MASK=0x8000
SysCtrlRegs.CLKCTL.bit.OSCCLKSRC2SEL 0x7012 %B16 #MASK=0x2
SysCtrlRegs.CLKCTL.bit.OSCCLKSRCSEL 0x7012 %B16 #MASK=0x1
SysCtrlRegs.CLKCTL.bit.TMR2CLKPRESCALE 0x7012 %B16 #MASK=0xE0
SysCtrlRegs.CLKCTL.bit.TMR2CLKSRCSEL 0x7012 %B16 #MASK=0x18
SysCtrlRegs.CLKCTL.bit.WDCLKSRCSEL 0x7012 %B16 #MASK=0x4
SysCtrlRegs.CLKCTL.bit.WDHALTI 0x7012 %B16 #MASK=0x1000
SysCtrlRegs.CLKCTL.bit.XCLKINOFF 0x7012 %B16 #MASK=0x2000
SysCtrlRegs.CLKCTL.bit.XTALOSCOFF 0x7012 %B16 #MASK=0x4000
SysCtrlRegs.INTOSC1TRIM.all 0x7014 %U16 #Unsigned
SysCtrlRegs.INTOSC1TRIM.bit.COARSETRIM 0x7014 %B16 #MASK=0xFF
SysCtrlRegs.INTOSC1TRIM.bit.FINETRIM 0x7014 %B16 #MASK=0x7E00
SysCtrlRegs.INTOSC1TRIM.bit.rsvd1 0x7014 %B16 #MASK=0x100
SysCtrlRegs.INTOSC1TRIM.bit.rsvd2 0x7014 %B16 #MASK=0x8000
SysCtrlRegs.INTOSC2TRIM.all 0x7016 %U16 #Unsigned
SysCtrlRegs.INTOSC2TRIM.bit.COARSETRIM 0x7016 %B16 #MASK=0xFF
SysCtrlRegs.INTOSC2TRIM.bit.FINETRIM 0x7016 %B16 #MASK=0x7E00
SysCtrlRegs.INTOSC2TRIM.bit.rsvd1 0x7016 %B16 #MASK=0x100
SysCtrlRegs.INTOSC2TRIM.bit.rsvd2 0x7016 %B16 #MASK=0x8000
SysCtrlRegs.LOSPCP.all 0x701B %U16 #Unsigned
SysCtrlRegs.LOSPCP.bit.LSPCLK 0x701B %B16 #MASK=0x7
SysCtrlRegs.LOSPCP.bit.rsvd1 0x701B %B16 #MASK=0xFFF8
SysCtrlRegs.LPMCR0.all 0x701E %U16 #Unsigned
SysCtrlRegs.LPMCR0.bit.LPM 0x701E %B16 #MASK=0x3
SysCtrlRegs.LPMCR0.bit.QUALSTDBY 0x701E %B16 #MASK=0xFC
SysCtrlRegs.LPMCR0.bit.rsvd1 0x701E %B16 #MASK=0x7F00
SysCtrlRegs.LPMCR0.bit.WDINTE 0x701E %B16 #MASK=0x8000
SysCtrlRegs.PCLKCR0.all 0x701C %U16 #Unsigned
SysCtrlRegs.PCLKCR0.bit.ADCENCLK 0x701C %B16 #MASK=0x8
SysCtrlRegs.PCLKCR0.bit.HRPWMENCLK 0x701C %B16 #MASK=0x1
SysCtrlRegs.PCLKCR0.bit.I2CAENCLK 0x701C %B16 #MASK=0x10
SysCtrlRegs.PCLKCR0.bit.rsvd1 0x701C %B16 #MASK=0x2
SysCtrlRegs.PCLKCR0.bit.rsvd2 0x701C %B16 #MASK=0xE0
SysCtrlRegs.PCLKCR0.bit.rsvd3 0x701C %B16 #MASK=0x200
SysCtrlRegs.PCLKCR0.bit.rsvd4 0x701C %B16 #MASK=0xF800
SysCtrlRegs.PCLKCR0.bit.SCIAENCLK 0x701C %B16 #MASK=0x400
SysCtrlRegs.PCLKCR0.bit.SPIAENCLK 0x701C %B16 #MASK=0x100
SysCtrlRegs.PCLKCR0.bit.TBCLKSYNC 0x701C %B16 #MASK=0x4
SysCtrlRegs.PCLKCR1.all 0x701D %U16 #Unsigned
SysCtrlRegs.PCLKCR1.bit.ECAP1ENCLK 0x701D %B16 #MASK=0x100
SysCtrlRegs.PCLKCR1.bit.EPWM1ENCLK 0x701D %B16 #MASK=0x1
SysCtrlRegs.PCLKCR1.bit.EPWM2ENCLK 0x701D %B16 #MASK=0x2
SysCtrlRegs.PCLKCR1.bit.EPWM3ENCLK 0x701D %B16 #MASK=0x4
SysCtrlRegs.PCLKCR1.bit.EPWM4ENCLK 0x701D %B16 #MASK=0x8
SysCtrlRegs.PCLKCR1.bit.rsvd1 0x701D %B16 #MASK=0xF0
SysCtrlRegs.PCLKCR1.bit.rsvd2 0x701D %B16 #MASK=0xFE00
SysCtrlRegs.PCLKCR3.all 0x7020 %U16 #Unsigned
SysCtrlRegs.PCLKCR3.bit.COMP1ENCLK 0x7020 %B16 #MASK=0x1
SysCtrlRegs.PCLKCR3.bit.COMP2ENCLK 0x7020 %B16 #MASK=0x2
SysCtrlRegs.PCLKCR3.bit.CPUTIMER0ENCLK 0x7020 %B16 #MASK=0x100
SysCtrlRegs.PCLKCR3.bit.CPUTIMER1ENCLK 0x7020 %B16 #MASK=0x200
SysCtrlRegs.PCLKCR3.bit.CPUTIMER2ENCLK 0x7020 %B16 #MASK=0x400
SysCtrlRegs.PCLKCR3.bit.GPIOINENCLK 0x7020 %B16 #MASK=0x2000
SysCtrlRegs.PCLKCR3.bit.rsvd1 0x7020 %B16 #MASK=0x4
SysCtrlRegs.PCLKCR3.bit.rsvd2 0x7020 %B16 #MASK=0xF8
SysCtrlRegs.PCLKCR3.bit.rsvd3 0x7020 %B16 #MASK=0x1800
SysCtrlRegs.PCLKCR3.bit.rsvd4 0x7020 %B16 #MASK=0xC000
SysCtrlRegs.PLLCR.all 0x7021 %U16 #Unsigned
SysCtrlRegs.PLLCR.bit.DIV 0x7021 %B16 #MASK=0xF
SysCtrlRegs.PLLCR.bit.rsvd1 0x7021 %B16 #MASK=0xFFF0
SysCtrlRegs.PLLLOCKPRD 0x7013 %U16 #Unsigned
SysCtrlRegs.PLLSTS.all 0x7011 %U16 #Unsigned
SysCtrlRegs.PLLSTS.bit.DIVSEL 0x7011 %B16 #MASK=0x180
SysCtrlRegs.PLLSTS.bit.MCLKCLR 0x7011 %B16 #MASK=0x10
SysCtrlRegs.PLLSTS.bit.MCLKOFF 0x7011 %B16 #MASK=0x40
SysCtrlRegs.PLLSTS.bit.MCLKSTS 0x7011 %B16 #MASK=0x8
SysCtrlRegs.PLLSTS.bit.NORMRDYE 0x7011 %B16 #MASK=0x8000
SysCtrlRegs.PLLSTS.bit.OSCOFF 0x7011 %B16 #MASK=0x20
SysCtrlRegs.PLLSTS.bit.PLLLOCKS 0x7011 %B16 #MASK=0x1
SysCtrlRegs.PLLSTS.bit.PLLOFF 0x7011 %B16 #MASK=0x4
SysCtrlRegs.PLLSTS.bit.rsvd1 0x7011 %B16 #MASK=0x2
SysCtrlRegs.PLLSTS.bit.rsvd2 0x7011 %B16 #MASK=0x7E00
SysCtrlRegs.rsvd1 0x7015 %U16 #Unsigned
SysCtrlRegs.rsvd2[0] 0x7017 %U16 #Unsigned
SysCtrlRegs.rsvd2[1] 0x7018 %U16 #Unsigned
SysCtrlRegs.rsvd2[2] 0x7019 %U16 #Unsigned
SysCtrlRegs.rsvd2[3] 0x701A %U16 #Unsigned
SysCtrlRegs.rsvd3 0x701F %U16 #Unsigned
SysCtrlRegs.rsvd4 0x7024 %U16 #Unsigned
SysCtrlRegs.rsvd5[0] 0x7026 %U16 #Unsigned
SysCtrlRegs.rsvd5[1] 0x7027 %U16 #Unsigned
SysCtrlRegs.rsvd5[2] 0x7028 %U16 #Unsigned
SysCtrlRegs.rsvd6[0] 0x702A %U16 #Unsigned
SysCtrlRegs.rsvd6[1] 0x702B %U16 #Unsigned
SysCtrlRegs.rsvd6[2] 0x702C %U16 #Unsigned
SysCtrlRegs.rsvd6[3] 0x702D %U16 #Unsigned
SysCtrlRegs.rsvd6[4] 0x702E %U16 #Unsigned
SysCtrlRegs.SCSR 0x7022 %U16 #Unsigned
SysCtrlRegs.WDCNTR 0x7023 %U16 #Unsigned
SysCtrlRegs.WDCR 0x7029 %U16 #Unsigned
SysCtrlRegs.WDKEY 0x7025 %U16 #Unsigned
SysCtrlRegs.XCLK.all 0x7010 %U16 #Unsigned
SysCtrlRegs.XCLK.bit.rsvd1 0x7010 %B16 #MASK=0x1C
SysCtrlRegs.XCLK.bit.rsvd2 0x7010 %B16 #MASK=0x20
SysCtrlRegs.XCLK.bit.rsvd3 0x7010 %B16 #MASK=0xFF80
SysCtrlRegs.XCLK.bit.XCLKINSEL 0x7010 %B16 #MASK=0x40
SysCtrlRegs.XCLK.bit.XCLKOUTDIV 0x7010 %B16 #MASK=0x3
SysPwrCtrlRegs.BORCFG.all 0x0985 %U16 #Unsigned
SysPwrCtrlRegs.BORCFG.bit.BORENZ 0x0985 %B16 #MASK=0x1
SysPwrCtrlRegs.BORCFG.bit.rsvd1 0x0985 %B16 #MASK=0xFFFE
SysPwrCtrlRegs.rsvd1[0] 0x0986 %U16 #Unsigned
SysPwrCtrlRegs.rsvd1[1] 0x0987 %U16 #Unsigned
tabptr[0].name[0] 0x88AA %UCHAR #Unsigned
tabptr[0].name[1] 0x88AB %UCHAR #Unsigned
tabptr[0].name[10] 0x88B4 %UCHAR #Unsigned
tabptr[0].name[11] 0x88B5 %UCHAR #Unsigned
tabptr[0].name[2] 0x88AC %UCHAR #Unsigned
tabptr[0].name[3] 0x88AD %UCHAR #Unsigned
tabptr[0].name[4] 0x88AE %UCHAR #Unsigned
tabptr[0].name[5] 0x88AF %UCHAR #Unsigned
tabptr[0].name[6] 0x88B0 %UCHAR #Unsigned
tabptr[0].name[7] 0x88B1 %UCHAR #Unsigned
tabptr[0].name[8] 0x88B2 %UCHAR #Unsigned
tabptr[0].name[9] 0x88B3 %UCHAR #Unsigned
tabptr[0].pmax 0x88BA %U32 #Unsigned
tabptr[0].pmin 0x88BC %U32 #Unsigned
tabptr[0].ptr 0x88B8 %U32 #Unsigned
tabptr[0].type 0x88B7 %U16 #Unsigned
tabptr[0].unit 0x88B6 %U16 #Unsigned
tabsize[0] 0x8880 %U16 #Unsigned
tabtitle[0][0] 0x3F1A66 %UCHAR #Unsigned
tabtitle[0][1] 0x3F1A67 %UCHAR #Unsigned
tabtitle[0][10] 0x3F1A70 %UCHAR #Unsigned
tabtitle[0][11] 0x3F1A71 %UCHAR #Unsigned
tabtitle[0][2] 0x3F1A68 %UCHAR #Unsigned
tabtitle[0][3] 0x3F1A69 %UCHAR #Unsigned
tabtitle[0][4] 0x3F1A6A %UCHAR #Unsigned
tabtitle[0][5] 0x3F1A6B %UCHAR #Unsigned
tabtitle[0][6] 0x3F1A6C %UCHAR #Unsigned
tabtitle[0][7] 0x3F1A6D %UCHAR #Unsigned
tabtitle[0][8] 0x3F1A6E %UCHAR #Unsigned
tabtitle[0][9] 0x3F1A6F %UCHAR #Unsigned
Thet_napjai 0x8D71 %U16 #Unsigned
tmp_ora[0] 0x8D79 %U16 #Unsigned
tmp_ora[1] 0x8D7A %U16 #Unsigned
tmp_ora[2] 0x8D7B %U16 #Unsigned
tmp_ora[3] 0x8D7C %U16 #Unsigned
tmp_ora[4] 0x8D7D %U16 #Unsigned
tmp_ora[5] 0x8D7E %U16 #Unsigned
tmp_ora[6] 0x8D7F %U16 #Unsigned
tmp16 0x888A %U16 #Unsigned
tmp32 0x889E %U32 #Unsigned
tmt_dat 0x888C %UCHAR #Unsigned
TransmitEnable 0x8884 %UCHAR #Unsigned
uart_address 0x8887 %UCHAR #Unsigned
uart_bbx_1st_data 0x889C %U32 #Unsigned
uart_cmd[0] 0x8AC0 %U32 #Unsigned
uart_cmd[1] 0x8AC2 %U32 #Unsigned
uart_cmd[10] 0x8AD4 %U32 #Unsigned
uart_cmd[100] 0x8B88 %U32 #Unsigned
uart_cmd[101] 0x8B8A %U32 #Unsigned
uart_cmd[102] 0x8B8C %U32 #Unsigned
uart_cmd[103] 0x8B8E %U32 #Unsigned
uart_cmd[104] 0x8B90 %U32 #Unsigned
uart_cmd[105] 0x8B92 %U32 #Unsigned
uart_cmd[106] 0x8B94 %U32 #Unsigned
uart_cmd[107] 0x8B96 %U32 #Unsigned
uart_cmd[108] 0x8B98 %U32 #Unsigned
uart_cmd[109] 0x8B9A %U32 #Unsigned
uart_cmd[11] 0x8AD6 %U32 #Unsigned
uart_cmd[110] 0x8B9C %U32 #Unsigned
uart_cmd[111] 0x8B9E %U32 #Unsigned
uart_cmd[112] 0x8BA0 %U32 #Unsigned
uart_cmd[113] 0x8BA2 %U32 #Unsigned
uart_cmd[114] 0x8BA4 %U32 #Unsigned
uart_cmd[115] 0x8BA6 %U32 #Unsigned
uart_cmd[116] 0x8BA8 %U32 #Unsigned
uart_cmd[117] 0x8BAA %U32 #Unsigned
uart_cmd[118] 0x8BAC %U32 #Unsigned
uart_cmd[119] 0x8BAE %U32 #Unsigned
uart_cmd[12] 0x8AD8 %U32 #Unsigned
uart_cmd[120] 0x8BB0 %U32 #Unsigned
uart_cmd[121] 0x8BB2 %U32 #Unsigned
uart_cmd[122] 0x8BB4 %U32 #Unsigned
uart_cmd[123] 0x8BB6 %U32 #Unsigned
uart_cmd[124] 0x8BB8 %U32 #Unsigned
uart_cmd[125] 0x8BBA %U32 #Unsigned
uart_cmd[126] 0x8BBC %U32 #Unsigned
uart_cmd[127] 0x8BBE %U32 #Unsigned
uart_cmd[128] 0x8BC0 %U32 #Unsigned
uart_cmd[129] 0x8BC2 %U32 #Unsigned
uart_cmd[13] 0x8ADA %U32 #Unsigned
uart_cmd[130] 0x8BC4 %U32 #Unsigned
uart_cmd[131] 0x8BC6 %U32 #Unsigned
uart_cmd[132] 0x8BC8 %U32 #Unsigned
uart_cmd[133] 0x8BCA %U32 #Unsigned
uart_cmd[134] 0x8BCC %U32 #Unsigned
uart_cmd[135] 0x8BCE %U32 #Unsigned
uart_cmd[136] 0x8BD0 %U32 #Unsigned
uart_cmd[137] 0x8BD2 %U32 #Unsigned
uart_cmd[138] 0x8BD4 %U32 #Unsigned
uart_cmd[139] 0x8BD6 %U32 #Unsigned
uart_cmd[14] 0x8ADC %U32 #Unsigned
uart_cmd[140] 0x8BD8 %U32 #Unsigned
uart_cmd[141] 0x8BDA %U32 #Unsigned
uart_cmd[142] 0x8BDC %U32 #Unsigned
uart_cmd[143] 0x8BDE %U32 #Unsigned
uart_cmd[144] 0x8BE0 %U32 #Unsigned
uart_cmd[145] 0x8BE2 %U32 #Unsigned
uart_cmd[146] 0x8BE4 %U32 #Unsigned
uart_cmd[147] 0x8BE6 %U32 #Unsigned
uart_cmd[148] 0x8BE8 %U32 #Unsigned
uart_cmd[149] 0x8BEA %U32 #Unsigned
uart_cmd[15] 0x8ADE %U32 #Unsigned
uart_cmd[150] 0x8BEC %U32 #Unsigned
uart_cmd[151] 0x8BEE %U32 #Unsigned
uart_cmd[152] 0x8BF0 %U32 #Unsigned
uart_cmd[153] 0x8BF2 %U32 #Unsigned
uart_cmd[154] 0x8BF4 %U32 #Unsigned
uart_cmd[155] 0x8BF6 %U32 #Unsigned
uart_cmd[156] 0x8BF8 %U32 #Unsigned
uart_cmd[157] 0x8BFA %U32 #Unsigned
uart_cmd[158] 0x8BFC %U32 #Unsigned
uart_cmd[159] 0x8BFE %U32 #Unsigned
uart_cmd[16] 0x8AE0 %U32 #Unsigned
uart_cmd[160] 0x8C00 %U32 #Unsigned
uart_cmd[161] 0x8C02 %U32 #Unsigned
uart_cmd[162] 0x8C04 %U32 #Unsigned
uart_cmd[163] 0x8C06 %U32 #Unsigned
uart_cmd[164] 0x8C08 %U32 #Unsigned
uart_cmd[165] 0x8C0A %U32 #Unsigned
uart_cmd[166] 0x8C0C %U32 #Unsigned
uart_cmd[167] 0x8C0E %U32 #Unsigned
uart_cmd[168] 0x8C10 %U32 #Unsigned
uart_cmd[169] 0x8C12 %U32 #Unsigned
uart_cmd[17] 0x8AE2 %U32 #Unsigned
uart_cmd[170] 0x8C14 %U32 #Unsigned
uart_cmd[171] 0x8C16 %U32 #Unsigned
uart_cmd[172] 0x8C18 %U32 #Unsigned
uart_cmd[173] 0x8C1A %U32 #Unsigned
uart_cmd[174] 0x8C1C %U32 #Unsigned
uart_cmd[175] 0x8C1E %U32 #Unsigned
uart_cmd[176] 0x8C20 %U32 #Unsigned
uart_cmd[177] 0x8C22 %U32 #Unsigned
uart_cmd[178] 0x8C24 %U32 #Unsigned
uart_cmd[179] 0x8C26 %U32 #Unsigned
uart_cmd[18] 0x8AE4 %U32 #Unsigned
uart_cmd[180] 0x8C28 %U32 #Unsigned
uart_cmd[181] 0x8C2A %U32 #Unsigned
uart_cmd[182] 0x8C2C %U32 #Unsigned
uart_cmd[183] 0x8C2E %U32 #Unsigned
uart_cmd[184] 0x8C30 %U32 #Unsigned
uart_cmd[185] 0x8C32 %U32 #Unsigned
uart_cmd[186] 0x8C34 %U32 #Unsigned
uart_cmd[187] 0x8C36 %U32 #Unsigned
uart_cmd[188] 0x8C38 %U32 #Unsigned
uart_cmd[189] 0x8C3A %U32 #Unsigned
uart_cmd[19] 0x8AE6 %U32 #Unsigned
uart_cmd[190] 0x8C3C %U32 #Unsigned
uart_cmd[191] 0x8C3E %U32 #Unsigned
uart_cmd[192] 0x8C40 %U32 #Unsigned
uart_cmd[193] 0x8C42 %U32 #Unsigned
uart_cmd[194] 0x8C44 %U32 #Unsigned
uart_cmd[195] 0x8C46 %U32 #Unsigned
uart_cmd[196] 0x8C48 %U32 #Unsigned
uart_cmd[197] 0x8C4A %U32 #Unsigned
uart_cmd[198] 0x8C4C %U32 #Unsigned
uart_cmd[199] 0x8C4E %U32 #Unsigned
uart_cmd[2] 0x8AC4 %U32 #Unsigned
uart_cmd[20] 0x8AE8 %U32 #Unsigned
uart_cmd[200] 0x8C50 %U32 #Unsigned
uart_cmd[201] 0x8C52 %U32 #Unsigned
uart_cmd[202] 0x8C54 %U32 #Unsigned
uart_cmd[203] 0x8C56 %U32 #Unsigned
uart_cmd[204] 0x8C58 %U32 #Unsigned
uart_cmd[205] 0x8C5A %U32 #Unsigned
uart_cmd[206] 0x8C5C %U32 #Unsigned
uart_cmd[207] 0x8C5E %U32 #Unsigned
uart_cmd[208] 0x8C60 %U32 #Unsigned
uart_cmd[209] 0x8C62 %U32 #Unsigned
uart_cmd[21] 0x8AEA %U32 #Unsigned
uart_cmd[210] 0x8C64 %U32 #Unsigned
uart_cmd[211] 0x8C66 %U32 #Unsigned
uart_cmd[212] 0x8C68 %U32 #Unsigned
uart_cmd[213] 0x8C6A %U32 #Unsigned
uart_cmd[214] 0x8C6C %U32 #Unsigned
uart_cmd[215] 0x8C6E %U32 #Unsigned
uart_cmd[216] 0x8C70 %U32 #Unsigned
uart_cmd[217] 0x8C72 %U32 #Unsigned
uart_cmd[218] 0x8C74 %U32 #Unsigned
uart_cmd[219] 0x8C76 %U32 #Unsigned
uart_cmd[22] 0x8AEC %U32 #Unsigned
uart_cmd[220] 0x8C78 %U32 #Unsigned
uart_cmd[221] 0x8C7A %U32 #Unsigned
uart_cmd[222] 0x8C7C %U32 #Unsigned
uart_cmd[223] 0x8C7E %U32 #Unsigned
uart_cmd[224] 0x8C80 %U32 #Unsigned
uart_cmd[225] 0x8C82 %U32 #Unsigned
uart_cmd[226] 0x8C84 %U32 #Unsigned
uart_cmd[227] 0x8C86 %U32 #Unsigned
uart_cmd[228] 0x8C88 %U32 #Unsigned
uart_cmd[229] 0x8C8A %U32 #Unsigned
uart_cmd[23] 0x8AEE %U32 #Unsigned
uart_cmd[230] 0x8C8C %U32 #Unsigned
uart_cmd[231] 0x8C8E %U32 #Unsigned
uart_cmd[232] 0x8C90 %U32 #Unsigned
uart_cmd[233] 0x8C92 %U32 #Unsigned
uart_cmd[234] 0x8C94 %U32 #Unsigned
uart_cmd[235] 0x8C96 %U32 #Unsigned
uart_cmd[236] 0x8C98 %U32 #Unsigned
uart_cmd[237] 0x8C9A %U32 #Unsigned
uart_cmd[238] 0x8C9C %U32 #Unsigned
uart_cmd[239] 0x8C9E %U32 #Unsigned
uart_cmd[24] 0x8AF0 %U32 #Unsigned
uart_cmd[240] 0x8CA0 %U32 #Unsigned
uart_cmd[241] 0x8CA2 %U32 #Unsigned
uart_cmd[242] 0x8CA4 %U32 #Unsigned
uart_cmd[243] 0x8CA6 %U32 #Unsigned
uart_cmd[244] 0x8CA8 %U32 #Unsigned
uart_cmd[245] 0x8CAA %U32 #Unsigned
uart_cmd[246] 0x8CAC %U32 #Unsigned
uart_cmd[247] 0x8CAE %U32 #Unsigned
uart_cmd[248] 0x8CB0 %U32 #Unsigned
uart_cmd[249] 0x8CB2 %U32 #Unsigned
uart_cmd[25] 0x8AF2 %U32 #Unsigned
uart_cmd[250] 0x8CB4 %U32 #Unsigned
uart_cmd[251] 0x8CB6 %U32 #Unsigned
uart_cmd[252] 0x8CB8 %U32 #Unsigned
uart_cmd[253] 0x8CBA %U32 #Unsigned
uart_cmd[254] 0x8CBC %U32 #Unsigned
uart_cmd[255] 0x8CBE %U32 #Unsigned
uart_cmd[26] 0x8AF4 %U32 #Unsigned
uart_cmd[27] 0x8AF6 %U32 #Unsigned
uart_cmd[28] 0x8AF8 %U32 #Unsigned
uart_cmd[29] 0x8AFA %U32 #Unsigned
uart_cmd[3] 0x8AC6 %U32 #Unsigned
uart_cmd[30] 0x8AFC %U32 #Unsigned
uart_cmd[31] 0x8AFE %U32 #Unsigned
uart_cmd[32] 0x8B00 %U32 #Unsigned
uart_cmd[33] 0x8B02 %U32 #Unsigned
uart_cmd[34] 0x8B04 %U32 #Unsigned
uart_cmd[35] 0x8B06 %U32 #Unsigned
uart_cmd[36] 0x8B08 %U32 #Unsigned
uart_cmd[37] 0x8B0A %U32 #Unsigned
uart_cmd[38] 0x8B0C %U32 #Unsigned
uart_cmd[39] 0x8B0E %U32 #Unsigned
uart_cmd[4] 0x8AC8 %U32 #Unsigned
uart_cmd[40] 0x8B10 %U32 #Unsigned
uart_cmd[41] 0x8B12 %U32 #Unsigned
uart_cmd[42] 0x8B14 %U32 #Unsigned
uart_cmd[43] 0x8B16 %U32 #Unsigned
uart_cmd[44] 0x8B18 %U32 #Unsigned
uart_cmd[45] 0x8B1A %U32 #Unsigned
uart_cmd[46] 0x8B1C %U32 #Unsigned
uart_cmd[47] 0x8B1E %U32 #Unsigned
uart_cmd[48] 0x8B20 %U32 #Unsigned
uart_cmd[49] 0x8B22 %U32 #Unsigned
uart_cmd[5] 0x8ACA %U32 #Unsigned
uart_cmd[50] 0x8B24 %U32 #Unsigned
uart_cmd[51] 0x8B26 %U32 #Unsigned
uart_cmd[52] 0x8B28 %U32 #Unsigned
uart_cmd[53] 0x8B2A %U32 #Unsigned
uart_cmd[54] 0x8B2C %U32 #Unsigned
uart_cmd[55] 0x8B2E %U32 #Unsigned
uart_cmd[56] 0x8B30 %U32 #Unsigned
uart_cmd[57] 0x8B32 %U32 #Unsigned
uart_cmd[58] 0x8B34 %U32 #Unsigned
uart_cmd[59] 0x8B36 %U32 #Unsigned
uart_cmd[6] 0x8ACC %U32 #Unsigned
uart_cmd[60] 0x8B38 %U32 #Unsigned
uart_cmd[61] 0x8B3A %U32 #Unsigned
uart_cmd[62] 0x8B3C %U32 #Unsigned
uart_cmd[63] 0x8B3E %U32 #Unsigned
uart_cmd[64] 0x8B40 %U32 #Unsigned
uart_cmd[65] 0x8B42 %U32 #Unsigned
uart_cmd[66] 0x8B44 %U32 #Unsigned
uart_cmd[67] 0x8B46 %U32 #Unsigned
uart_cmd[68] 0x8B48 %U32 #Unsigned
uart_cmd[69] 0x8B4A %U32 #Unsigned
uart_cmd[7] 0x8ACE %U32 #Unsigned
uart_cmd[70] 0x8B4C %U32 #Unsigned
uart_cmd[71] 0x8B4E %U32 #Unsigned
uart_cmd[72] 0x8B50 %U32 #Unsigned
uart_cmd[73] 0x8B52 %U32 #Unsigned
uart_cmd[74] 0x8B54 %U32 #Unsigned
uart_cmd[75] 0x8B56 %U32 #Unsigned
uart_cmd[76] 0x8B58 %U32 #Unsigned
uart_cmd[77] 0x8B5A %U32 #Unsigned
uart_cmd[78] 0x8B5C %U32 #Unsigned
uart_cmd[79] 0x8B5E %U32 #Unsigned
uart_cmd[8] 0x8AD0 %U32 #Unsigned
uart_cmd[80] 0x8B60 %U32 #Unsigned
uart_cmd[81] 0x8B62 %U32 #Unsigned
uart_cmd[82] 0x8B64 %U32 #Unsigned
uart_cmd[83] 0x8B66 %U32 #Unsigned
uart_cmd[84] 0x8B68 %U32 #Unsigned
uart_cmd[85] 0x8B6A %U32 #Unsigned
uart_cmd[86] 0x8B6C %U32 #Unsigned
uart_cmd[87] 0x8B6E %U32 #Unsigned
uart_cmd[88] 0x8B70 %U32 #Unsigned
uart_cmd[89] 0x8B72 %U32 #Unsigned
uart_cmd[9] 0x8AD2 %U32 #Unsigned
uart_cmd[90] 0x8B74 %U32 #Unsigned
uart_cmd[91] 0x8B76 %U32 #Unsigned
uart_cmd[92] 0x8B78 %U32 #Unsigned
uart_cmd[93] 0x8B7A %U32 #Unsigned
uart_cmd[94] 0x8B7C %U32 #Unsigned
uart_cmd[95] 0x8B7E %U32 #Unsigned
uart_cmd[96] 0x8B80 %U32 #Unsigned
uart_cmd[97] 0x8B82 %U32 #Unsigned
uart_cmd[98] 0x8B84 %U32 #Unsigned
uart_cmd[99] 0x8B86 %U32 #Unsigned
uart_crc 0x8890 %U16 #Unsigned
uart_data 0x8897 %U16 #Unsigned
uart_dlewas 0x888F %U16 #Unsigned
uart_pos 0x8892 %U16 #Unsigned
uart_state 0x8891 %U16 #Unsigned
uart_tcrc 0x8895 %U16 #Unsigned
uart_tmt_addr 0x88AC %U32 #Unsigned
uart_tmt_alen 0x8889 %U16 #Unsigned
uart_tmt_apos 0x8894 %U16 #Unsigned
uart_tmt_len 0x8893 %U16 #Unsigned
uart_tmt_pos 0x8896 %U16 #Unsigned
units[0][0] 0x3F1A24 %UCHAR #Unsigned
units[0][1] 0x3F1A25 %UCHAR #Unsigned
units[0][2] 0x3F1A26 %UCHAR #Unsigned
units[0][3] 0x3F1A27 %UCHAR #Unsigned
units[0][4] 0x3F1A28 %UCHAR #Unsigned
units[0][5] 0x3F1A29 %UCHAR #Unsigned
units[1][0] 0x3F1A2A %UCHAR #Unsigned
units[1][1] 0x3F1A2B %UCHAR #Unsigned
units[1][2] 0x3F1A2C %UCHAR #Unsigned
units[1][3] 0x3F1A2D %UCHAR #Unsigned
units[1][4] 0x3F1A2E %UCHAR #Unsigned
units[1][5] 0x3F1A2F %UCHAR #Unsigned
units[10][0] 0x3F1A60 %UCHAR #Unsigned
units[10][1] 0x3F1A61 %UCHAR #Unsigned
units[10][2] 0x3F1A62 %UCHAR #Unsigned
units[10][3] 0x3F1A63 %UCHAR #Unsigned
units[10][4] 0x3F1A64 %UCHAR #Unsigned
units[10][5] 0x3F1A65 %UCHAR #Unsigned
units[2][0] 0x3F1A30 %UCHAR #Unsigned
units[2][1] 0x3F1A31 %UCHAR #Unsigned
units[2][2] 0x3F1A32 %UCHAR #Unsigned
units[2][3] 0x3F1A33 %UCHAR #Unsigned
units[2][4] 0x3F1A34 %UCHAR #Unsigned
units[2][5] 0x3F1A35 %UCHAR #Unsigned
units[3][0] 0x3F1A36 %UCHAR #Unsigned
units[3][1] 0x3F1A37 %UCHAR #Unsigned
units[3][2] 0x3F1A38 %UCHAR #Unsigned
units[3][3] 0x3F1A39 %UCHAR #Unsigned
units[3][4] 0x3F1A3A %UCHAR #Unsigned
units[3][5] 0x3F1A3B %UCHAR #Unsigned
units[4][0] 0x3F1A3C %UCHAR #Unsigned
units[4][1] 0x3F1A3D %UCHAR #Unsigned
units[4][2] 0x3F1A3E %UCHAR #Unsigned
units[4][3] 0x3F1A3F %UCHAR #Unsigned
units[4][4] 0x3F1A40 %UCHAR #Unsigned
units[4][5] 0x3F1A41 %UCHAR #Unsigned
units[5][0] 0x3F1A42 %UCHAR #Unsigned
units[5][1] 0x3F1A43 %UCHAR #Unsigned
units[5][2] 0x3F1A44 %UCHAR #Unsigned
units[5][3] 0x3F1A45 %UCHAR #Unsigned
units[5][4] 0x3F1A46 %UCHAR #Unsigned
units[5][5] 0x3F1A47 %UCHAR #Unsigned
units[6][0] 0x3F1A48 %UCHAR #Unsigned
units[6][1] 0x3F1A49 %UCHAR #Unsigned
units[6][2] 0x3F1A4A %UCHAR #Unsigned
units[6][3] 0x3F1A4B %UCHAR #Unsigned
units[6][4] 0x3F1A4C %UCHAR #Unsigned
units[6][5] 0x3F1A4D %UCHAR #Unsigned
units[7][0] 0x3F1A4E %UCHAR #Unsigned
units[7][1] 0x3F1A4F %UCHAR #Unsigned
units[7][2] 0x3F1A50 %UCHAR #Unsigned
units[7][3] 0x3F1A51 %UCHAR #Unsigned
units[7][4] 0x3F1A52 %UCHAR #Unsigned
units[7][5] 0x3F1A53 %UCHAR #Unsigned
units[8][0] 0x3F1A54 %UCHAR #Unsigned
units[8][1] 0x3F1A55 %UCHAR #Unsigned
units[8][2] 0x3F1A56 %UCHAR #Unsigned
units[8][3] 0x3F1A57 %UCHAR #Unsigned
units[8][4] 0x3F1A58 %UCHAR #Unsigned
units[8][5] 0x3F1A59 %UCHAR #Unsigned
units[9][0] 0x3F1A5A %UCHAR #Unsigned
units[9][1] 0x3F1A5B %UCHAR #Unsigned
units[9][2] 0x3F1A5C %UCHAR #Unsigned
units[9][3] 0x3F1A5D %UCHAR #Unsigned
units[9][4] 0x3F1A5E %UCHAR #Unsigned
units[9][5] 0x3F1A5F %UCHAR #Unsigned
vars_misc[0].name[0] 0x3F1628 %UCHAR #Unsigned
vars_misc[0].name[1] 0x3F1629 %UCHAR #Unsigned
vars_misc[0].name[10] 0x3F1632 %UCHAR #Unsigned
vars_misc[0].name[11] 0x3F1633 %UCHAR #Unsigned
vars_misc[0].name[2] 0x3F162A %UCHAR #Unsigned
vars_misc[0].name[3] 0x3F162B %UCHAR #Unsigned
vars_misc[0].name[4] 0x3F162C %UCHAR #Unsigned
vars_misc[0].name[5] 0x3F162D %UCHAR #Unsigned
vars_misc[0].name[6] 0x3F162E %UCHAR #Unsigned
vars_misc[0].name[7] 0x3F162F %UCHAR #Unsigned
vars_misc[0].name[8] 0x3F1630 %UCHAR #Unsigned
vars_misc[0].name[9] 0x3F1631 %UCHAR #Unsigned
vars_misc[0].pmax 0x3F1638 %U32 #Unsigned
vars_misc[0].pmin 0x3F163A %U32 #Unsigned
vars_misc[0].ptr 0x3F1636 %U32 #Unsigned
vars_misc[0].type 0x3F1635 %U16 #Unsigned
vars_misc[0].unit 0x3F1634 %U16 #Unsigned
vars_misc[1].name[0] 0x3F163C %UCHAR #Unsigned
vars_misc[1].name[1] 0x3F163D %UCHAR #Unsigned
vars_misc[1].name[10] 0x3F1646 %UCHAR #Unsigned
vars_misc[1].name[11] 0x3F1647 %UCHAR #Unsigned
vars_misc[1].name[2] 0x3F163E %UCHAR #Unsigned
vars_misc[1].name[3] 0x3F163F %UCHAR #Unsigned
vars_misc[1].name[4] 0x3F1640 %UCHAR #Unsigned
vars_misc[1].name[5] 0x3F1641 %UCHAR #Unsigned
vars_misc[1].name[6] 0x3F1642 %UCHAR #Unsigned
vars_misc[1].name[7] 0x3F1643 %UCHAR #Unsigned
vars_misc[1].name[8] 0x3F1644 %UCHAR #Unsigned
vars_misc[1].name[9] 0x3F1645 %UCHAR #Unsigned
vars_misc[1].pmax 0x3F164C %U32 #Unsigned
vars_misc[1].pmin 0x3F164E %U32 #Unsigned
vars_misc[1].ptr 0x3F164A %U32 #Unsigned
vars_misc[1].type 0x3F1649 %U16 #Unsigned
vars_misc[1].unit 0x3F1648 %U16 #Unsigned
vars_misc[10].name[0] 0x3F16F0 %UCHAR #Unsigned
vars_misc[10].name[1] 0x3F16F1 %UCHAR #Unsigned
vars_misc[10].name[10] 0x3F16FA %UCHAR #Unsigned
vars_misc[10].name[11] 0x3F16FB %UCHAR #Unsigned
vars_misc[10].name[2] 0x3F16F2 %UCHAR #Unsigned
vars_misc[10].name[3] 0x3F16F3 %UCHAR #Unsigned
vars_misc[10].name[4] 0x3F16F4 %UCHAR #Unsigned
vars_misc[10].name[5] 0x3F16F5 %UCHAR #Unsigned
vars_misc[10].name[6] 0x3F16F6 %UCHAR #Unsigned
vars_misc[10].name[7] 0x3F16F7 %UCHAR #Unsigned
vars_misc[10].name[8] 0x3F16F8 %UCHAR #Unsigned
vars_misc[10].name[9] 0x3F16F9 %UCHAR #Unsigned
vars_misc[10].pmax 0x3F1700 %U32 #Unsigned
vars_misc[10].pmin 0x3F1702 %U32 #Unsigned
vars_misc[10].ptr 0x3F16FE %U32 #Unsigned
vars_misc[10].type 0x3F16FD %U16 #Unsigned
vars_misc[10].unit 0x3F16FC %U16 #Unsigned
vars_misc[11].name[0] 0x3F1704 %UCHAR #Unsigned
vars_misc[11].name[1] 0x3F1705 %UCHAR #Unsigned
vars_misc[11].name[10] 0x3F170E %UCHAR #Unsigned
vars_misc[11].name[11] 0x3F170F %UCHAR #Unsigned
vars_misc[11].name[2] 0x3F1706 %UCHAR #Unsigned
vars_misc[11].name[3] 0x3F1707 %UCHAR #Unsigned
vars_misc[11].name[4] 0x3F1708 %UCHAR #Unsigned
vars_misc[11].name[5] 0x3F1709 %UCHAR #Unsigned
vars_misc[11].name[6] 0x3F170A %UCHAR #Unsigned
vars_misc[11].name[7] 0x3F170B %UCHAR #Unsigned
vars_misc[11].name[8] 0x3F170C %UCHAR #Unsigned
vars_misc[11].name[9] 0x3F170D %UCHAR #Unsigned
vars_misc[11].pmax 0x3F1714 %U32 #Unsigned
vars_misc[11].pmin 0x3F1716 %U32 #Unsigned
vars_misc[11].ptr 0x3F1712 %U32 #Unsigned
vars_misc[11].type 0x3F1711 %U16 #Unsigned
vars_misc[11].unit 0x3F1710 %U16 #Unsigned
vars_misc[12].name[0] 0x3F1718 %UCHAR #Unsigned
vars_misc[12].name[1] 0x3F1719 %UCHAR #Unsigned
vars_misc[12].name[10] 0x3F1722 %UCHAR #Unsigned
vars_misc[12].name[11] 0x3F1723 %UCHAR #Unsigned
vars_misc[12].name[2] 0x3F171A %UCHAR #Unsigned
vars_misc[12].name[3] 0x3F171B %UCHAR #Unsigned
vars_misc[12].name[4] 0x3F171C %UCHAR #Unsigned
vars_misc[12].name[5] 0x3F171D %UCHAR #Unsigned
vars_misc[12].name[6] 0x3F171E %UCHAR #Unsigned
vars_misc[12].name[7] 0x3F171F %UCHAR #Unsigned
vars_misc[12].name[8] 0x3F1720 %UCHAR #Unsigned
vars_misc[12].name[9] 0x3F1721 %UCHAR #Unsigned
vars_misc[12].pmax 0x3F1728 %U32 #Unsigned
vars_misc[12].pmin 0x3F172A %U32 #Unsigned
vars_misc[12].ptr 0x3F1726 %U32 #Unsigned
vars_misc[12].type 0x3F1725 %U16 #Unsigned
vars_misc[12].unit 0x3F1724 %U16 #Unsigned
vars_misc[13].name[0] 0x3F172C %UCHAR #Unsigned
vars_misc[13].name[1] 0x3F172D %UCHAR #Unsigned
vars_misc[13].name[10] 0x3F1736 %UCHAR #Unsigned
vars_misc[13].name[11] 0x3F1737 %UCHAR #Unsigned
vars_misc[13].name[2] 0x3F172E %UCHAR #Unsigned
vars_misc[13].name[3] 0x3F172F %UCHAR #Unsigned
vars_misc[13].name[4] 0x3F1730 %UCHAR #Unsigned
vars_misc[13].name[5] 0x3F1731 %UCHAR #Unsigned
vars_misc[13].name[6] 0x3F1732 %UCHAR #Unsigned
vars_misc[13].name[7] 0x3F1733 %UCHAR #Unsigned
vars_misc[13].name[8] 0x3F1734 %UCHAR #Unsigned
vars_misc[13].name[9] 0x3F1735 %UCHAR #Unsigned
vars_misc[13].pmax 0x3F173C %U32 #Unsigned
vars_misc[13].pmin 0x3F173E %U32 #Unsigned
vars_misc[13].ptr 0x3F173A %U32 #Unsigned
vars_misc[13].type 0x3F1739 %U16 #Unsigned
vars_misc[13].unit 0x3F1738 %U16 #Unsigned
vars_misc[14].name[0] 0x3F1740 %UCHAR #Unsigned
vars_misc[14].name[1] 0x3F1741 %UCHAR #Unsigned
vars_misc[14].name[10] 0x3F174A %UCHAR #Unsigned
vars_misc[14].name[11] 0x3F174B %UCHAR #Unsigned
vars_misc[14].name[2] 0x3F1742 %UCHAR #Unsigned
vars_misc[14].name[3] 0x3F1743 %UCHAR #Unsigned
vars_misc[14].name[4] 0x3F1744 %UCHAR #Unsigned
vars_misc[14].name[5] 0x3F1745 %UCHAR #Unsigned
vars_misc[14].name[6] 0x3F1746 %UCHAR #Unsigned
vars_misc[14].name[7] 0x3F1747 %UCHAR #Unsigned
vars_misc[14].name[8] 0x3F1748 %UCHAR #Unsigned
vars_misc[14].name[9] 0x3F1749 %UCHAR #Unsigned
vars_misc[14].pmax 0x3F1750 %U32 #Unsigned
vars_misc[14].pmin 0x3F1752 %U32 #Unsigned
vars_misc[14].ptr 0x3F174E %U32 #Unsigned
vars_misc[14].type 0x3F174D %U16 #Unsigned
vars_misc[14].unit 0x3F174C %U16 #Unsigned
vars_misc[15].name[0] 0x3F1754 %UCHAR #Unsigned
vars_misc[15].name[1] 0x3F1755 %UCHAR #Unsigned
vars_misc[15].name[10] 0x3F175E %UCHAR #Unsigned
vars_misc[15].name[11] 0x3F175F %UCHAR #Unsigned
vars_misc[15].name[2] 0x3F1756 %UCHAR #Unsigned
vars_misc[15].name[3] 0x3F1757 %UCHAR #Unsigned
vars_misc[15].name[4] 0x3F1758 %UCHAR #Unsigned
vars_misc[15].name[5] 0x3F1759 %UCHAR #Unsigned
vars_misc[15].name[6] 0x3F175A %UCHAR #Unsigned
vars_misc[15].name[7] 0x3F175B %UCHAR #Unsigned
vars_misc[15].name[8] 0x3F175C %UCHAR #Unsigned
vars_misc[15].name[9] 0x3F175D %UCHAR #Unsigned
vars_misc[15].pmax 0x3F1764 %U32 #Unsigned
vars_misc[15].pmin 0x3F1766 %U32 #Unsigned
vars_misc[15].ptr 0x3F1762 %U32 #Unsigned
vars_misc[15].type 0x3F1761 %U16 #Unsigned
vars_misc[15].unit 0x3F1760 %U16 #Unsigned
vars_misc[16].name[0] 0x3F1768 %UCHAR #Unsigned
vars_misc[16].name[1] 0x3F1769 %UCHAR #Unsigned
vars_misc[16].name[10] 0x3F1772 %UCHAR #Unsigned
vars_misc[16].name[11] 0x3F1773 %UCHAR #Unsigned
vars_misc[16].name[2] 0x3F176A %UCHAR #Unsigned
vars_misc[16].name[3] 0x3F176B %UCHAR #Unsigned
vars_misc[16].name[4] 0x3F176C %UCHAR #Unsigned
vars_misc[16].name[5] 0x3F176D %UCHAR #Unsigned
vars_misc[16].name[6] 0x3F176E %UCHAR #Unsigned
vars_misc[16].name[7] 0x3F176F %UCHAR #Unsigned
vars_misc[16].name[8] 0x3F1770 %UCHAR #Unsigned
vars_misc[16].name[9] 0x3F1771 %UCHAR #Unsigned
vars_misc[16].pmax 0x3F1778 %U32 #Unsigned
vars_misc[16].pmin 0x3F177A %U32 #Unsigned
vars_misc[16].ptr 0x3F1776 %U32 #Unsigned
vars_misc[16].type 0x3F1775 %U16 #Unsigned
vars_misc[16].unit 0x3F1774 %U16 #Unsigned
vars_misc[17].name[0] 0x3F177C %UCHAR #Unsigned
vars_misc[17].name[1] 0x3F177D %UCHAR #Unsigned
vars_misc[17].name[10] 0x3F1786 %UCHAR #Unsigned
vars_misc[17].name[11] 0x3F1787 %UCHAR #Unsigned
vars_misc[17].name[2] 0x3F177E %UCHAR #Unsigned
vars_misc[17].name[3] 0x3F177F %UCHAR #Unsigned
vars_misc[17].name[4] 0x3F1780 %UCHAR #Unsigned
vars_misc[17].name[5] 0x3F1781 %UCHAR #Unsigned
vars_misc[17].name[6] 0x3F1782 %UCHAR #Unsigned
vars_misc[17].name[7] 0x3F1783 %UCHAR #Unsigned
vars_misc[17].name[8] 0x3F1784 %UCHAR #Unsigned
vars_misc[17].name[9] 0x3F1785 %UCHAR #Unsigned
vars_misc[17].pmax 0x3F178C %U32 #Unsigned
vars_misc[17].pmin 0x3F178E %U32 #Unsigned
vars_misc[17].ptr 0x3F178A %U32 #Unsigned
vars_misc[17].type 0x3F1789 %U16 #Unsigned
vars_misc[17].unit 0x3F1788 %U16 #Unsigned
vars_misc[18].name[0] 0x3F1790 %UCHAR #Unsigned
vars_misc[18].name[1] 0x3F1791 %UCHAR #Unsigned
vars_misc[18].name[10] 0x3F179A %UCHAR #Unsigned
vars_misc[18].name[11] 0x3F179B %UCHAR #Unsigned
vars_misc[18].name[2] 0x3F1792 %UCHAR #Unsigned
vars_misc[18].name[3] 0x3F1793 %UCHAR #Unsigned
vars_misc[18].name[4] 0x3F1794 %UCHAR #Unsigned
vars_misc[18].name[5] 0x3F1795 %UCHAR #Unsigned
vars_misc[18].name[6] 0x3F1796 %UCHAR #Unsigned
vars_misc[18].name[7] 0x3F1797 %UCHAR #Unsigned
vars_misc[18].name[8] 0x3F1798 %UCHAR #Unsigned
vars_misc[18].name[9] 0x3F1799 %UCHAR #Unsigned
vars_misc[18].pmax 0x3F17A0 %U32 #Unsigned
vars_misc[18].pmin 0x3F17A2 %U32 #Unsigned
vars_misc[18].ptr 0x3F179E %U32 #Unsigned
vars_misc[18].type 0x3F179D %U16 #Unsigned
vars_misc[18].unit 0x3F179C %U16 #Unsigned
vars_misc[2].name[0] 0x3F1650 %UCHAR #Unsigned
vars_misc[2].name[1] 0x3F1651 %UCHAR #Unsigned
vars_misc[2].name[10] 0x3F165A %UCHAR #Unsigned
vars_misc[2].name[11] 0x3F165B %UCHAR #Unsigned
vars_misc[2].name[2] 0x3F1652 %UCHAR #Unsigned
vars_misc[2].name[3] 0x3F1653 %UCHAR #Unsigned
vars_misc[2].name[4] 0x3F1654 %UCHAR #Unsigned
vars_misc[2].name[5] 0x3F1655 %UCHAR #Unsigned
vars_misc[2].name[6] 0x3F1656 %UCHAR #Unsigned
vars_misc[2].name[7] 0x3F1657 %UCHAR #Unsigned
vars_misc[2].name[8] 0x3F1658 %UCHAR #Unsigned
vars_misc[2].name[9] 0x3F1659 %UCHAR #Unsigned
vars_misc[2].pmax 0x3F1660 %U32 #Unsigned
vars_misc[2].pmin 0x3F1662 %U32 #Unsigned
vars_misc[2].ptr 0x3F165E %U32 #Unsigned
vars_misc[2].type 0x3F165D %U16 #Unsigned
vars_misc[2].unit 0x3F165C %U16 #Unsigned
vars_misc[3].name[0] 0x3F1664 %UCHAR #Unsigned
vars_misc[3].name[1] 0x3F1665 %UCHAR #Unsigned
vars_misc[3].name[10] 0x3F166E %UCHAR #Unsigned
vars_misc[3].name[11] 0x3F166F %UCHAR #Unsigned
vars_misc[3].name[2] 0x3F1666 %UCHAR #Unsigned
vars_misc[3].name[3] 0x3F1667 %UCHAR #Unsigned
vars_misc[3].name[4] 0x3F1668 %UCHAR #Unsigned
vars_misc[3].name[5] 0x3F1669 %UCHAR #Unsigned
vars_misc[3].name[6] 0x3F166A %UCHAR #Unsigned
vars_misc[3].name[7] 0x3F166B %UCHAR #Unsigned
vars_misc[3].name[8] 0x3F166C %UCHAR #Unsigned
vars_misc[3].name[9] 0x3F166D %UCHAR #Unsigned
vars_misc[3].pmax 0x3F1674 %U32 #Unsigned
vars_misc[3].pmin 0x3F1676 %U32 #Unsigned
vars_misc[3].ptr 0x3F1672 %U32 #Unsigned
vars_misc[3].type 0x3F1671 %U16 #Unsigned
vars_misc[3].unit 0x3F1670 %U16 #Unsigned
vars_misc[4].name[0] 0x3F1678 %UCHAR #Unsigned
vars_misc[4].name[1] 0x3F1679 %UCHAR #Unsigned
vars_misc[4].name[10] 0x3F1682 %UCHAR #Unsigned
vars_misc[4].name[11] 0x3F1683 %UCHAR #Unsigned
vars_misc[4].name[2] 0x3F167A %UCHAR #Unsigned
vars_misc[4].name[3] 0x3F167B %UCHAR #Unsigned
vars_misc[4].name[4] 0x3F167C %UCHAR #Unsigned
vars_misc[4].name[5] 0x3F167D %UCHAR #Unsigned
vars_misc[4].name[6] 0x3F167E %UCHAR #Unsigned
vars_misc[4].name[7] 0x3F167F %UCHAR #Unsigned
vars_misc[4].name[8] 0x3F1680 %UCHAR #Unsigned
vars_misc[4].name[9] 0x3F1681 %UCHAR #Unsigned
vars_misc[4].pmax 0x3F1688 %U32 #Unsigned
vars_misc[4].pmin 0x3F168A %U32 #Unsigned
vars_misc[4].ptr 0x3F1686 %U32 #Unsigned
vars_misc[4].type 0x3F1685 %U16 #Unsigned
vars_misc[4].unit 0x3F1684 %U16 #Unsigned
vars_misc[5].name[0] 0x3F168C %UCHAR #Unsigned
vars_misc[5].name[1] 0x3F168D %UCHAR #Unsigned
vars_misc[5].name[10] 0x3F1696 %UCHAR #Unsigned
vars_misc[5].name[11] 0x3F1697 %UCHAR #Unsigned
vars_misc[5].name[2] 0x3F168E %UCHAR #Unsigned
vars_misc[5].name[3] 0x3F168F %UCHAR #Unsigned
vars_misc[5].name[4] 0x3F1690 %UCHAR #Unsigned
vars_misc[5].name[5] 0x3F1691 %UCHAR #Unsigned
vars_misc[5].name[6] 0x3F1692 %UCHAR #Unsigned
vars_misc[5].name[7] 0x3F1693 %UCHAR #Unsigned
vars_misc[5].name[8] 0x3F1694 %UCHAR #Unsigned
vars_misc[5].name[9] 0x3F1695 %UCHAR #Unsigned
vars_misc[5].pmax 0x3F169C %U32 #Unsigned
vars_misc[5].pmin 0x3F169E %U32 #Unsigned
vars_misc[5].ptr 0x3F169A %U32 #Unsigned
vars_misc[5].type 0x3F1699 %U16 #Unsigned
vars_misc[5].unit 0x3F1698 %U16 #Unsigned
vars_misc[6].name[0] 0x3F16A0 %UCHAR #Unsigned
vars_misc[6].name[1] 0x3F16A1 %UCHAR #Unsigned
vars_misc[6].name[10] 0x3F16AA %UCHAR #Unsigned
vars_misc[6].name[11] 0x3F16AB %UCHAR #Unsigned
vars_misc[6].name[2] 0x3F16A2 %UCHAR #Unsigned
vars_misc[6].name[3] 0x3F16A3 %UCHAR #Unsigned
vars_misc[6].name[4] 0x3F16A4 %UCHAR #Unsigned
vars_misc[6].name[5] 0x3F16A5 %UCHAR #Unsigned
vars_misc[6].name[6] 0x3F16A6 %UCHAR #Unsigned
vars_misc[6].name[7] 0x3F16A7 %UCHAR #Unsigned
vars_misc[6].name[8] 0x3F16A8 %UCHAR #Unsigned
vars_misc[6].name[9] 0x3F16A9 %UCHAR #Unsigned
vars_misc[6].pmax 0x3F16B0 %U32 #Unsigned
vars_misc[6].pmin 0x3F16B2 %U32 #Unsigned
vars_misc[6].ptr 0x3F16AE %U32 #Unsigned
vars_misc[6].type 0x3F16AD %U16 #Unsigned
vars_misc[6].unit 0x3F16AC %U16 #Unsigned
vars_misc[7].name[0] 0x3F16B4 %UCHAR #Unsigned
vars_misc[7].name[1] 0x3F16B5 %UCHAR #Unsigned
vars_misc[7].name[10] 0x3F16BE %UCHAR #Unsigned
vars_misc[7].name[11] 0x3F16BF %UCHAR #Unsigned
vars_misc[7].name[2] 0x3F16B6 %UCHAR #Unsigned
vars_misc[7].name[3] 0x3F16B7 %UCHAR #Unsigned
vars_misc[7].name[4] 0x3F16B8 %UCHAR #Unsigned
vars_misc[7].name[5] 0x3F16B9 %UCHAR #Unsigned
vars_misc[7].name[6] 0x3F16BA %UCHAR #Unsigned
vars_misc[7].name[7] 0x3F16BB %UCHAR #Unsigned
vars_misc[7].name[8] 0x3F16BC %UCHAR #Unsigned
vars_misc[7].name[9] 0x3F16BD %UCHAR #Unsigned
vars_misc[7].pmax 0x3F16C4 %U32 #Unsigned
vars_misc[7].pmin 0x3F16C6 %U32 #Unsigned
vars_misc[7].ptr 0x3F16C2 %U32 #Unsigned
vars_misc[7].type 0x3F16C1 %U16 #Unsigned
vars_misc[7].unit 0x3F16C0 %U16 #Unsigned
vars_misc[8].name[0] 0x3F16C8 %UCHAR #Unsigned
vars_misc[8].name[1] 0x3F16C9 %UCHAR #Unsigned
vars_misc[8].name[10] 0x3F16D2 %UCHAR #Unsigned
vars_misc[8].name[11] 0x3F16D3 %UCHAR #Unsigned
vars_misc[8].name[2] 0x3F16CA %UCHAR #Unsigned
vars_misc[8].name[3] 0x3F16CB %UCHAR #Unsigned
vars_misc[8].name[4] 0x3F16CC %UCHAR #Unsigned
vars_misc[8].name[5] 0x3F16CD %UCHAR #Unsigned
vars_misc[8].name[6] 0x3F16CE %UCHAR #Unsigned
vars_misc[8].name[7] 0x3F16CF %UCHAR #Unsigned
vars_misc[8].name[8] 0x3F16D0 %UCHAR #Unsigned
vars_misc[8].name[9] 0x3F16D1 %UCHAR #Unsigned
vars_misc[8].pmax 0x3F16D8 %U32 #Unsigned
vars_misc[8].pmin 0x3F16DA %U32 #Unsigned
vars_misc[8].ptr 0x3F16D6 %U32 #Unsigned
vars_misc[8].type 0x3F16D5 %U16 #Unsigned
vars_misc[8].unit 0x3F16D4 %U16 #Unsigned
vars_misc[9].name[0] 0x3F16DC %UCHAR #Unsigned
vars_misc[9].name[1] 0x3F16DD %UCHAR #Unsigned
vars_misc[9].name[10] 0x3F16E6 %UCHAR #Unsigned
vars_misc[9].name[11] 0x3F16E7 %UCHAR #Unsigned
vars_misc[9].name[2] 0x3F16DE %UCHAR #Unsigned
vars_misc[9].name[3] 0x3F16DF %UCHAR #Unsigned
vars_misc[9].name[4] 0x3F16E0 %UCHAR #Unsigned
vars_misc[9].name[5] 0x3F16E1 %UCHAR #Unsigned
vars_misc[9].name[6] 0x3F16E2 %UCHAR #Unsigned
vars_misc[9].name[7] 0x3F16E3 %UCHAR #Unsigned
vars_misc[9].name[8] 0x3F16E4 %UCHAR #Unsigned
vars_misc[9].name[9] 0x3F16E5 %UCHAR #Unsigned
vars_misc[9].pmax 0x3F16EC %U32 #Unsigned
vars_misc[9].pmin 0x3F16EE %U32 #Unsigned
vars_misc[9].ptr 0x3F16EA %U32 #Unsigned
vars_misc[9].type 0x3F16E9 %U16 #Unsigned
vars_misc[9].unit 0x3F16E8 %U16 #Unsigned
XIntruptRegs.rsvd[0] 0x707B %U16 #Unsigned
XIntruptRegs.rsvd[1] 0x707C %U16 #Unsigned
XIntruptRegs.rsvd[2] 0x707D %U16 #Unsigned
XIntruptRegs.rsvd[3] 0x707E %U16 #Unsigned
XIntruptRegs.rsvd[4] 0x707F %U16 #Unsigned
XIntruptRegs.rsvd1[0] 0x7073 %U16 #Unsigned
XIntruptRegs.rsvd1[1] 0x7074 %U16 #Unsigned
XIntruptRegs.rsvd1[2] 0x7075 %U16 #Unsigned
XIntruptRegs.rsvd1[3] 0x7076 %U16 #Unsigned
XIntruptRegs.rsvd1[4] 0x7077 %U16 #Unsigned
XIntruptRegs.XINT1CR.all 0x7070 %U16 #Unsigned
XIntruptRegs.XINT1CR.bit.ENABLE 0x7070 %B16 #MASK=0x1
XIntruptRegs.XINT1CR.bit.POLARITY 0x7070 %B16 #MASK=0xC
XIntruptRegs.XINT1CR.bit.rsvd1 0x7070 %B16 #MASK=0x2
XIntruptRegs.XINT1CR.bit.rsvd2 0x7070 %B16 #MASK=0xFFF0
XIntruptRegs.XINT1CTR 0x7078 %U16 #Unsigned
XIntruptRegs.XINT2CR.all 0x7071 %U16 #Unsigned
XIntruptRegs.XINT2CR.bit.ENABLE 0x7071 %B16 #MASK=0x1
XIntruptRegs.XINT2CR.bit.POLARITY 0x7071 %B16 #MASK=0xC
XIntruptRegs.XINT2CR.bit.rsvd1 0x7071 %B16 #MASK=0x2
XIntruptRegs.XINT2CR.bit.rsvd2 0x7071 %B16 #MASK=0xFFF0
XIntruptRegs.XINT2CTR 0x7079 %U16 #Unsigned
XIntruptRegs.XINT3CR.all 0x7072 %U16 #Unsigned
XIntruptRegs.XINT3CR.bit.ENABLE 0x7072 %B16 #MASK=0x1
XIntruptRegs.XINT3CR.bit.POLARITY 0x7072 %B16 #MASK=0xC
XIntruptRegs.XINT3CR.bit.rsvd1 0x7072 %B16 #MASK=0x2
XIntruptRegs.XINT3CR.bit.rsvd2 0x7072 %B16 #MASK=0xFFF0
XIntruptRegs.XINT3CTR 0x707A %U16 #Unsigned
