{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 15:40:20 2016 " "Info: Processing started: Tue Nov 22 15:40:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Cache -c Cache --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Cache -c Cache --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 112 -96 72 128 "clk" "" } { 120 568 608 136 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory Memory:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_cf91:auto_generated\|ram_block1a0~porta_address_reg0 register Cache:inst\|data_dff:inst92\|lpm_ff:lpm_ff_component\|dffs\[0\] 101.38 MHz 9.864 ns Internal " "Info: Clock \"clk\" has Internal fmax of 101.38 MHz between source memory \"Memory:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_cf91:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"Cache:inst\|data_dff:inst92\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (period= 9.864 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.834 ns + Longest memory register " "Info: + Longest memory to register delay is 4.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Memory:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_cf91:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X20_Y11 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y11; Fanout = 12; MEM Node = 'Memory:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_cf91:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_cf91.tdf" "" { Text "C:/altera/91sp2/quartus/Lab6/db/altsyncram_cf91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns Memory:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_cf91:auto_generated\|q_a\[0\] 2 MEM M4K_X20_Y11 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y11; Fanout = 1; MEM Node = 'Memory:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_cf91:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_cf91.tdf" "" { Text "C:/altera/91sp2/quartus/Lab6/db/altsyncram_cf91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.053 ns) 2.737 ns Memory:inst1\|lpm_ram_io:inst\|datatri\[0\]~11 3 COMB LCCOMB_X23_Y13_N24 2 " "Info: 3: + IC(0.834 ns) + CELL(0.053 ns) = 2.737 ns; Loc. = LCCOMB_X23_Y13_N24; Fanout = 2; COMB Node = 'Memory:inst1\|lpm_ram_io:inst\|datatri\[0\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|q_a[0] Memory:inst1|lpm_ram_io:inst|datatri[0]~11 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.053 ns) 3.401 ns Memory:inst1\|memory_bustri:inst3\|lpm_bustri:lpm_bustri_component\|din\[0\]~59 4 COMB LCCOMB_X22_Y10_N12 33 " "Info: 4: + IC(0.611 ns) + CELL(0.053 ns) = 3.401 ns; Loc. = LCCOMB_X22_Y10_N12; Fanout = 33; COMB Node = 'Memory:inst1\|memory_bustri:inst3\|lpm_bustri:lpm_bustri_component\|din\[0\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { Memory:inst1|lpm_ram_io:inst|datatri[0]~11 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[0]~59 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.309 ns) 4.834 ns Cache:inst\|data_dff:inst92\|lpm_ff:lpm_ff_component\|dffs\[0\] 5 REG LCFF_X14_Y13_N31 1 " "Info: 5: + IC(1.124 ns) + CELL(0.309 ns) = 4.834 ns; Loc. = LCFF_X14_Y13_N31; Fanout = 1; REG Node = 'Cache:inst\|data_dff:inst92\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[0]~59 Cache:inst|data_dff:inst92|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.265 ns ( 46.86 % ) " "Info: Total cell delay = 2.265 ns ( 46.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.569 ns ( 53.14 % ) " "Info: Total interconnect delay = 2.569 ns ( 53.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.834 ns" { Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|q_a[0] Memory:inst1|lpm_ram_io:inst|datatri[0]~11 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[0]~59 Cache:inst|data_dff:inst92|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.834 ns" { Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 {} Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|q_a[0] {} Memory:inst1|lpm_ram_io:inst|datatri[0]~11 {} Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[0]~59 {} Cache:inst|data_dff:inst92|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.834ns 0.611ns 1.124ns } { 0.000ns 1.850ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.128 ns - Smallest " "Info: - Smallest clock skew is 0.128 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.466 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 112 -96 72 128 "clk" "" } { 120 568 608 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 514 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 514; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 112 -96 72 128 "clk" "" } { 120 568 608 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.618 ns) 2.466 ns Cache:inst\|data_dff:inst92\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X14_Y13_N31 1 " "Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X14_Y13_N31; Fanout = 1; REG Node = 'Cache:inst\|data_dff:inst92\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { clk~clkctrl Cache:inst|data_dff:inst92|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.69 % ) " "Info: Total cell delay = 1.472 ns ( 59.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 40.31 % ) " "Info: Total interconnect delay = 0.994 ns ( 40.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clk clk~clkctrl Cache:inst|data_dff:inst92|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clk {} clk~combout {} clk~clkctrl {} Cache:inst|data_dff:inst92|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.338 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 112 -96 72 128 "clk" "" } { 120 568 608 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 514 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 514; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 112 -96 72 128 "clk" "" } { 120 568 608 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.481 ns) 2.338 ns Memory:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_cf91:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X20_Y11 12 " "Info: 3: + IC(0.660 ns) + CELL(0.481 ns) = 2.338 ns; Loc. = M4K_X20_Y11; Fanout = 12; MEM Node = 'Memory:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_cf91:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { clk~clkctrl Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_cf91.tdf" "" { Text "C:/altera/91sp2/quartus/Lab6/db/altsyncram_cf91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.10 % ) " "Info: Total cell delay = 1.335 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.003 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { clk clk~clkctrl Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { clk {} clk~combout {} clk~clkctrl {} Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clk clk~clkctrl Cache:inst|data_dff:inst92|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clk {} clk~combout {} clk~clkctrl {} Cache:inst|data_dff:inst92|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { clk clk~clkctrl Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { clk {} clk~combout {} clk~clkctrl {} Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_cf91.tdf" "" { Text "C:/altera/91sp2/quartus/Lab6/db/altsyncram_cf91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_cf91.tdf" "" { Text "C:/altera/91sp2/quartus/Lab6/db/altsyncram_cf91.tdf" 36 2 0 } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.834 ns" { Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|q_a[0] Memory:inst1|lpm_ram_io:inst|datatri[0]~11 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[0]~59 Cache:inst|data_dff:inst92|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.834 ns" { Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 {} Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|q_a[0] {} Memory:inst1|lpm_ram_io:inst|datatri[0]~11 {} Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[0]~59 {} Cache:inst|data_dff:inst92|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.834ns 0.611ns 1.124ns } { 0.000ns 1.850ns 0.053ns 0.053ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clk clk~clkctrl Cache:inst|data_dff:inst92|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clk {} clk~combout {} clk~clkctrl {} Cache:inst|data_dff:inst92|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { clk clk~clkctrl Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { clk {} clk~combout {} clk~clkctrl {} Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Cache:inst\|data_dff:inst56\|lpm_ff:lpm_ff_component\|dffs\[5\] address\[2\] clk 10.620 ns register " "Info: tsu for register \"Cache:inst\|data_dff:inst56\|lpm_ff:lpm_ff_component\|dffs\[5\]\" (data pin = \"address\[2\]\", clock pin = \"clk\") is 10.620 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.987 ns + Longest pin register " "Info: + Longest pin to register delay is 12.987 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns address\[2\] 1 PIN PIN_W11 18 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 18; PIN Node = 'address\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 128 -96 72 144 "address\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.534 ns) + CELL(0.228 ns) 6.599 ns Cache:inst\|teg_comparator:inst27\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1 2 COMB LCCOMB_X23_Y13_N10 1 " "Info: 2: + IC(5.534 ns) + CELL(0.228 ns) = 6.599 ns; Loc. = LCCOMB_X23_Y13_N10; Fanout = 1; COMB Node = 'Cache:inst\|teg_comparator:inst27\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.762 ns" { address[2] Cache:inst|teg_comparator:inst27|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "C:/altera/91sp2/quartus/Lab6/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 6.849 ns Cache:inst\|teg_comparator:inst27\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X23_Y13_N28 28 " "Info: 3: + IC(0.197 ns) + CELL(0.053 ns) = 6.849 ns; Loc. = LCCOMB_X23_Y13_N28; Fanout = 28; COMB Node = 'Cache:inst\|teg_comparator:inst27\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Cache:inst|teg_comparator:inst27|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 Cache:inst|teg_comparator:inst27|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "C:/altera/91sp2/quartus/Lab6/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.357 ns) 8.157 ns Cache:inst\|addr_bustri:inst2\|lpm_bustri:lpm_bustri_component\|dout\[1\]~0 4 COMB LCCOMB_X19_Y12_N2 6 " "Info: 4: + IC(0.951 ns) + CELL(0.357 ns) = 8.157 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 6; COMB Node = 'Cache:inst\|addr_bustri:inst2\|lpm_bustri:lpm_bustri_component\|dout\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { Cache:inst|teg_comparator:inst27|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] Cache:inst|addr_bustri:inst2|lpm_bustri:lpm_bustri_component|dout[1]~0 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.228 ns) 9.346 ns Cache:inst\|offset_decoder:inst33\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]~1 5 COMB LCCOMB_X17_Y9_N22 8 " "Info: 5: + IC(0.961 ns) + CELL(0.228 ns) = 9.346 ns; Loc. = LCCOMB_X17_Y9_N22; Fanout = 8; COMB Node = 'Cache:inst\|offset_decoder:inst33\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { Cache:inst|addr_bustri:inst2|lpm_bustri:lpm_bustri_component|dout[1]~0 Cache:inst|offset_decoder:inst33|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~1 } "NODE_NAME" } } { "db/decode_p7f.tdf" "" { Text "C:/altera/91sp2/quartus/Lab6/db/decode_p7f.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.053 ns) 10.279 ns Cache:inst\|inst57~0 6 COMB LCCOMB_X21_Y11_N10 1 " "Info: 6: + IC(0.880 ns) + CELL(0.053 ns) = 10.279 ns; Loc. = LCCOMB_X21_Y11_N10; Fanout = 1; COMB Node = 'Cache:inst\|inst57~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { Cache:inst|offset_decoder:inst33|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~1 Cache:inst|inst57~0 } "NODE_NAME" } } { "Cache.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Cache.bdf" { { -720 2192 2256 -672 "inst57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.357 ns) 11.498 ns Cache:inst\|inst57 7 COMB LCCOMB_X17_Y9_N4 12 " "Info: 7: + IC(0.862 ns) + CELL(0.357 ns) = 11.498 ns; Loc. = LCCOMB_X17_Y9_N4; Fanout = 12; COMB Node = 'Cache:inst\|inst57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { Cache:inst|inst57~0 Cache:inst|inst57 } "NODE_NAME" } } { "Cache.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Cache.bdf" { { -720 2192 2256 -672 "inst57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.746 ns) 12.987 ns Cache:inst\|data_dff:inst56\|lpm_ff:lpm_ff_component\|dffs\[5\] 8 REG LCFF_X19_Y8_N3 1 " "Info: 8: + IC(0.743 ns) + CELL(0.746 ns) = 12.987 ns; Loc. = LCFF_X19_Y8_N3; Fanout = 1; REG Node = 'Cache:inst\|data_dff:inst56\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { Cache:inst|inst57 Cache:inst|data_dff:inst56|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.859 ns ( 22.01 % ) " "Info: Total cell delay = 2.859 ns ( 22.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.128 ns ( 77.99 % ) " "Info: Total interconnect delay = 10.128 ns ( 77.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.987 ns" { address[2] Cache:inst|teg_comparator:inst27|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 Cache:inst|teg_comparator:inst27|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] Cache:inst|addr_bustri:inst2|lpm_bustri:lpm_bustri_component|dout[1]~0 Cache:inst|offset_decoder:inst33|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~1 Cache:inst|inst57~0 Cache:inst|inst57 Cache:inst|data_dff:inst56|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.987 ns" { address[2] {} address[2]~combout {} Cache:inst|teg_comparator:inst27|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 {} Cache:inst|teg_comparator:inst27|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} Cache:inst|addr_bustri:inst2|lpm_bustri:lpm_bustri_component|dout[1]~0 {} Cache:inst|offset_decoder:inst33|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~1 {} Cache:inst|inst57~0 {} Cache:inst|inst57 {} Cache:inst|data_dff:inst56|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 5.534ns 0.197ns 0.951ns 0.961ns 0.880ns 0.862ns 0.743ns } { 0.000ns 0.837ns 0.228ns 0.053ns 0.357ns 0.228ns 0.053ns 0.357ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.457 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 112 -96 72 128 "clk" "" } { 120 568 608 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 514 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 514; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 112 -96 72 128 "clk" "" } { 120 568 608 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 2.457 ns Cache:inst\|data_dff:inst56\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X19_Y8_N3 1 " "Info: 3: + IC(0.642 ns) + CELL(0.618 ns) = 2.457 ns; Loc. = LCFF_X19_Y8_N3; Fanout = 1; REG Node = 'Cache:inst\|data_dff:inst56\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clk~clkctrl Cache:inst|data_dff:inst56|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.91 % ) " "Info: Total cell delay = 1.472 ns ( 59.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 40.09 % ) " "Info: Total interconnect delay = 0.985 ns ( 40.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { clk clk~clkctrl Cache:inst|data_dff:inst56|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { clk {} clk~combout {} clk~clkctrl {} Cache:inst|data_dff:inst56|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.987 ns" { address[2] Cache:inst|teg_comparator:inst27|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 Cache:inst|teg_comparator:inst27|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] Cache:inst|addr_bustri:inst2|lpm_bustri:lpm_bustri_component|dout[1]~0 Cache:inst|offset_decoder:inst33|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~1 Cache:inst|inst57~0 Cache:inst|inst57 Cache:inst|data_dff:inst56|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.987 ns" { address[2] {} address[2]~combout {} Cache:inst|teg_comparator:inst27|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 {} Cache:inst|teg_comparator:inst27|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} Cache:inst|addr_bustri:inst2|lpm_bustri:lpm_bustri_component|dout[1]~0 {} Cache:inst|offset_decoder:inst33|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~1 {} Cache:inst|inst57~0 {} Cache:inst|inst57 {} Cache:inst|data_dff:inst56|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 5.534ns 0.197ns 0.951ns 0.961ns 0.880ns 0.862ns 0.743ns } { 0.000ns 0.837ns 0.228ns 0.053ns 0.357ns 0.228ns 0.053ns 0.357ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { clk clk~clkctrl Cache:inst|data_dff:inst56|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { clk {} clk~combout {} clk~clkctrl {} Cache:inst|data_dff:inst56|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data\[8\] Cache:inst\|teg_dff:inst10\|lpm_ff:lpm_ff_component\|dffs\[1\] 11.250 ns register " "Info: tco from clock \"clk\" to destination pin \"data\[8\]\" through register \"Cache:inst\|teg_dff:inst10\|lpm_ff:lpm_ff_component\|dffs\[1\]\" is 11.250 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.468 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 112 -96 72 128 "clk" "" } { 120 568 608 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 514 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 514; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 112 -96 72 128 "clk" "" } { 120 568 608 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.618 ns) 2.468 ns Cache:inst\|teg_dff:inst10\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X17_Y12_N7 1 " "Info: 3: + IC(0.653 ns) + CELL(0.618 ns) = 2.468 ns; Loc. = LCFF_X17_Y12_N7; Fanout = 1; REG Node = 'Cache:inst\|teg_dff:inst10\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { clk~clkctrl Cache:inst|teg_dff:inst10|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.64 % ) " "Info: Total cell delay = 1.472 ns ( 59.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 40.36 % ) " "Info: Total interconnect delay = 0.996 ns ( 40.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clk clk~clkctrl Cache:inst|teg_dff:inst10|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clk {} clk~combout {} clk~clkctrl {} Cache:inst|teg_dff:inst10|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.688 ns + Longest register pin " "Info: + Longest register to pin delay is 8.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Cache:inst\|teg_dff:inst10\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X17_Y12_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y12_N7; Fanout = 1; REG Node = 'Cache:inst\|teg_dff:inst10\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|teg_dff:inst10|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.272 ns) 0.818 ns Cache:inst\|teg_comparator:inst25\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1 2 COMB LCCOMB_X21_Y12_N28 13 " "Info: 2: + IC(0.546 ns) + CELL(0.272 ns) = 0.818 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 13; COMB Node = 'Cache:inst\|teg_comparator:inst25\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { Cache:inst|teg_dff:inst10|lpm_ff:lpm_ff_component|dffs[1] Cache:inst|teg_comparator:inst25|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "C:/altera/91sp2/quartus/Lab6/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.272 ns) 2.236 ns Memory:inst1\|memory_bustri:inst3\|lpm_bustri:lpm_bustri_component\|din\[8\]~25 3 COMB LCCOMB_X18_Y8_N4 1 " "Info: 3: + IC(1.146 ns) + CELL(0.272 ns) = 2.236 ns; Loc. = LCCOMB_X18_Y8_N4; Fanout = 1; COMB Node = 'Memory:inst1\|memory_bustri:inst3\|lpm_bustri:lpm_bustri_component\|din\[8\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { Cache:inst|teg_comparator:inst25|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~25 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.576 ns) + CELL(0.272 ns) 4.084 ns Memory:inst1\|memory_bustri:inst3\|lpm_bustri:lpm_bustri_component\|din\[8\]~26 4 COMB LCCOMB_X19_Y13_N26 1 " "Info: 4: + IC(1.576 ns) + CELL(0.272 ns) = 4.084 ns; Loc. = LCCOMB_X19_Y13_N26; Fanout = 1; COMB Node = 'Memory:inst1\|memory_bustri:inst3\|lpm_bustri:lpm_bustri_component\|din\[8\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~25 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~26 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.378 ns) 4.727 ns Memory:inst1\|memory_bustri:inst3\|lpm_bustri:lpm_bustri_component\|din\[8\]~27 5 COMB LCCOMB_X19_Y13_N22 33 " "Info: 5: + IC(0.265 ns) + CELL(0.378 ns) = 4.727 ns; Loc. = LCCOMB_X19_Y13_N22; Fanout = 33; COMB Node = 'Memory:inst1\|memory_bustri:inst3\|lpm_bustri:lpm_bustri_component\|din\[8\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~26 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~27 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(1.972 ns) 8.688 ns data\[8\] 6 PIN PIN_Y15 0 " "Info: 6: + IC(1.989 ns) + CELL(1.972 ns) = 8.688 ns; Loc. = PIN_Y15; Fanout = 0; PIN Node = 'data\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.961 ns" { Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~27 data[8] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 264 872 1048 280 "data\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.166 ns ( 36.44 % ) " "Info: Total cell delay = 3.166 ns ( 36.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.522 ns ( 63.56 % ) " "Info: Total interconnect delay = 5.522 ns ( 63.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.688 ns" { Cache:inst|teg_dff:inst10|lpm_ff:lpm_ff_component|dffs[1] Cache:inst|teg_comparator:inst25|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~25 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~26 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~27 data[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.688 ns" { Cache:inst|teg_dff:inst10|lpm_ff:lpm_ff_component|dffs[1] {} Cache:inst|teg_comparator:inst25|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 {} Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~25 {} Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~26 {} Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~27 {} data[8] {} } { 0.000ns 0.546ns 1.146ns 1.576ns 0.265ns 1.989ns } { 0.000ns 0.272ns 0.272ns 0.272ns 0.378ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clk clk~clkctrl Cache:inst|teg_dff:inst10|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clk {} clk~combout {} clk~clkctrl {} Cache:inst|teg_dff:inst10|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.688 ns" { Cache:inst|teg_dff:inst10|lpm_ff:lpm_ff_component|dffs[1] Cache:inst|teg_comparator:inst25|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~25 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~26 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~27 data[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.688 ns" { Cache:inst|teg_dff:inst10|lpm_ff:lpm_ff_component|dffs[1] {} Cache:inst|teg_comparator:inst25|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 {} Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~25 {} Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~26 {} Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~27 {} data[8] {} } { 0.000ns 0.546ns 1.146ns 1.576ns 0.265ns 1.989ns } { 0.000ns 0.272ns 0.272ns 0.272ns 0.378ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "address\[2\] data\[8\] 14.248 ns Longest " "Info: Longest tpd from source pin \"address\[2\]\" to destination pin \"data\[8\]\" is 14.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns address\[2\] 1 PIN PIN_W11 18 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 18; PIN Node = 'address\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 128 -96 72 144 "address\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.955 ns) + CELL(0.378 ns) 6.170 ns Cache:inst\|teg_comparator:inst26\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1 2 COMB LCCOMB_X21_Y12_N24 13 " "Info: 2: + IC(4.955 ns) + CELL(0.378 ns) = 6.170 ns; Loc. = LCCOMB_X21_Y12_N24; Fanout = 13; COMB Node = 'Cache:inst\|teg_comparator:inst26\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.333 ns" { address[2] Cache:inst|teg_comparator:inst26|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "C:/altera/91sp2/quartus/Lab6/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.378 ns) 7.796 ns Memory:inst1\|memory_bustri:inst3\|lpm_bustri:lpm_bustri_component\|din\[8\]~25 3 COMB LCCOMB_X18_Y8_N4 1 " "Info: 3: + IC(1.248 ns) + CELL(0.378 ns) = 7.796 ns; Loc. = LCCOMB_X18_Y8_N4; Fanout = 1; COMB Node = 'Memory:inst1\|memory_bustri:inst3\|lpm_bustri:lpm_bustri_component\|din\[8\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { Cache:inst|teg_comparator:inst26|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~25 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.576 ns) + CELL(0.272 ns) 9.644 ns Memory:inst1\|memory_bustri:inst3\|lpm_bustri:lpm_bustri_component\|din\[8\]~26 4 COMB LCCOMB_X19_Y13_N26 1 " "Info: 4: + IC(1.576 ns) + CELL(0.272 ns) = 9.644 ns; Loc. = LCCOMB_X19_Y13_N26; Fanout = 1; COMB Node = 'Memory:inst1\|memory_bustri:inst3\|lpm_bustri:lpm_bustri_component\|din\[8\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~25 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~26 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.378 ns) 10.287 ns Memory:inst1\|memory_bustri:inst3\|lpm_bustri:lpm_bustri_component\|din\[8\]~27 5 COMB LCCOMB_X19_Y13_N22 33 " "Info: 5: + IC(0.265 ns) + CELL(0.378 ns) = 10.287 ns; Loc. = LCCOMB_X19_Y13_N22; Fanout = 33; COMB Node = 'Memory:inst1\|memory_bustri:inst3\|lpm_bustri:lpm_bustri_component\|din\[8\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~26 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~27 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(1.972 ns) 14.248 ns data\[8\] 6 PIN PIN_Y15 0 " "Info: 6: + IC(1.989 ns) + CELL(1.972 ns) = 14.248 ns; Loc. = PIN_Y15; Fanout = 0; PIN Node = 'data\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.961 ns" { Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~27 data[8] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 264 872 1048 280 "data\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.215 ns ( 29.58 % ) " "Info: Total cell delay = 4.215 ns ( 29.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.033 ns ( 70.42 % ) " "Info: Total interconnect delay = 10.033 ns ( 70.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.248 ns" { address[2] Cache:inst|teg_comparator:inst26|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~25 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~26 Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~27 data[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.248 ns" { address[2] {} address[2]~combout {} Cache:inst|teg_comparator:inst26|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 {} Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~25 {} Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~26 {} Memory:inst1|memory_bustri:inst3|lpm_bustri:lpm_bustri_component|din[8]~27 {} data[8] {} } { 0.000ns 0.000ns 4.955ns 1.248ns 1.576ns 0.265ns 1.989ns } { 0.000ns 0.837ns 0.378ns 0.378ns 0.272ns 0.378ns 1.972ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Memory:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_cf91:auto_generated\|ram_block1a0~porta_address_reg4 address\[4\] clk -2.518 ns memory " "Info: th for memory \"Memory:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_cf91:auto_generated\|ram_block1a0~porta_address_reg4\" (data pin = \"address\[4\]\", clock pin = \"clk\") is -2.518 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.338 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 112 -96 72 128 "clk" "" } { 120 568 608 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 514 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 514; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 112 -96 72 128 "clk" "" } { 120 568 608 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.481 ns) 2.338 ns Memory:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_cf91:auto_generated\|ram_block1a0~porta_address_reg4 3 MEM M4K_X20_Y11 12 " "Info: 3: + IC(0.660 ns) + CELL(0.481 ns) = 2.338 ns; Loc. = M4K_X20_Y11; Fanout = 12; MEM Node = 'Memory:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_cf91:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { clk~clkctrl Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_cf91.tdf" "" { Text "C:/altera/91sp2/quartus/Lab6/db/altsyncram_cf91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.10 % ) " "Info: Total cell delay = 1.335 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.003 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { clk clk~clkctrl Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { clk {} clk~combout {} clk~clkctrl {} Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_cf91.tdf" "" { Text "C:/altera/91sp2/quartus/Lab6/db/altsyncram_cf91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.059 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 5.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns address\[4\] 1 PIN PIN_N4 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 18; PIN Node = 'address\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab6/Block1.bdf" { { 128 -96 72 144 "address\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.102 ns) + CELL(0.103 ns) 5.059 ns Memory:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_cf91:auto_generated\|ram_block1a0~porta_address_reg4 2 MEM M4K_X20_Y11 12 " "Info: 2: + IC(4.102 ns) + CELL(0.103 ns) = 5.059 ns; Loc. = M4K_X20_Y11; Fanout = 12; MEM Node = 'Memory:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_cf91:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.205 ns" { address[4] Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_cf91.tdf" "" { Text "C:/altera/91sp2/quartus/Lab6/db/altsyncram_cf91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.957 ns ( 18.92 % ) " "Info: Total cell delay = 0.957 ns ( 18.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.102 ns ( 81.08 % ) " "Info: Total interconnect delay = 4.102 ns ( 81.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.059 ns" { address[4] Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.059 ns" { address[4] {} address[4]~combout {} Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 4.102ns } { 0.000ns 0.854ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { clk clk~clkctrl Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { clk {} clk~combout {} clk~clkctrl {} Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.059 ns" { address[4] Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.059 ns" { address[4] {} address[4]~combout {} Memory:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_cf91:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 4.102ns } { 0.000ns 0.854ns 0.103ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 15:40:21 2016 " "Info: Processing ended: Tue Nov 22 15:40:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
