INFO-FLOW: Workspace D:/HLS_Projects/Inversion_LUP1/INLINE opened at Sat Aug 15 12:23:14 +0530 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.221 sec.
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.322 sec.
Command     ap_source done; 0.322 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.725 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.041 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 2.5 sec.
Execute   set_part xc7z020clg484-1 -tool vivado 
Execute     ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.301 sec.
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'Inversion_LUP1/inverse.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Inversion_LUP1/inverse.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted Inversion_LUP1/inverse.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "Inversion_LUP1/inverse.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E Inversion_LUP1/inverse.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse.pp.0.cpp
Command       clang done; 2.854 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.147 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse.pp.0.cpp"  -o "D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse.pp.0.cpp -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/useless.bc
Command       clang done; 2.768 sec.
INFO-FLOW: Done: GCC PP time: 5.8 seconds per iteration
Execute       source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse.pp.0.cpp std=gnu++98 -directive=D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/.systemc_flag -quiet -fix-errors D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.126 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse.pp.0.cpp std=gnu++98 -directive=D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/all.directive.json -quiet -fix-errors D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.112 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/xilinx-dataflow-lawyer.inverse.pp.0.cpp.diag.yml D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/xilinx-dataflow-lawyer.inverse.pp.0.cpp.out.log 2> D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/xilinx-dataflow-lawyer.inverse.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/tidy-3.1.inverse.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/tidy-3.1.inverse.pp.0.cpp.out.log 2> D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/tidy-3.1.inverse.pp.0.cpp.err.log 
Command         ap_eval done; 0.244 sec.
Execute         source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/xilinx-legacy-rewriter.inverse.pp.0.cpp.out.log 2> D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/xilinx-legacy-rewriter.inverse.pp.0.cpp.err.log 
Command         ap_eval done; 0.116 sec.
Command       tidy_31 done; 0.565 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.198 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse.bc
Command       clang done; 2.835 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse.g.bc -hls-opt -except-internalize inverse_top -LD:/Xilinx/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/a.g 
Command       llvm-ld done; 2.295 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 185.168 ; gain = 94.934
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 185.168 ; gain = 94.934
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/a.pp.bc -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Xilinx/Vivado/2019.1/win64/lib -lfloatconversion -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/a.g.0 
Command         llvm-ld done; 2.986 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top inverse_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/a.g.0.bc -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'lup' into 'inverse_top' (Inversion_LUP1/inverse.cpp:258).
INFO: [XFORM 203-603] Inlining function 'matrix_mult' into 'inverse_top' (Inversion_LUP1/inverse.cpp:274).
INFO: [XFORM 203-603] Inlining function 'final_perm' into 'inverse_top' (Inversion_LUP1/inverse.cpp:275).
Command         transform done; 1.968 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 187.629 ; gain = 97.395
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/a.g.1.bc -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'inverse_top' (Inversion_LUP1/inverse.cpp:246->Inversion_LUP1/inverse.cpp:275) automatically.
Command         transform done; 1.019 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/a.g.2.prechk.bc -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.462 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 217.227 ; gain = 126.992
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/a.g.1.bc to D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/a.o.1.bc -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'lup_label0' (Inversion_LUP1/inverse.cpp:37) in function 'inverse_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5' (Inversion_LUP1/inverse.cpp:262) in function 'inverse_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'MM_L2' (Inversion_LUP1/inverse.cpp:224) in function 'inverse_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (Inversion_LUP1/inverse.cpp:242) in function 'inverse_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'uinv_label10' (Inversion_LUP1/inverse.cpp:184) in function 'Upper_inv' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'univ_label31' (Inversion_LUP1/inverse.cpp:201) in function 'Upper_inv' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 2 for loop 'univ_label31' (Inversion_LUP1/inverse.cpp:203:1) in function 'Upper_inv'.
WARNING: [XFORM 203-503] Cannot unroll loop 'find_max' (Inversion_LUP1/inverse.cpp:50) in function 'inverse_top' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'swap_row' (Inversion_LUP1/inverse.cpp:72) in function 'inverse_top' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (Inversion_LUP1/inverse.cpp:81) in function 'inverse_top' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'lup_label1' (Inversion_LUP1/inverse.cpp:97) in function 'inverse_top' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'lup_label2' (Inversion_LUP1/inverse.cpp:101) in function 'inverse_top' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (Inversion_LUP1/inverse.cpp:265) in function 'inverse_top' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'MM_L3' (Inversion_LUP1/inverse.cpp:228) in function 'inverse_top' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'L2' (Inversion_LUP1/inverse.cpp:245) in function 'inverse_top' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'uinv_label11' (Inversion_LUP1/inverse.cpp:187) in function 'Upper_inv' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'univ_label32' (Inversion_LUP1/inverse.cpp:206) in function 'Upper_inv' completely: variable loop bound.
INFO: [XFORM 203-102] Automatically partitioning small array 'P' (Inversion_LUP1/inverse.cpp:255) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'L_inv'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (Inversion_LUP1/inverse.cpp:255) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'L_inv.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L_inv.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'L_inv.2' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'L_inv.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L_inv.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L_inv.2' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'inverse_top' (Inversion_LUP1/inverse.cpp:246->Inversion_LUP1/inverse.cpp:275) automatically.
Command         transform done; 2.883 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/a.o.1.tmp.bc -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Inversion_LUP1/inverse.cpp:74:27) to (Inversion_LUP1/inverse.cpp:90:5) in function 'inverse_top'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Inversion_LUP1/inverse.cpp:165:2) to (Inversion_LUP1/inverse.cpp:159:42) in function 'Lower_inv'... converting 4 basic blocks.
Command         transform done; 1.164 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 276.902 ; gain = 186.668
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/a.o.2.bc -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'lup_label1' (Inversion_LUP1/inverse.cpp:97:4) in function 'inverse_top' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'lup_label0' (Inversion_LUP1/inverse.cpp:37:3) in function 'inverse_top' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Assign_L0' (Inversion_LUP1/inverse.cpp:110:3) in function 'inverse_top' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Assign_U0' (Inversion_LUP1/inverse.cpp:124:3) in function 'inverse_top' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'MM_L1' (Inversion_LUP1/inverse.cpp:222:3) in function 'inverse_top'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'univ_label31' (Inversion_LUP1/inverse.cpp:201:4) in function 'Upper_inv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'univ_label30' (Inversion_LUP1/inverse.cpp:199:3) in function 'Upper_inv' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'linv_label1' (Inversion_LUP1/inverse.cpp:150:4) in function 'Lower_inv' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'linv_label0' (Inversion_LUP1/inverse.cpp:148:3) in function 'Lower_inv'.
Command         transform done; 2.581 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 297.703 ; gain = 207.469
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 13.234 sec.
Command     elaborate done; 25.42 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'inverse_top' ...
Execute       ap_set_top_model inverse_top 
Execute       get_model_list inverse_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model inverse_top 
Execute       preproc_iomode -model Upper_inv 
Execute       preproc_iomode -model Lower_inv 
Execute       get_model_list inverse_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: Lower_inv Upper_inv inverse_top
INFO-FLOW: Configuring Module : Lower_inv ...
Execute       set_default_model Lower_inv 
Execute       apply_spec_resource_limit Lower_inv 
INFO-FLOW: Configuring Module : Upper_inv ...
Execute       set_default_model Upper_inv 
Execute       apply_spec_resource_limit Upper_inv 
INFO-FLOW: Configuring Module : inverse_top ...
Execute       set_default_model inverse_top 
Execute       apply_spec_resource_limit inverse_top 
INFO-FLOW: Model list for preprocess: Lower_inv Upper_inv inverse_top
INFO-FLOW: Preprocessing Module: Lower_inv ...
Execute       set_default_model Lower_inv 
Execute       cdfg_preprocess -model Lower_inv 
Execute       rtl_gen_preprocess Lower_inv 
INFO-FLOW: Preprocessing Module: Upper_inv ...
Execute       set_default_model Upper_inv 
Execute       cdfg_preprocess -model Upper_inv 
Execute       rtl_gen_preprocess Upper_inv 
INFO-FLOW: Preprocessing Module: inverse_top ...
Execute       set_default_model inverse_top 
Execute       cdfg_preprocess -model inverse_top 
Execute       rtl_gen_preprocess inverse_top 
INFO-FLOW: Model list for synthesis: Lower_inv Upper_inv inverse_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Lower_inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Lower_inv 
Execute       schedule -model Lower_inv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'linv_label2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:166) and 'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:166).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:166) and 'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:166).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:166) and 'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:166).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:166) and 'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:166).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.466 sec.
INFO: [HLS 200-111]  Elapsed time: 29.877 seconds; current allocated memory: 241.057 MB.
Execute       syn_report -verbosereport -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Lower_inv.verbose.sched.rpt 
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
Command       syn_report done; 0.178 sec.
Execute       db_write -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Lower_inv.sched.adb -f 
Command       db_write done; 0.117 sec.
INFO-FLOW: Finish scheduling Lower_inv.
Execute       set_default_model Lower_inv 
Execute       bind -model Lower_inv 
BIND OPTION: model=Lower_inv
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.129 sec.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 241.566 MB.
Execute       syn_report -verbosereport -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Lower_inv.verbose.bind.rpt 
Command       syn_report done; 0.216 sec.
Execute       db_write -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Lower_inv.bind.adb -f 
Command       db_write done; 0.117 sec.
INFO-FLOW: Finish binding Lower_inv.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Upper_inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Upper_inv 
Execute       schedule -model Upper_inv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'uinv_label10'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('U_inv_addr_4_write_ln188', Inversion_LUP1/inverse.cpp:188) of constant 0 on array 'U_inv' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'U_inv'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'uinv_label20'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'univ_label32'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:209) and 'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:209).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:209) and 'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:209).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:209) and 'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:209).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:209) and 'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:209).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.558 sec.
INFO: [HLS 200-111]  Elapsed time: 1.057 seconds; current allocated memory: 241.970 MB.
Execute       syn_report -verbosereport -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Upper_inv.verbose.sched.rpt 
Command       syn_report done; 0.246 sec.
Execute       db_write -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Upper_inv.sched.adb -f 
INFO-FLOW: Finish scheduling Upper_inv.
Execute       set_default_model Upper_inv 
Execute       bind -model Upper_inv 
BIND OPTION: model=Upper_inv
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.119 sec.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 242.362 MB.
Execute       syn_report -verbosereport -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Upper_inv.verbose.bind.rpt 
Command       syn_report done; 0.204 sec.
Execute       db_write -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Upper_inv.bind.adb -f 
Command       db_write done; 0.123 sec.
INFO-FLOW: Finish binding Upper_inv.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model inverse_top 
Execute       schedule -model inverse_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PermutMat_Initialize'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'find_max'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse_top' (Loop: find_max): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'and' operation ('and_ln54_4', Inversion_LUP1/inverse.cpp:54->Inversion_LUP1/inverse.cpp:258) and 'fcmp' operation ('tmp_24', Inversion_LUP1/inverse.cpp:54->Inversion_LUP1/inverse.cpp:258).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'lup_label2'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse_top' (Loop: lup_label2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('A_addr_12_write_ln104', Inversion_LUP1/inverse.cpp:104->Inversion_LUP1/inverse.cpp:258) of variable 'tmp_12', Inversion_LUP1/inverse.cpp:104->Inversion_LUP1/inverse.cpp:258 on array 'A' and 'load' operation ('A_load_8', Inversion_LUP1/inverse.cpp:104->Inversion_LUP1/inverse.cpp:258) on array 'A'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse_top' (Loop: lup_label2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('A_addr_12_write_ln104', Inversion_LUP1/inverse.cpp:104->Inversion_LUP1/inverse.cpp:258) of variable 'tmp_12', Inversion_LUP1/inverse.cpp:104->Inversion_LUP1/inverse.cpp:258 on array 'A' and 'load' operation ('A_load_8', Inversion_LUP1/inverse.cpp:104->Inversion_LUP1/inverse.cpp:258) on array 'A'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse_top' (Loop: lup_label2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('A_addr_12_write_ln104', Inversion_LUP1/inverse.cpp:104->Inversion_LUP1/inverse.cpp:258) of variable 'tmp_12', Inversion_LUP1/inverse.cpp:104->Inversion_LUP1/inverse.cpp:258 on array 'A' and 'load' operation ('A_load_8', Inversion_LUP1/inverse.cpp:104->Inversion_LUP1/inverse.cpp:258) on array 'A'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse_top' (Loop: lup_label2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('A_addr_12_write_ln104', Inversion_LUP1/inverse.cpp:104->Inversion_LUP1/inverse.cpp:258) of variable 'tmp_12', Inversion_LUP1/inverse.cpp:104->Inversion_LUP1/inverse.cpp:258 on array 'A' and 'load' operation ('A_load_8', Inversion_LUP1/inverse.cpp:104->Inversion_LUP1/inverse.cpp:258) on array 'A'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse_top' (Loop: lup_label2): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('A_addr_12_write_ln104', Inversion_LUP1/inverse.cpp:104->Inversion_LUP1/inverse.cpp:258) of variable 'tmp_12', Inversion_LUP1/inverse.cpp:104->Inversion_LUP1/inverse.cpp:258 on array 'A' and 'load' operation ('A_load_8', Inversion_LUP1/inverse.cpp:104->Inversion_LUP1/inverse.cpp:258) on array 'A'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('A_inv_addr_2_write_ln266', Inversion_LUP1/inverse.cpp:266) of constant 0 on array 'A_inv' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'A_inv'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Assign_L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Assign_U1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'MM_L1_MM_L2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('U_inv_load_2', Inversion_LUP1/inverse.cpp:229->Inversion_LUP1/inverse.cpp:274) on array 'U_inv' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'U_inv'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 21.
INFO: [SCHED 204-61] Pipelining loop 'L1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('UL_inv_load_2', Inversion_LUP1/inverse.cpp:246->Inversion_LUP1/inverse.cpp:275) on array 'UL_inv', Inversion_LUP1/inverse.cpp:254 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'UL_inv'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.775 sec.
INFO: [HLS 200-111]  Elapsed time: 2.286 seconds; current allocated memory: 243.872 MB.
Execute       syn_report -verbosereport -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.verbose.sched.rpt 
Command       syn_report done; 0.818 sec.
Execute       db_write -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.sched.adb -f 
Command       db_write done; 0.304 sec.
INFO-FLOW: Finish scheduling inverse_top.
Execute       set_default_model inverse_top 
Execute       bind -model inverse_top 
BIND OPTION: model=inverse_top
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.636 sec.
INFO: [HLS 200-111]  Elapsed time: 1.879 seconds; current allocated memory: 245.921 MB.
Execute       syn_report -verbosereport -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.verbose.bind.rpt 
Command       syn_report done; 1.087 sec.
Execute       db_write -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.bind.adb -f 
Command       db_write done; 0.374 sec.
INFO-FLOW: Finish binding inverse_top.
Execute       get_model_list inverse_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Lower_inv 
Execute       rtl_gen_preprocess Upper_inv 
Execute       rtl_gen_preprocess inverse_top 
INFO-FLOW: Model list for RTL generation: Lower_inv Upper_inv inverse_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Lower_inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Lower_inv -vendor xilinx -mg_file D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Lower_inv.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'inverse_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'inverse_top_fadd_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'inverse_top_fmul_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_top_fdiv_32ns_32ns_32_16_1' to 'inverse_top_fdiv_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_top_mux_32_32_1_1' to 'inverse_top_mux_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_top_fadd_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_top_fdiv_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_top_fmul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_top_mux_3eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Lower_inv'.
Command       create_rtl_model done; 0.277 sec.
INFO: [HLS 200-111]  Elapsed time: 1.92 seconds; current allocated memory: 247.348 MB.
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Lower_inv -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HLS_Projects/Inversion_LUP1/INLINE/syn/systemc/Lower_inv -synmodules Lower_inv Upper_inv inverse_top 
Execute       gen_rtl Lower_inv -style xilinx -f -lang vhdl -o D:/HLS_Projects/Inversion_LUP1/INLINE/syn/vhdl/Lower_inv 
Execute       gen_rtl Lower_inv -style xilinx -f -lang vlog -o D:/HLS_Projects/Inversion_LUP1/INLINE/syn/verilog/Lower_inv 
Execute       syn_report -csynth -model Lower_inv -o D:/HLS_Projects/Inversion_LUP1/INLINE/syn/report/Lower_inv_csynth.rpt 
Command       syn_report done; 0.107 sec.
Execute       syn_report -rtlxml -model Lower_inv -o D:/HLS_Projects/Inversion_LUP1/INLINE/syn/report/Lower_inv_csynth.xml 
Execute       syn_report -verbosereport -model Lower_inv -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Lower_inv.verbose.rpt 
Command       syn_report done; 0.241 sec.
Execute       db_write -model Lower_inv -f -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Lower_inv.adb 
Command       db_write done; 0.31 sec.
Execute       gen_tb_info Lower_inv -p D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Lower_inv 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Upper_inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Upper_inv -vendor xilinx -mg_file D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Upper_inv.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'inverse_top_fadd_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_top_fdiv_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_top_fmul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Upper_inv'.
Command       create_rtl_model done; 0.145 sec.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 248.518 MB.
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Upper_inv -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HLS_Projects/Inversion_LUP1/INLINE/syn/systemc/Upper_inv -synmodules Lower_inv Upper_inv inverse_top 
Execute       gen_rtl Upper_inv -style xilinx -f -lang vhdl -o D:/HLS_Projects/Inversion_LUP1/INLINE/syn/vhdl/Upper_inv 
Execute       gen_rtl Upper_inv -style xilinx -f -lang vlog -o D:/HLS_Projects/Inversion_LUP1/INLINE/syn/verilog/Upper_inv 
Execute       syn_report -csynth -model Upper_inv -o D:/HLS_Projects/Inversion_LUP1/INLINE/syn/report/Upper_inv_csynth.rpt 
Command       syn_report done; 0.104 sec.
Execute       syn_report -rtlxml -model Upper_inv -o D:/HLS_Projects/Inversion_LUP1/INLINE/syn/report/Upper_inv_csynth.xml 
Execute       syn_report -verbosereport -model Upper_inv -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Upper_inv.verbose.rpt 
Command       syn_report done; 0.232 sec.
Execute       db_write -model Upper_inv -f -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Upper_inv.adb 
Command       db_write done; 0.197 sec.
Execute       gen_tb_info Upper_inv -p D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Upper_inv 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model inverse_top -vendor xilinx -mg_file D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse_top/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse_top/A_inv' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_top_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'inverse_top_faddffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_top_sitofp_32ns_32_6_1' to 'inverse_top_sitofg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_top_fcmp_32ns_32ns_1_2_1' to 'inverse_top_fcmp_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_top_mux_42_32_1_1' to 'inverse_top_mux_4ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_top_fadd_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_top_faddffYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_top_fcmp_hbi': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_top_fdiv_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_top_fmul_cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_top_mux_3eOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_top_mux_4ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_top_sitofg8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse_top'.
Command       create_rtl_model done; 0.75 sec.
INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 252.453 MB.
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl inverse_top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HLS_Projects/Inversion_LUP1/INLINE/syn/systemc/inverse_top -synmodules Lower_inv Upper_inv inverse_top 
Execute       gen_rtl inverse_top -istop -style xilinx -f -lang vhdl -o D:/HLS_Projects/Inversion_LUP1/INLINE/syn/vhdl/inverse_top 
Command       gen_rtl done; 0.444 sec.
Execute       gen_rtl inverse_top -istop -style xilinx -f -lang vlog -o D:/HLS_Projects/Inversion_LUP1/INLINE/syn/verilog/inverse_top 
Command       gen_rtl done; 0.277 sec.
Execute       syn_report -csynth -model inverse_top -o D:/HLS_Projects/Inversion_LUP1/INLINE/syn/report/inverse_top_csynth.rpt 
Command       syn_report done; 0.235 sec.
Execute       syn_report -rtlxml -model inverse_top -o D:/HLS_Projects/Inversion_LUP1/INLINE/syn/report/inverse_top_csynth.xml 
Command       syn_report done; 0.231 sec.
Execute       syn_report -verbosereport -model inverse_top -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.verbose.rpt 
Command       syn_report done; 1.315 sec.
Execute       db_write -model inverse_top -f -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.adb 
Command       db_write done; 0.776 sec.
Execute       gen_tb_info inverse_top -p D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top 
Execute       export_constraint_db -f -tool general -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.constraint.tcl 
Execute       syn_report -designview -model inverse_top -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.design.xml 
Command       syn_report done; 0.619 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model inverse_top -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model inverse_top -o D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks inverse_top 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain inverse_top 
INFO-FLOW: Model list for RTL component generation: Lower_inv Upper_inv inverse_top
INFO-FLOW: Handling components in module [Lower_inv] ... 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Lower_inv.compgen.tcl 
INFO-FLOW: Found component inverse_top_fadd_bkb.
INFO-FLOW: Append model inverse_top_fadd_bkb
INFO-FLOW: Found component inverse_top_fmul_cud.
INFO-FLOW: Append model inverse_top_fmul_cud
INFO-FLOW: Found component inverse_top_fdiv_dEe.
INFO-FLOW: Append model inverse_top_fdiv_dEe
INFO-FLOW: Found component inverse_top_mux_3eOg.
INFO-FLOW: Append model inverse_top_mux_3eOg
INFO-FLOW: Handling components in module [Upper_inv] ... 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Upper_inv.compgen.tcl 
INFO-FLOW: Handling components in module [inverse_top] ... 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.compgen.tcl 
INFO-FLOW: Found component inverse_top_faddffYi.
INFO-FLOW: Append model inverse_top_faddffYi
INFO-FLOW: Found component inverse_top_sitofg8j.
INFO-FLOW: Append model inverse_top_sitofg8j
INFO-FLOW: Found component inverse_top_fcmp_hbi.
INFO-FLOW: Append model inverse_top_fcmp_hbi
INFO-FLOW: Found component inverse_top_mux_4ibs.
INFO-FLOW: Append model inverse_top_mux_4ibs
INFO-FLOW: Found component inverse_top_L.
INFO-FLOW: Append model inverse_top_L
INFO-FLOW: Found component inverse_top_U.
INFO-FLOW: Append model inverse_top_U
INFO-FLOW: Found component inverse_top_U_inv.
INFO-FLOW: Append model inverse_top_U_inv
INFO-FLOW: Found component inverse_top_UL_inv.
INFO-FLOW: Append model inverse_top_UL_inv
INFO-FLOW: Append model Lower_inv
INFO-FLOW: Append model Upper_inv
INFO-FLOW: Append model inverse_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: inverse_top_fadd_bkb inverse_top_fmul_cud inverse_top_fdiv_dEe inverse_top_mux_3eOg inverse_top_faddffYi inverse_top_sitofg8j inverse_top_fcmp_hbi inverse_top_mux_4ibs inverse_top_L inverse_top_U inverse_top_U_inv inverse_top_UL_inv Lower_inv Upper_inv inverse_top
INFO-FLOW: To file: write model inverse_top_fadd_bkb
INFO-FLOW: To file: write model inverse_top_fmul_cud
INFO-FLOW: To file: write model inverse_top_fdiv_dEe
INFO-FLOW: To file: write model inverse_top_mux_3eOg
INFO-FLOW: To file: write model inverse_top_faddffYi
INFO-FLOW: To file: write model inverse_top_sitofg8j
INFO-FLOW: To file: write model inverse_top_fcmp_hbi
INFO-FLOW: To file: write model inverse_top_mux_4ibs
INFO-FLOW: To file: write model inverse_top_L
INFO-FLOW: To file: write model inverse_top_U
INFO-FLOW: To file: write model inverse_top_U_inv
INFO-FLOW: To file: write model inverse_top_UL_inv
INFO-FLOW: To file: write model Lower_inv
INFO-FLOW: To file: write model Upper_inv
INFO-FLOW: To file: write model inverse_top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/HLS_Projects/Inversion_LUP1/INLINE
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.245 sec.
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.357 sec.
Command       ap_source done; 0.358 sec.
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/global.setting.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/global.setting.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Lower_inv.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.42 sec.
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Upper_inv.compgen.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'inverse_top_L_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'inverse_top_U_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'inverse_top_U_inv_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'inverse_top_UL_inv_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.853 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/HLS_Projects/Inversion_LUP1/INLINE
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.231 sec.
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.319 sec.
Command       ap_source done; 0.319 sec.
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=inverse_top xml_exists=0
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.rtl_wrap.cfg.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.rtl_wrap.cfg.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.rtl_wrap.cfg.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.tbgen.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/global.setting.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Lower_inv.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.186 sec.
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Upper_inv.compgen.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.218 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/global.setting.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Lower_inv.compgen.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Upper_inv.compgen.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.tbgen.tcl 
Execute         source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.tbgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.141 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/global.setting.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Lower_inv.compgen.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Upper_inv.compgen.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.constraint.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=15 #gSsdmPorts=8
Execute       source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/global.setting.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.tbgen.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.tbgen.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.tbgen.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.tbgen.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.tbgen.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.tbgen.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.tbgen.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.rtl_wrap.cfg.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.compgen.dataonly.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.constraint.tcl 
Execute       sc_get_clocks inverse_top 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/impl/misc/inverse_top_ap_fadd_3_full_dsp_32_ip.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/impl/misc/inverse_top_ap_faddfsub_3_full_dsp_32_ip.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/impl/misc/inverse_top_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/impl/misc/inverse_top_ap_fdiv_14_no_dsp_32_ip.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/impl/misc/inverse_top_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/impl/misc/inverse_top_ap_sitofp_4_no_dsp_32_ip.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Lower_inv.tbgen.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/Upper_inv.tbgen.tcl 
Execute       source D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/inverse_top.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: D:/HLS_Projects/Inversion_LUP1/INLINE/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:51 . Memory (MB): peak = 335.070 ; gain = 244.836
INFO: [VHDL 208-304] Generating VHDL RTL for inverse_top.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse_top.
Command     autosyn done; 21.751 sec.
Command   csynth_design done; 47.19 sec.
Command ap_source done; 50.024 sec.
Execute cleanup_all 
