

================================================================
== Vivado HLS Report for 'Lower_inv'
================================================================
* Date:           Sat Aug 15 11:40:46 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Inversion_LUP1
* Solution:       No_directive
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.397|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   25|  304|   25|  304|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+-------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- linv_label0     |   24|  303|  8 ~ 101 |          -|          -|      3|    no    |
        | + linv_label1    |    6|   99|  2 ~ 33  |          -|          -|      3|    no    |
        |  ++ linv_label2  |   10|   30|        10|          -|          -| 1 ~ 3 |    no    |
        +------------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    218|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|    1109|   1705|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    236|    -|
|Register         |        -|      -|     184|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|    1293|   2159|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |inverse_top_fadd_hbi_U19  |inverse_top_fadd_hbi  |        0|      2|  205|  390|    0|
    |inverse_top_fdiv_dEe_U21  |inverse_top_fdiv_dEe  |        0|      0|  761|  994|    0|
    |inverse_top_fmul_cud_U20  |inverse_top_fmul_cud  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5| 1109| 1705|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln146_fu_254_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln157_1_fu_301_p2  |     +    |      0|  0|   8|           5|           5|
    |add_ln157_fu_273_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln159_fu_240_p2    |     +    |      0|  0|  15|           5|           5|
    |i_fu_174_p2            |     +    |      0|  0|  10|           2|           1|
    |j_fu_218_p2            |     +    |      0|  0|  10|           2|           1|
    |k_5_fu_311_p2          |     +    |      0|  0|  39|           1|          32|
    |sub_ln148_fu_202_p2    |     -    |      0|  0|  15|           5|           5|
    |sub_ln157_fu_295_p2    |     -    |      0|  0|   8|           5|           5|
    |icmp_ln140_fu_168_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln142_fu_212_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln145_fu_224_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln147_fu_230_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln152_fu_264_p2   |   icmp   |      0|  0|  18|          32|          32|
    |xor_ln159_fu_321_p2    |    xor   |      0|  0|  33|          32|          33|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 218|         107|         137|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |L_address0      |   15|          3|    4|         12|
    |L_inv_address0  |   27|          5|    4|         20|
    |L_inv_d0        |   21|          4|   32|        128|
    |ap_NS_fsm       |  137|         30|    1|         30|
    |i_0_reg_102     |    9|          2|    2|          4|
    |k_0_reg_137     |    9|          2|   32|         64|
    |k_reg_114       |    9|          2|    2|          4|
    |sum_0_reg_125   |    9|          2|   32|         64|
    +----------------+-----+-----------+-----+-----------+
    |Total           |  236|         50|  109|        326|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |L_addr_reg_352        |   2|   0|    4|          2|
    |L_inv_addr_1_reg_357  |   2|   0|    4|          2|
    |L_inv_addr_3_reg_388  |   4|   0|    4|          0|
    |ap_CS_fsm             |  29|   0|   29|          0|
    |i_0_reg_102           |   2|   0|    2|          0|
    |i_reg_340             |   2|   0|    2|          0|
    |icmp_ln145_reg_375    |   1|   0|    1|          0|
    |icmp_ln147_reg_379    |   1|   0|    1|          0|
    |j_reg_370             |   2|   0|    2|          0|
    |k_0_reg_137           |  32|   0|   32|          0|
    |k_5_reg_406           |  32|   0|   32|          0|
    |k_reg_114             |   2|   0|    2|          0|
    |sub_ln148_reg_345     |   5|   0|    5|          0|
    |sum_0_reg_125         |  32|   0|   32|          0|
    |tmp_s_reg_421         |  32|   0|   32|          0|
    |zext_ln140_reg_332    |   2|   0|   32|         30|
    |zext_ln159_reg_383    |   2|   0|    5|          3|
    +----------------------+----+----+-----+-----------+
    |Total                 | 184|   0|  221|         37|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   Lower_inv  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   Lower_inv  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   Lower_inv  | return value |
|ap_done         | out |    1| ap_ctrl_hs |   Lower_inv  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   Lower_inv  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   Lower_inv  | return value |
|L_address0      | out |    4|  ap_memory |       L      |     array    |
|L_ce0           | out |    1|  ap_memory |       L      |     array    |
|L_q0            |  in |   32|  ap_memory |       L      |     array    |
|L_inv_address0  | out |    4|  ap_memory |     L_inv    |     array    |
|L_inv_ce0       | out |    1|  ap_memory |     L_inv    |     array    |
|L_inv_we0       | out |    1|  ap_memory |     L_inv    |     array    |
|L_inv_d0        | out |   32|  ap_memory |     L_inv    |     array    |
|L_inv_q0        |  in |   32|  ap_memory |     L_inv    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

