vhdl work "../Input_Module/PWM_module.vhd"
verilog work "../../../Downloads/mojo-base-project-master/src/spi_slave.v"
verilog work "../../../Downloads/mojo-base-project-master/src/serial_tx.v"
verilog work "../../../Downloads/mojo-base-project-master/src/serial_rx.v"
verilog work "../../../Downloads/mojo-base-project-master/src/cclk_detector.v"
vhdl work "../SSD_display/SSD_display.vhd"
vhdl work "../Input_Module/Input_module_1.vhd"
vhdl work "../DecimalToBinary/BinaryToDecimal.vhd"
vhdl work "../adder2/adder2.vhd"
verilog work "../../../Downloads/mojo-base-project-master/src/avr_interface.v"
vhdl work "signal_display_top.vhd"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
