

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3'
================================================================
* Date:           Tue Apr 18 17:01:46 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.175 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   39|   39|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_94_2_VITIS_LOOP_96_3  |       37|       37|         3|          1|          1|    36|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    179|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      43|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      43|    251|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln94_1_fu_164_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln94_fu_173_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln95_1_fu_197_p2     |         +|   0|  0|  13|           5|           5|
    |add_ln95_fu_122_p2       |         +|   0|  0|  13|           5|           5|
    |add_ln96_fu_297_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln97_1_fu_318_p2     |         +|   0|  0|   8|           8|           8|
    |add_ln97_2_fu_323_p2     |         +|   0|  0|   8|           8|           8|
    |add_ln97_fu_291_p2       |         +|   0|  0|  15|           8|           8|
    |empty_33_fu_152_p2       |         -|   0|  0|  15|           8|           8|
    |p_mid146_fu_265_p2       |         -|   0|  0|  15|           8|           8|
    |sub_ln97_fu_235_p2       |         -|   0|  0|  15|           8|           8|
    |icmp_ln94_fu_158_p2      |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln96_fu_179_p2      |      icmp|   0|  0|   9|           4|           4|
    |select_ln94_1_fu_203_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln94_2_fu_271_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln94_3_fu_279_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln94_fu_185_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 179|          85|          89|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten48_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_tj_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_tp_1                   |   9|          2|    2|          4|
    |indvar_flatten48_fu_60                  |   9|          2|    6|         12|
    |tj_fu_52                                |   9|          2|    4|          8|
    |tp_fu_56                                |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   26|         52|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |add_ln97_reg_372                  |  8|   0|    8|          0|
    |add_ln97_reg_372_pp0_iter1_reg    |  8|   0|    8|          0|
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |indvar_flatten48_fu_60            |  6|   0|    6|          0|
    |sub_ln97_reg_362                  |  6|   0|    8|          2|
    |tj_fu_52                          |  4|   0|    4|          0|
    |tp_fu_56                          |  2|   0|    2|          0|
    |zext_ln97_2_reg_367               |  4|   0|    8|          4|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 43|   0|   49|          6|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+--------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3|  return value|
|empty                     |   in|    5|     ap_none|                                                empty|        scalar|
|layer1_output_V_address0  |  out|    8|   ap_memory|                                      layer1_output_V|         array|
|layer1_output_V_ce0       |  out|    1|   ap_memory|                                      layer1_output_V|         array|
|layer1_output_V_q0        |   in|   15|   ap_memory|                                      layer1_output_V|         array|
|linear_input_V_address0   |  out|    8|   ap_memory|                                       linear_input_V|         array|
|linear_input_V_ce0        |  out|    1|   ap_memory|                                       linear_input_V|         array|
|linear_input_V_we0        |  out|    1|   ap_memory|                                       linear_input_V|         array|
|linear_input_V_d0         |  out|   15|   ap_memory|                                       linear_input_V|         array|
+--------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

