# vsim -c top 
# Start time: 20:32:04 on Jun 02,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.top(fast)
# [                  43][i=          0] winc=1, rinc=0, wdata= 10, full=0, empty=1
# [                  44][i=          1] winc=0, rinc=0, wdata= 10, full=0, empty=1
# [                  47][i=          2] winc=1, rinc=0, wdata= 30, full=0, empty=1
# [                  48][i=          3] winc=0, rinc=0, wdata= 30, full=0, empty=1
# [                  51][i=          4] winc=1, rinc=0, wdata= 50, full=0, empty=1
# [                  56][i=          5] winc=0, rinc=1, wdata= 50, full=0, empty=1
# [                  59][i=          6] winc=1, rinc=0, wdata= 70, full=0, empty=1
# [                  60][i=          7] winc=0, rinc=0, wdata= 70, full=0, empty=1
# [                  63][i=          8] winc=1, rinc=0, wdata= 90, full=0, empty=1
# [                  64][i=          9] winc=0, rinc=0, wdata= 90, full=0, empty=1
# [                  67][i=         10] winc=1, rinc=0, wdata=110, full=0, empty=0
# [                  68][i=         11] winc=0, rinc=0, wdata=110, full=0, empty=0
# [                  71][i=         12] winc=1, rinc=0, wdata=130, full=0, empty=0
# [                  72][i=         13] winc=0, rinc=0, wdata=130, full=0, empty=0
# [                  75][i=         14] winc=1, rinc=0, wdata=150, full=0, empty=0
# [                  86][i=         15] winc=0, rinc=1, wdata=150, full=0, empty=0
# [                  91][i=         16] winc=1, rinc=0, wdata=170, full=0, empty=0
# [                  92][i=         17] winc=0, rinc=0, wdata=170, full=0, empty=0
# [                  95][i=         18] winc=1, rinc=0, wdata=190, full=0, empty=0
# [                  96][i=         19] winc=0, rinc=0, wdata=190, full=0, empty=0
# ** Note: $finish    : tb.sv(75)
#    Time: 96 ns  Iteration: 0  Instance: /top
# End time: 20:32:07 on Jun 02,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
