19:27:31 **** Incremental Build of configuration Debug for project MEC_HLS_Impl_1_1_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 53064 C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/MEC_HSL_impl_V1_1.xpfm standalone_psu_cortexa53_0 C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1_system/Debug/system.bif
sdcard_gen --xpfm C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/MEC_HSL_impl_V1_1.xpfm --sys_config MEC_HSL_impl_V1_1 --bif C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1_system/Debug/system.bif --bitstream C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit --elf C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf,psu_cortexa53_0
creating BOOT.BIN using C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
Running G:/dev_tools/xilinx/Vitis/2021.1/bin/bootgen -arch zynqmp -image C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

19:27:36 Build Finished (took 4s.926ms)

