+++
title = "Enumeration"
author = ["Kiran"]
date = 2024-07-02T15:05:00-04:00
tags = ["sv"]
draft = false
css = "../../zcustom.css"
+++

[Source](https://github.com/24x7fpga/SystemVerilog_Verification/blob/main/sv_verification/type_enum/tb_type_enum.sv) -- [SV Verification Directory]({{< relref "2024_06_27_16_53_00_sv_verification_directory.md" >}})


## Enumeration {#enumeration}

In Verilog, it is possible to declare user-defined types using a define macro, shown below:

```verilog
`define TYPE1 8
`define TYPE2 32
```

This does not create a new type but just performance text substitution. In SystemVerilog, a new type can be created with the following code:

```verilog
typedef logic [Size-1:0] VAR_T;
VAR_T var1, var2;
```

The typedef and parameter statements can be put in a package so they can be shared across the design and testbench. A good use for a user-defined type is an associative array, which must be declared with an index.


### Enum Data Type {#enum-data-type}

An enum data type defines a set of named values. The enumerated type declaration contains a list of constant names and one or more variables.

Example of  a enum data type is shown below:

```verilog
enum {apple, banana, peach, orange} fruits_t;
fruits_t fruit;
```

Combining typedef with enum allows the user to define easily readable data types.

Example of enumeration in SystemVerilog is given below:

```verilog
module type_enum ();

  typedef enum {apple, banana, peach, orange, berry} fruits_t;

  fruits_t fruits;

  initial begin
    //fruits.first();
    $display("--------------  Enumeration   --------------");
    for(int i = 0; i < fruits.num(); i++)begin
      $display(" \t fruits[%0d] = %0s", fruits , fruits.name);
      fruits = fruits.next();
    end
  end

endmodule
```

[Execute the example in EDA Playground](https://www.edaplayground.com/x/RvD7)
