/*

Xilinx Vivado v2018.3 (64-bit) [Major: 2018, Minor: 3]
SW Build: 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build: 2404404 on Fri Dec  7 01:43:56 MST 2018

Process ID (PID): 6176
License: Customer

Current time: 	Fri Jun 04 21:29:08 CEST 2021
Time zone: 	Central European Standard Time (Europe/Belgrade)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 12

Screen size: 1920x1080
Screen resolution (DPI): 120
Available screens: 2
Available disk space: 102 GB
Default font: family=Segoe UI,name=Segoe UI,style=plain,size=15

Java version: 	9.0.4 64-bit
Java home: 	E:/Vivado_2018_3/Vivado/2018.3/tps/win64/jre9.0.4
Java executable location: 	E:/Vivado_2018_3/Vivado/2018.3/tps/win64/jre9.0.4/bin/java.exe
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 3 GB


User name: 	Vrael
User home directory: C:/Users/Vrael
User working directory: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module
User country: 	PL
User language: 	pl
User locale: 	pl_PL

RDI_BASEROOT: E:/Vivado_2018_3/Vivado
HDI_APPROOT: E:/Vivado_2018_3/Vivado/2018.3
RDI_DATADIR: E:/Vivado_2018_3/Vivado/2018.3/data
RDI_BINDIR: E:/Vivado_2018_3/Vivado/2018.3/bin

Vivado preferences file location: C:/Users/Vrael/AppData/Roaming/Xilinx/Vivado/2018.3/vivado.xml
Vivado preferences directory: C:/Users/Vrael/AppData/Roaming/Xilinx/Vivado/2018.3/
Vivado layouts directory: C:/Users/Vrael/AppData/Roaming/Xilinx/Vivado/2018.3/layouts
PlanAhead jar file location: 	E:/Vivado_2018_3/Vivado/2018.3/lib/classes/planAhead.jar
Vivado log file location: 	C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/vivado.log
Vivado journal file location: 	C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/vivado.jou
Engine tmp dir: 	C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/.Xil/Vivado-6176-DESKTOP-DJCF65G

Xilinx Environment Variables
----------------------------
XILINX: E:/Vivado_2018_3/Vivado/2018.3/ids_lite/ISE
XILINX_DSP: E:/Vivado_2018_3/Vivado/2018.3/ids_lite/ISE
XILINX_PLANAHEAD: E:/Vivado_2018_3/Vivado/2018.3
XILINX_SDK: E:/Vivado_2018_3/SDK/2018.3
XILINX_VIVADO: E:/Vivado_2018_3/Vivado/2018.3
XILINX_VIVADO_HLS: E:/Vivado_2018_3/Vivado/2018.3


GUI allocated memory:	128 MB
GUI max memory:		3,072 MB
Engine allocated memory: 572 MB

Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// bx (cp):  Open Project : addNotify
// Opening Vivado Project: C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.xpr. Version: Vivado v2018.3 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: open_project C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.xpr 
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 588 MB. GUI used memory: 51 MB. Current time: 6/4/21, 9:29:10 PM CEST
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// [GUI Memory]: 109 MB (+112262kb) [00:00:11]
// [Engine Memory]: 637 MB (+516794kb) [00:00:11]
// WARNING: HEventQueue.dispatchEvent() is taking  3108 ms.
// Tcl Message: open_project C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.xpr 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'. INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado_2018_3/Vivado/2018.3/data/ip'. 
// Tcl Message: open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 695.504 ; gain = 113.359 
// Project name: fft_module; location: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module; part: xc7z020clg484-1
// [Engine Memory]: 697 MB (+29224kb) [00:00:15]
// [GUI Memory]: 117 MB (+2023kb) [00:00:15]
dismissDialog("Open Project"); // bx (cp)
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 85 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rearrange_zero_padd (rearrange_zero_padd.sv)]", 5, false); // B (D, cp)
// Elapsed time: 22 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Create Block Design]", 6, false); // u (Q, cp)
// Run Command: PAResourceCommand.PACommandNames_CREATE_NEW_DIAGRAM
// aF (cp): Create Block Design: addNotify
setText(PAResourceAtoD.CreateNewDiagramDialog_DESIGN_NAME, (String) null); // Y (Q, aF)
// [GUI Memory]: 129 MB (+6847kb) [00:02:36]
// Elapsed time: 48 seconds
setText(PAResourceAtoD.CreateNewDiagramDialog_DESIGN_NAME, "FFT_Zynq"); // Y (Q, aF)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aF)
// 'J' command handler elapsed time: 58 seconds
dismissDialog("Create Block Design"); // aF (cp)
// TclEventType: LOAD_FEATURE
// Tcl Message: create_bd_design "FFT_Zynq" 
// bx (cp):  Create Block Design : addNotify
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_OPEN_DIAGRAM
// [Engine Memory]: 737 MB (+4972kb) [00:03:02]
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  
// HMemoryUtils.trashcanNow. Engine heap size: 770 MB. GUI used memory: 70 MB. Current time: 6/4/21, 9:32:05 PM CEST
// TclEventType: RSB_OPEN_DIAGRAM
// [Engine Memory]: 795 MB (+22392kb) [00:03:07]
// WARNING: HEventQueue.dispatchEvent() is taking  1218 ms.
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// Tcl Message: create_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 819.672 ; gain = 66.809 
dismissDialog("Create Block Design"); // bx (cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectButton(PAResourceQtoS.SystemBuilderView_ADD_IP, (String) null); // B (gQ, cp)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "zy"); // OverlayTextField (ay, ResizableWindow)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "zyn"); // OverlayTextField (ay, ResizableWindow)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "zynq"); // OverlayTextField (ay, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "ZYNQ7 Processing System", 0, "ZYNQ7 Processing System", 0, false); // O (Q, ResizableWindow)
// Elapsed time: 12 seconds
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "fft"); // OverlayTextField (ay, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_ip_v1.0", 1, "fft_ip_v1.0", 0, false); // O (Q, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_ip_v1.0", 1, "fft_ip_v1.0", 0, false); // O (Q, ResizableWindow)
// TclEventType: LOAD_FEATURE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:user:fft_ip:1.0 fft_ip_0 
// Tcl Message: endgroup 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// Tcl Message: delete_bd_objs [get_bd_cells fft_ip_0] 
// Elapsed time: 22 seconds
selectButton(PAResourceQtoS.SystemBuilderView_ADD_IP, (String) null); // B (gQ, cp)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "fft"); // OverlayTextField (ay, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Fast Fourier Transform", 0, "Fast Fourier Transform", 0, false); // O (Q, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_ip_v1.0", 1, "fft_ip_v1.0", 0, false); // O (Q, ResizableWindow)
// Elapsed time: 16 seconds
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_ip_v1.0", 1, "fft_ip_v1.0", 0, false); // O (Q, ResizableWindow)
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:user:fft_ip:1.0 fft_ip_0 
// Tcl Message: endgroup 
// Elapsed time: 73 seconds
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "f"); // OverlayTextField (ay, ResizableWindow)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// Tcl Message: delete_bd_objs [get_bd_cells fft_ip_0] 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, IP Catalog]", 4, false); // u (Q, cp)
// Run Command: PAResourceCommand.PACommandNames_CORE_GEN
// bx (SwingUtilities.SharedOwnerFrame):  Open IP Catalog : addNotify
dismissDialog("Open IP Catalog"); // bx (SwingUtilities.SharedOwnerFrame)
collapseTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "User Repository ;  ;  ;  ; ", 0); // O (Q, cp)
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "User Repository ;  ;  ;  ; ", 0); // O (Q, cp)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI Peripheral ;  ;  ;  ; ", 1, "AXI Peripheral", 0, true); // O (Q, cp) - Node
// [Engine Memory]: 865 MB (+31919kb) [00:05:44]
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI Peripheral ;  ;  ;  ; ", 1); // O (Q, cp)
// HMemoryUtils.trashcanNow. Engine heap size: 865 MB. GUI used memory: 77 MB. Current time: 6/4/21, 9:34:45 PM CEST
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "User Repository ;  ;  ;  ; ", 0, "User Repository", 0, true); // O (Q, cp) - Node
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_ip_v1.0 ; AXI4-Stream ; Pre-Production ; Included ; xilinx.com:user:fft_ip:1.0", 2, "fft_ip_v1.0", 0, false); // O (Q, cp)
// Elapsed time: 30 seconds
selectButton(RDIResource.AbstractSearchablePanel_SHOW_SEARCH, "IP Catalog_search"); // u (f, cp): FALSE
selectButton(RDIResource.AbstractSearchablePanel_SHOW_SEARCH, "IP Catalog_search"); // u (f, cp): TRUE
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "User Repository ;  ;  ;  ; ", 0, "User Repository", 0, true); // O (Q, cp) - Node
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "User Repository ;  ;  ;  ; ", 0, "User Repository", 0, true, false, false, false, true, false); // O (Q, cp) - Popup Trigger - Node
selectMenuItem(PAResourceAtoD.CoreAndInterfacesBaseTreeTablePanel_REFRESH_ALL_REPOSITORIES, "Refresh All Repositories"); // af (al, cp)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog -rebuild 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'. 
// bx (cp):  Refresh All IP Repositories : addNotify
dismissDialog("Refresh All IP Repositories"); // bx (cp)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_ip_v1.0 ; AXI4-Stream ; Pre-Production ; Included ; xilinx.com:user:fft_ip:1.0", 2, "fft_ip_v1.0", 0, false); // O (Q, cp)
// [GUI Memory]: 137 MB (+1472kb) [00:06:37]
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "User Repository ;  ;  ;  ; ", 0, "User Repository", 0, true); // O (Q, cp) - Node
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "User Repository ;  ;  ;  ; ", 0, "User Repository", 0, true, false, false, false, true, false); // O (Q, cp) - Popup Trigger - Node
selectMenuItem(PAResourceAtoD.CoreTreeTablePanel_ADD_IP_TO_REPOSITORY, "Add IP to Repository..."); // af (al, cp)
// Elapsed time: 19 seconds
setFileChooser("C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_core_rg_1.0/component.xml");
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// bx (cp):  Add IP : addNotify
// Tcl Message: update_ip_catalog -add_ip C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_core_rg_1.0/component.xml -repo_path c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0 
// Tcl Message: INFO: [IP_Flow 19-1655] Copied IP 'xilinx.com:user:fft_ip_core_rg:1.0' into repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0' at c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0/fft_ip_core_rg_1. INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0' 
dismissDialog("Add IP"); // bx (cp)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_ip_core_rg_v1.0 ; AXI4-Stream ; Pre-Production ; Included ; xilinx.com:user:fft_ip_core_rg:1.0", 2, "fft_ip_core_rg_v1.0", 0, false); // O (Q, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System", 0); // k (j, cp)
selectButton(PAResourceQtoS.SystemBuilderView_ADD_IP, (String) null); // B (gQ, cp)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_ip_core_rg_v1.0", 99, "fft_ip_core_rg_v1.0", 0, false); // O (Q, ResizableWindow)
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:user:fft_ip_core_rg:1.0 fft_ip_core_rg_0 
// Tcl Message: endgroup 
// Tcl Command: 'set_property location {1 202 66} [get_bd_cells fft_ip_core_rg_0]'
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: set_property location {1 202 66} [get_bd_cells fft_ip_core_rg_0] 
// Elapsed time: 12 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 296, 79, 1192, 513, false, false, false, true, false); // fS (k, cp) - Popup Trigger
selectButton(PAResourceQtoS.SystemBuilderView_ADD_IP, "System_RSB_ADD_IP"); // B (f, cp)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "zy"); // OverlayTextField (ay, ResizableWindow)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "zynq"); // OverlayTextField (ay, ResizableWindow)
// Elapsed time: 30 seconds
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "pio"); // OverlayTextField (ay, ResizableWindow)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "gpio"); // OverlayTextField (ay, ResizableWindow)
// Elapsed time: 17 seconds
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "zy"); // OverlayTextField (ay, ResizableWindow)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "zynq"); // OverlayTextField (ay, ResizableWindow)
applyEnter(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, (String) null); // O (Q, ResizableWindow)
// bx (cp):  Add IP : addNotify
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: endgroup 
dismissDialog("Add IP"); // bx (cp)
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_BLOCK_AUTOMATION, "Run Block Automation"); // h (ct, cp)
// w (cp): Run Block Automation: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (w)
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Run Block Automation"); // w (cp)
// bx (cp):  Run Block Automation : addNotify
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0] 
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Run Block Automation"); // bx (cp)
// Elapsed time: 11 seconds
selectButton(PAResourceQtoS.SystemBuilderView_ADD_IP, "System_RSB_ADD_IP"); // B (f, cp)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "zy"); // OverlayTextField (ay, ResizableWindow)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "zynq"); // OverlayTextField (ay, ResizableWindow)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "zyn"); // OverlayTextField (ay, ResizableWindow)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "zy"); // OverlayTextField (ay, ResizableWindow)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "gpio"); // OverlayTextField (ay, ResizableWindow)
applyEnter(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, (String) null); // O (Q, ResizableWindow)
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 
// Tcl Message: endgroup 
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_CONNECTION_AUTOMATION, "Run Connection Automation"); // h (ct, cp)
// w (cp): Run Connection Automation: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 910 MB. GUI used memory: 86 MB. Current time: 6/4/21, 9:38:10 PM CEST
selectCheckBoxTree(PAResourceAtoD.ApplyRSBMultiAutomationDialog_CHECKBOX_TREE, "[All Automation (0 out of 2 selected), axi_gpio_0, S_AXI]", 3, false, false, ui.utils.TriState.False); // K (Q, w)
selectCheckBoxTree(PAResourceAtoD.ApplyRSBMultiAutomationDialog_CHECKBOX_TREE, "[All Automation (2 out of 2 selected)]", 0, true, true, ui.utils.TriState.True); // K (Q, w) - Node
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (w)
// [Engine Memory]: 911 MB (+2220kb) [00:09:15]
dismissDialog("Run Connection Automation"); // w (cp)
// TclEventType: XGUI_UPDATE_GUI_ELEMENT
// bx (cp):  Run Connection Automation : addNotify
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: startgroup 
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI] 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: XGUI_UPDATE_GUI_ELEMENT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: XGUI_RESET_GUI_ELEMENT
// Tcl Message: INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI 
// Tcl Message: </axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000 [ 64K ]> 
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_5bits ( Push buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO] 
// Tcl Message: INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0] INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE btns_5bits [get_bd_cells /axi_gpio_0] INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 btns_5bits INFO: [board_rule 100-100] connect_bd_intf_net /btns_5bits /axi_gpio_0/GPIO 
// Tcl Message: endgroup 
dismissDialog("Run Connection Automation"); // bx (cp)
// Elapsed time: 34 seconds
selectButton(PAResourceQtoS.SystemBuilderView_ADD_IP, "System_RSB_ADD_IP"); // B (f, cp)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "dma"); // OverlayTextField (ay, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI Direct Memory Access", 1, "AXI Direct Memory Access", 0, false); // O (Q, ResizableWindow)
// [GUI Memory]: 145 MB (+734kb) [00:10:02]
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells ps7_0_axi_periph] 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_cells rst_ps7_0_100M] 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_cells axi_gpio_0] 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// HMemoryUtils.trashcanNow. Engine heap size: 939 MB. GUI used memory: 89 MB. Current time: 6/4/21, 9:39:15 PM CEST
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0] 
// Elapsed time: 18 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 731, 328, 1192, 513, false, false, false, true, false); // fS (k, cp) - Popup Trigger
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: delete_bd_objs [get_bd_intf_ports btns_5bits] 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_ports DDR] 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_ports FIXED_IO] 
selectButton(PAResourceCommand.PACommandNames_ZOOM_FIT, "System_zoom_fit"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_FIT
// Elapsed time: 39 seconds
selectButton(PAResourceQtoS.SystemBuilderView_ADD_IP, "System_RSB_ADD_IP"); // B (f, cp)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "dma"); // OverlayTextField (ay, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI Direct Memory Access", 1, "AXI Direct Memory Access", 0, false); // O (Q, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI Direct Memory Access", 1, "AXI Direct Memory Access", 0, false); // O (Q, ResizableWindow)
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0 
// Tcl Message: endgroup 
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 758, 88, 1192, 513, false, false, false, true, false); // fS (k, cp) - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // ac (al, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // ac (al, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // ac (al, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // ac (al, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // ac (al, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // ac (al, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC, "Customize Block..."); // af (al, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
// r (cp): Re-customize IP: addNotify
// [Engine Memory]: 956 MB (+372kb) [00:11:24]
// Elapsed time: 25 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (r)
dismissDialog("Re-customize IP"); // r (cp)
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_CONNECTION_AUTOMATION, "Run Connection Automation"); // h (ct, cp)
// w (cp): Run Connection Automation: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (w)
dismissDialog("Run Connection Automation"); // w (cp)
// TclEventType: XGUI_UPDATE_GUI_ELEMENT
// bx (cp):  Run Connection Automation : addNotify
// TclEventType: REPORT_IP_STATUS_STALE
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// [GUI Memory]: 152 MB (+454kb) [00:11:57]
// TclEventType: XGUI_RESET_GUI_ELEMENT
// Tcl Message: INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI 
// Tcl Message: </axi_dma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40400000 [ 64K ]> 
dismissDialog("Run Connection Automation"); // bx (cp)
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_BLOCK_AUTOMATION, "Run Block Automation"); // h (ct, cp)
// w (cp): Run Block Automation: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (w)
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Run Block Automation"); // w (cp)
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0] 
// Elapsed time: 82 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 561, 79, 1192, 513, false, false, false, true, false); // fS (k, cp) - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // ac (al, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // ac (al, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // ac (al, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // ac (al, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // ac (al, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // ac (al, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // ac (al, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // ac (al, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceCommand.PACommandNames_SHOW_PRODUCT_WEBPAGE_SRC, "View Product Webpage"); // af (cp, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_SHOW_PRODUCT_WEBPAGE_SRC
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins fft_ip_core_rg_0/S00_AXIS] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_intf_net [get_bd_intf_pins fft_ip_core_rg_0/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] 
// Elapsed time: 164 seconds
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_CONNECTION_AUTOMATION, "Run Connection Automation"); // h (ct, cp)
// w (cp): Run Connection Automation: addNotify
selectCheckBoxTree(PAResourceAtoD.ApplyRSBMultiAutomationDialog_CHECKBOX_TREE, "[All Automation (2 out of 2 selected), fft_ip_core_rg_0]", 1, true, true, ui.utils.TriState.True); // K (Q, w) - Node
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (w)
dismissDialog("Run Connection Automation"); // w (cp)
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: startgroup 
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins fft_ip_core_rg_0/m00_axis_aclk] 
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins fft_ip_core_rg_0/s00_axis_aclk] 
// Tcl Message: endgroup 
// Elapsed time: 141 seconds
selectTab((HResource) null, (HResource) null, "Sources", 0); // aI (aF, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq (FFT_Zynq.bd)]", 3, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq (FFT_Zynq.bd)]", 3, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // af (al, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_CREATE_TOP_HDL
// a (cp): Create HDL Wrapper: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (a)
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Create HDL Wrapper"); // a (cp)
// Tcl Message: make_wrapper -files [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] -top 
// Tcl Message: ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source:  /axi_dma_0/m_axi_sg_aclk  ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd  
// Tcl Message: ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors. (Error Opening Composite File)'
// a (cp): Critical Messages: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 959 MB. GUI used memory: 95 MB. Current time: 6/4/21, 9:47:50 PM CEST
selectButton("PAResourceAtoD.CompositeBaseCommandHandler_ERROR_OPENING_COMPOSITE_FILE_OK", "OK"); // JButton (C, I)
dismissDialog("Critical Messages"); // a (cp)
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins axi_dma_0/m_axi_sg_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0] 
// Elapsed time: 53 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq (FFT_Zynq.bd)]", 3, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq (FFT_Zynq.bd)]", 3, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // af (al, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_CREATE_TOP_HDL
// a (cp): Create HDL Wrapper: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (a)
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Create HDL Wrapper"); // a (cp)
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// bx (cp):  Create HDL Wrapper : addNotify
// Tcl Message: make_wrapper -files [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] -top 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  Wrote  : <C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/ui/bd_4e94936d.ui>  VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/sim/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hdl/FFT_Zynq_wrapper.v 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hdl/FFT_Zynq_wrapper.v 
dismissDialog("Create HDL Wrapper"); // bx (cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v)]", 3, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v)]", 3, true, false, false, false, true, false); // B (D, cp) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // af (al, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top FFT_Zynq_wrapper [current_fileset] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (Q, cp)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cp): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (cp):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A (cp)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (cp): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cw' command handler elapsed time: 4 seconds
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Launch Runs"); // f (cp)
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// bx (cp):  Generate Bitstream : addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 992 MB. GUI used memory: 93 MB. Current time: 6/4/21, 9:49:30 PM CEST
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 6 
// Tcl Message: INFO: [BD 41-1662] The design 'FFT_Zynq.bd' is already validated. Therefore parameter propagation will not be re-run. 
// Tcl Message: VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/sim/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hdl/FFT_Zynq_wrapper.v 
// Tcl Message: ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s). ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'fft_ip_core_rg_0'. Failed to generate 'Verilog Synthesis' outputs:  ERROR: [IP_Flow 19-98] Generation of the IP CORE failed. Failed to generate IP 'fft_ip_core_rg_0'. Failed to generate 'Verilog Synthesis' outputs:  ERROR: [BD 41-1030] Generation failed for the IP Integrator block fft_ip_core_rg_0  
// [Engine Memory]: 1,025 MB (+21779kb) [00:20:37]
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc . 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M . 
// Tcl Message: Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq.hwh Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq_bd.tcl Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.hwdef 
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.  
// aX (cp): Launch Run Critical Messages: addNotify
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 23 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (aX)
dismissDialog("Launch Run Critical Messages"); // aX (cp)
selectTab((HResource) null, (HResource) null, "Messages", 1); // aI (aF, cp)
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, false); // g (aR, cp): FALSE
selectCheckBox(PAResourceItoN.MsgView_INFORMATION_MESSAGES, (String) null, false); // g (aR, cp): FALSE
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (f, cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (Q, cp)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cp): No Implementation Results Available: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (cp):  Resetting Runs : addNotify
// f (cp): Launch Runs: addNotify
dismissDialog("No Implementation Results Available"); // A (cp)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Launch Runs"); // f (cp)
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// bx (cp):  Generate Bitstream : addNotify
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 1,055 MB. GUI used memory: 94 MB. Current time: 6/4/21, 9:50:05 PM CEST
// TclEventType: FILE_SET_CHANGE
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 6 
// Tcl Message: INFO: [BD 41-1662] The design 'FFT_Zynq.bd' is already validated. Therefore parameter propagation will not be re-run. 
// Tcl Message: VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/sim/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hdl/FFT_Zynq_wrapper.v 
// Tcl Message: ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s). ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'fft_ip_core_rg_0'. Failed to generate 'Verilog Synthesis' outputs:  ERROR: [IP_Flow 19-98] Generation of the IP CORE failed. Failed to generate IP 'fft_ip_core_rg_0'. Failed to generate 'Verilog Synthesis' outputs:  ERROR: [BD 41-1030] Generation failed for the IP Integrator block fft_ip_core_rg_0  
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc . INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M . 
// Tcl Message: Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq.hwh Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq_bd.tcl Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.hwdef 
// Tcl Message: ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.  
// aX (cp): Launch Run Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (aX)
dismissDialog("Launch Run Critical Messages"); // aX (cp)
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 1,182 MB (+110575kb) [00:21:11]
// HMemoryUtils.trashcanNow. Engine heap size: 1,629 MB. GUI used memory: 94 MB. Current time: 6/4/21, 9:50:20 PM CEST
// [Engine Memory]: 1,629 MB (+407346kb) [00:21:20]
// Elapsed time: 13 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v)]", 2); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v)]", 4); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_ip_core_rg_0 : FFT_Zynq_fft_ip_core_rg_0_0 (FFT_Zynq_fft_ip_core_rg_0_0.xci)]", 6, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_ip_core_rg_0 : FFT_Zynq_fft_ip_core_rg_0_0 (FFT_Zynq_fft_ip_core_rg_0_0.xci)]", 6, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_IMPORT_ALL_SRCS, "Copy All Files Into Project"); // af (al, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_IMPORT_ALL_SRCS
// Tcl Message: import_files 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v)]", 2, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v)]", 2, true, false, false, false, true, false); // B (D, cp) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, Popup.HeavyWeightWindow)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceCommand.PACommandNames_IMPORT_ALL_SRCS, "Copy All Files Into Project"); // af (al, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_IMPORT_ALL_SRCS
// Tcl Message: import_files 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (Q, cp)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cp): No Implementation Results Available: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (cp):  Resetting Runs : addNotify
// f (cp): Launch Runs: addNotify
dismissDialog("No Implementation Results Available"); // A (cp)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Launch Runs"); // f (cp)
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// bx (cp):  Generate Bitstream : addNotify
// TclEventType: FILE_SET_CHANGE
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 6 
// Tcl Message: INFO: [BD 41-1662] The design 'FFT_Zynq.bd' is already validated. Therefore parameter propagation will not be re-run. 
// Tcl Message: VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/sim/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hdl/FFT_Zynq_wrapper.v 
// Tcl Message: ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s). ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'fft_ip_core_rg_0'. Failed to generate 'Verilog Synthesis' outputs:  ERROR: [IP_Flow 19-98] Generation of the IP CORE failed. Failed to generate IP 'fft_ip_core_rg_0'. Failed to generate 'Verilog Synthesis' outputs:  ERROR: [BD 41-1030] Generation failed for the IP Integrator block fft_ip_core_rg_0  
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc . INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M . 
// Tcl Message: Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq.hwh Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq_bd.tcl Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.hwdef 
// Tcl Message: ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.  
// aX (cp): Launch Run Critical Messages: addNotify
// TclEventType: FILE_SET_CHANGE
dismissDialog("Launch Run Critical Messages"); // aX (cp)
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, FFT_Zynq, General Messages, [BD 41-1030] Generation failed for the IP Integrator block fft_ip_core_rg_0 . ]", 7); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, FFT_Zynq, General Messages, [BD 41-1030] Generation failed for the IP Integrator block fft_ip_core_rg_0 . , [BD 41-1030] Generation failed for the IP Integrator block fft_ip_core_rg_0 . ]", 8, false); // ah (Q, cp)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "bd_cell;-;/fft_ip_core_rg_0;-;FFT_Zynq;-;4;-;"); // ah (Q, cp)
// Elapsed time: 16 seconds
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, FFT_Zynq, General Messages, [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'fft_ip_core_rg_0'. Failed to generate 'Verilog Synthesis' outputs: . ]", 5); // ah (Q, cp)
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, FFT_Zynq, General Messages, [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'fft_ip_core_rg_0'. Failed to generate 'Verilog Synthesis' outputs: . ]", 5); // ah (Q, cp)
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, FFT_Zynq, General Messages, [IP_Flow 19-98] Generation of the IP CORE failed.. Failed to generate IP 'fft_ip_core_rg_0'. Failed to generate 'Verilog Synthesis' outputs: . ]", 6); // ah (Q, cp)
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, FFT_Zynq, General Messages, [IP_Flow 19-98] Generation of the IP CORE failed.. Failed to generate IP 'fft_ip_core_rg_0'. Failed to generate 'Verilog Synthesis' outputs: . ]", 6); // ah (Q, cp)
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, FFT_Zynq, General Messages, [IP_Flow 19-157] Failed to copy file from 'c:/Users/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/src/Main_Module.sv' to 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/src/Main_Module.sv'.. ]", 3); // ah (Q, cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,694 MB. GUI used memory: 94 MB. Current time: 6/4/21, 9:51:25 PM CEST
// Elapsed time: 58 seconds
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, FFT_Zynq, General Messages, [IP_Flow 19-157] Failed to copy file from 'c:/Users/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/src/Main_Module.sv' to 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/src/Main_Module.sv'.. ]", 3); // ah (Q, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "IP Catalog", 1); // k (j, cp)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_ip_core_rg_v1.0 ; AXI4-Stream ; Pre-Production ; Included ; xilinx.com:user:fft_ip_core_rg:1.0", 2, "fft_ip_core_rg_v1.0", 0, false); // O (Q, cp)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_ip_core_rg_v1.0 ; AXI4-Stream ; Pre-Production ; Included ; xilinx.com:user:fft_ip_core_rg:1.0", 2, "fft_ip_core_rg_v1.0", 0, false, false, false, false, true, false); // O (Q, cp) - Popup Trigger
// Elapsed time: 11 seconds
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd)]", 3); // B (D, cp)
// Elapsed time: 14 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v)]", 2, true); // B (D, cp) - Node
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_ip_core_rg_v1.0 ; AXI4-Stream ; Pre-Production ; Included ; xilinx.com:user:fft_ip_core_rg:1.0", 2, "fft_ip_core_rg_v1.0", 0, false); // O (Q, cp)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_ip_core_rg_v1.0 ; AXI4-Stream ; Pre-Production ; Included ; xilinx.com:user:fft_ip_core_rg:1.0", 2, "fft_ip_core_rg_v1.0", 0, false, false, false, false, true, false); // O (Q, cp) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_CUSTOMIZE_CORE, "Customize IP..."); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_CORE
selectButton("PAResourceAtoD.CustomizeCore_ADD_IP_TO_BLOCK_DESIGN_OR_CUSTOMIZE_Cancel", "Cancel"); // JButton (C, I)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System", 0); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Address Editor", 2); // k (j, cp)
expandTreeTable(PAResourceAtoD.AddressTreeTablePanel_ADDRESS_TREE_TABLE, "axi_dma_0 ;  ;  ;  ;  ; ", 2); // g (Q, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Address Editor", 2); // k (j, cp)
closeView(PAResourceOtoP.PAViews_ADDRESS_EDITOR, "Address Editor"); // c
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System", 0); // k (j, cp)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_DELETE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: delete_bd_objs [get_bd_intf_nets fft_ip_core_rg_0_M00_AXIS] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_cells fft_ip_core_rg_0] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_DELETE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// Tcl Message: delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells processing_system7_0] 
// TclEventType: FILE_SET_DELETE
// TclEventType: FILE_SET_CHANGE
// bx (cp):  Confirm Delete : addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// Elapsed time: 267 seconds
dismissDialog("Confirm Delete"); // bx (cp)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_DELETE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells axi_dma_0] 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RUN_DELETE
// TclEventType: FILE_SET_CHANGE
// bx (cp):  Confirm Delete : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: delete_bd_objs [get_bd_cells rst_ps7_0_100M] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
dismissDialog("Confirm Delete"); // bx (cp)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_DELETE
// TclEventType: FILE_SET_CHANGE
// bx (cp):  Confirm Delete : addNotify
// Tcl Message: delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_cells ps7_0_axi_periph] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_DELETE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Confirm Delete"); // bx (cp)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: delete_bd_objs [get_bd_intf_ports FIXED_IO] 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: delete_bd_objs [get_bd_intf_ports DDR] 
// Elapsed time: 14 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, IP Catalog]", 4, false); // u (Q, cp)
// Run Command: PAResourceCommand.PACommandNames_CORE_GEN
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_ip_core_rg_v1.0 ; AXI4-Stream ; Pre-Production ; Included ; xilinx.com:user:fft_ip_core_rg:1.0", 2, "fft_ip_core_rg_v1.0", 0, false); // O (Q, cp)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_ip_core_rg_v1.0 ; AXI4-Stream ; Pre-Production ; Included ; xilinx.com:user:fft_ip_core_rg:1.0", 2, "fft_ip_core_rg_v1.0", 0, false, false, false, false, true, false); // O (Q, cp) - Popup Trigger
selectMenuItem(PAResourceAtoD.CoreAndInterfacesBaseTreeTablePanel_REFRESH_ALL_REPOSITORIES, "Refresh All Repositories"); // af (al, cp)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog -rebuild 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'. 
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (f, cp)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_ip_core_rg_v1.0 ; AXI4-Stream ; Pre-Production ; Included ; xilinx.com:user:fft_ip_core_rg:1.0", 2, "fft_ip_core_rg_v1.0", 0, false); // O (Q, cp)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_ip_core_rg_v1.0 ; AXI4-Stream ; Pre-Production ; Included ; xilinx.com:user:fft_ip_core_rg:1.0", 2, "fft_ip_core_rg_v1.0", 0, false, false, false, false, true, false); // O (Q, cp) - Popup Trigger
// Elapsed time: 386 seconds
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_ip_v1.0 ; AXI4-Stream ; Pre-Production ; Included ; xilinx.com:user:fft_ip:1.0", 3, "fft_ip_v1.0", 0, false, false, false, false, true, false); // O (Q, cp) - Popup Trigger
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_ip_core_rg_v1.0 ; AXI4-Stream ; Pre-Production ; Included ; xilinx.com:user:fft_ip_core_rg:1.0", 2, "fft_ip_core_rg_v1.0", 0, false); // O (Q, cp)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_ip_core_rg_v1.0 ; AXI4-Stream ; Pre-Production ; Included ; xilinx.com:user:fft_ip_core_rg:1.0", 2, "fft_ip_core_rg_v1.0", 0, false, false, false, false, true, false); // O (Q, cp) - Popup Trigger
selectMenuItem(PAResourceAtoD.CoreAndInterfacesBaseTreeTablePanel_REFRESH_ALL_REPOSITORIES, "Refresh All Repositories"); // af (al, cp)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog -rebuild 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'. 
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_ip_core_rg_v1.0 ; AXI4-Stream ; Pre-Production ; Included ; xilinx.com:user:fft_ip_core_rg:1.0", 2, "fft_ip_core_rg_v1.0", 0, false); // O (Q, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System", 0); // k (j, cp)
selectButton(PAResourceQtoS.SystemBuilderView_ADD_IP, (String) null); // B (gQ, cp)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_ip_core_rg_v1.0", 99, "fft_ip_core_rg_v1.0", 0, false); // O (Q, ResizableWindow)
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:user:fft_ip_core_rg:1.0 fft_ip_core_rg_0 
// Tcl Message: endgroup 
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "zyn"); // OverlayTextField (ay, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "ZYNQ7 Processing System", 0, "ZYNQ7 Processing System", 0, false); // O (Q, ResizableWindow)
// bx (cp):  Add IP : addNotify
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: endgroup 
dismissDialog("Add IP"); // bx (cp)
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_BLOCK_AUTOMATION, "Run Block Automation"); // h (ct, cp)
// w (cp): Run Block Automation: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (w)
dismissDialog("Run Block Automation"); // w (cp)
selectButton(PAResourceQtoS.SystemBuilderView_ADD_IP, "System_RSB_ADD_IP"); // B (f, cp)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "dma"); // OverlayTextField (ay, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI Direct Memory Access", 1, "AXI Direct Memory Access", 0, false); // O (Q, ResizableWindow)
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0 
// Tcl Message: endgroup 
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_CONNECTION_AUTOMATION, "Run Connection Automation"); // h (ct, cp)
// w (cp): Run Connection Automation: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (w)
dismissDialog("Run Connection Automation"); // w (cp)
// TclEventType: XGUI_UPDATE_GUI_ELEMENT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// bx (cp):  Run Connection Automation : addNotify
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: XGUI_RESET_GUI_ELEMENT
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE] 
// Tcl Message: INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI 
// Tcl Message: </axi_dma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40400000 [ 64K ]> 
dismissDialog("Run Connection Automation"); // bx (cp)
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_BLOCK_AUTOMATION, "Run Block Automation"); // h (ct, cp)
// w (cp): Run Block Automation: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (w)
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Run Block Automation"); // w (cp)
// bx (cp):  Run Block Automation : addNotify
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0] 
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Run Block Automation"); // bx (cp)
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins fft_ip_core_rg_0/S00_AXIS] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_intf_net [get_bd_intf_pins fft_ip_core_rg_0/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] 
// Elapsed time: 16 seconds
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_CONNECTION_AUTOMATION, "Run Connection Automation"); // h (ct, cp)
// w (cp): Run Connection Automation: addNotify
selectCheckBoxTree(PAResourceAtoD.ApplyRSBMultiAutomationDialog_CHECKBOX_TREE, "[All Automation (2 out of 2 selected), fft_ip_core_rg_0]", 1, true, true, ui.utils.TriState.True); // K (Q, w) - Node
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (w)
dismissDialog("Run Connection Automation"); // w (cp)
// Tcl Message: startgroup 
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins fft_ip_core_rg_0/m00_axis_aclk] 
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins fft_ip_core_rg_0/s00_axis_aclk] 
// Tcl Message: endgroup 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins axi_dma_0/m_axi_sg_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0] 
// Run Command: PAResourceCommand.PACommandNames_SAVE_RSB_DESIGN
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// bx (cp):  Save Design : addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: save_bd_design 
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  Wrote  : <C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/ui/bd_4e94936d.ui>  
// Elapsed time: 11 seconds
dismissDialog("Save Design"); // bx (cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (Q, cp)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cp): No Implementation Results Available: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (cp):  Resetting Runs : addNotify
// f (cp): Launch Runs: addNotify
dismissDialog("No Implementation Results Available"); // A (cp)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Launch Runs"); // f (cp)
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// bx (cp):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 6 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/sim/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hdl/FFT_Zynq_wrapper.v 
// Tcl Message: ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s). ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'fft_ip_core_rg_0'. Failed to generate 'Verilog Synthesis' outputs:  ERROR: [IP_Flow 19-98] Generation of the IP CORE failed. Failed to generate IP 'fft_ip_core_rg_0'. Failed to generate 'Verilog Synthesis' outputs:  ERROR: [BD 41-1030] Generation failed for the IP Integrator block fft_ip_core_rg_0  
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 . 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq.hwh Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq_bd.tcl Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.hwdef 
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.  
// aX (cp): Launch Run Critical Messages: addNotify
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 22 seconds
dismissDialog("Launch Run Critical Messages"); // aX (cp)
// Elapsed time: 36 seconds
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // X (q, cp)
selectMenu(RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, "Custom Commands"); // ac (cp)
selectMenu(RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, "Custom Commands"); // ac (cp)
selectMenu(RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, "Custom Commands"); // ac (cp)
selectMenuItem(PAResourceCommand.PACommandNames_IP_PACKAGER_WIZARD, "Create and Package New IP..."); // af (cp)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // X (q, cp)
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER_WIZARD
// Q (cp): Create and Package New IP: addNotify
selectButton("NEXT", "Next >"); // JButton (j, Q)
selectRadioButton(PAResourceItoN.NewIpWizard_CREATE_NEW_AXI4_IP_CREATE_AXI4, "Create a new AXI4 peripheral. Create an AXI4 IP, driver, software test application, IP Integrator AXI4 VIP simulation and debug demonstration design."); // b (a, Q)
selectButton("NEXT", "Next >"); // JButton (j, Q)
setText(PAResourceItoN.NewIpWizard_NAME_MYIP, "fft_"); // Y (Q)
selectButton(PAResourceItoN.NewIpWizard_IP_DEFINITION_SOURCE_LOCATION, (String) null); // q (ak, Q)
// Elapsed time: 54 seconds
setFolderChooser("C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1");
selectButton("RDIResource.HFolderChooserHelpers_DIRECTORY_DOES_NOT_EXIST_OK_TO_CREATE_OK", "OK"); // JButton (C, J)
setText(PAResourceItoN.NewIpWizard_NAME_MYIP, "fft_butterlfy_ip"); // Y (Q)
selectButton("NEXT", "Next >"); // JButton (j, Q)
selectButton(PAResourceItoN.NewIpWizard_ADD_NEW_INTERFACE, (String) null); // k (f, Q)
selectTree(PAResourceItoN.NewIpWizard_INTERFACES_TREE, "[Interfaces, S00_AXI]", 1, false); // ax (C, Q)
selectComboBox(PAResourceItoN.NewIpWizard_INTERFACE_TYPE, "Stream", 2); // e (C, Q)
selectComboBox(PAResourceItoN.NewIpWizard_INTERFACE_MODE, "Slave", 1); // e (C, Q)
selectComboBox(PAResourceItoN.NewIpWizard_INTERFACE_MODE, "Master", 0); // e (C, Q)
selectTree(PAResourceItoN.NewIpWizard_INTERFACES_TREE, "[Interfaces, S01_AXI]", 2, false); // ax (C, Q)
selectTree(PAResourceItoN.NewIpWizard_INTERFACES_TREE, "[Interfaces, M00_AXIS]", 1, false); // ax (C, Q)
// Elapsed time: 29 seconds
selectTree(PAResourceItoN.NewIpWizard_INTERFACES_TREE, "[Interfaces, S01_AXI]", 2, false); // ax (C, Q)
selectComboBox(PAResourceItoN.NewIpWizard_INTERFACE_TYPE, "Stream", 2); // e (C, Q)
selectTree(PAResourceItoN.NewIpWizard_INTERFACES_TREE, "[Interfaces, M00_AXIS]", 1, false); // ax (C, Q)
selectTree(PAResourceItoN.NewIpWizard_INTERFACES_TREE, "[Interfaces, S00_AXIS]", 2, false); // ax (C, Q)
selectTree(PAResourceItoN.NewIpWizard_INTERFACES_TREE, "[Interfaces, M00_AXIS]", 1, false); // ax (C, Q)
selectTree(PAResourceItoN.NewIpWizard_INTERFACES_TREE, "[Interfaces, S00_AXIS]", 2, false); // ax (C, Q)
selectTree(PAResourceItoN.NewIpWizard_INTERFACES_TREE, "[Interfaces, M00_AXIS]", 1, false); // ax (C, Q)
selectTree(PAResourceItoN.NewIpWizard_INTERFACES_TREE, "[Interfaces, S00_AXIS]", 2, false); // ax (C, Q)
selectButton("NEXT", "Next >"); // JButton (j, Q)
selectRadioButton(PAResourceItoN.NewIpWizard_EDIT_IP, "Edit IP"); // a (Q)
selectButton("FINISH", "Finish"); // JButton (j, Q)
// 'q' command handler elapsed time: 128 seconds
dismissDialog("Create and Package New IP"); // Q (cp)
// Tcl Message: create_peripheral xilinx.com user fft_butterlfy_ip 1.0 -dir C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1 
// Tcl Message: add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core xilinx.com:user:fft_butterlfy_ip:1.0] 
// Tcl Message: add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core xilinx.com:user:fft_butterlfy_ip:1.0] 
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: generate_peripheral [ipx::find_open_core xilinx.com:user:fft_butterlfy_ip:1.0] 
// Tcl Message: write_peripheral [ipx::find_open_core xilinx.com:user:fft_butterlfy_ip:1.0] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// Tcl Message: set_property  ip_repo_paths  {C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0 C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0} [current_project] 
// TclEventType: CREATE_IP_CATALOG
// bx (cp):  Create Peripheral IP : addNotify
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog -rebuild 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'. 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name edit_fft_butterlfy_ip_v1_0 -directory C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1 c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/component.xml 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado_2018_3/Vivado/2018.3/data/ip'. 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  1461 ms.
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// [GUI Memory]: 166 MB (+5719kb) [00:40:02]
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'. INFO: [IP_Flow 19-795] Syncing license key meta-data 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// [GUI Memory]: 181 MB (+7127kb) [00:40:03]
dismissDialog("Create Peripheral IP"); // bx (cp)
// Tcl Message: ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design. 
// Tcl Message: ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. 
// Tcl Message: ERROR: [#UNDEF] Tcl Error in evaluating proc can_apply_rule : ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design. 
// Tcl Message: ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. 
// Tcl Message: ERROR: [#UNDEF] Tcl Error in evaluating proc can_apply_rule : ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design. 
// Tcl Message: ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 1); // B (D, cp)
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_M00_AXIS_inst : fft_butterlfy_ip_v1_0_M00_AXIS (fft_butterlfy_ip_v1_0_M00_AXIS.v)]", 2, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_M00_AXIS_inst : fft_butterlfy_ip_v1_0_M00_AXIS (fft_butterlfy_ip_v1_0_M00_AXIS.v)]", 2, false, false, false, false, false, true); // B (D, cp) - Double Click
selectCodeEditor("fft_butterlfy_ip_v1_0_M00_AXIS.v", 313, 146); // cl (w, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0_M00_AXIS.v", 313, 146, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fft_butterlfy_ip_v1_0_M00_AXIS.v", 188, 225); // cl (w, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0_M00_AXIS.v", 188, 225, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey((HResource) null, "fft_butterlfy_ip_v1_0_M00_AXIS.v", 'v'); // cl (w, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0_M00_AXIS.v", 307, 225); // cl (w, cp)
// Elapsed time: 11 seconds
selectCodeEditor("fft_butterlfy_ip_v1_0_M00_AXIS.v", 495, 220); // cl (w, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0_M00_AXIS.v", 495, 220, false, false, false, false, true); // cl (w, cp) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_M00_AXIS_inst : fft_butterlfy_ip_v1_0_M00_AXIS (fft_butterlfy_ip_v1_0_M00_AXIS.v)]", 2, false); // B (D, cp)
selectButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // q (ci, cp)
// Y (cp): Set Type: addNotify
selectComboBox(PAResourceQtoS.SrcFileTypeComboBox_SOURCE_FILE_TYPE, "SystemVerilog", 2); // cj (Q, Y)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (Y)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property file_type SystemVerilog [get_files  c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0_M00_AXIS.v] 
dismissDialog("Set Type"); // Y (cp)
selectCodeEditor("fft_butterlfy_ip_v1_0_M00_AXIS.v", 311, 137); // cl (w, cp)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 31 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_S00_AXIS_inst : fft_butterlfy_ip_v1_0_S00_AXIS (fft_butterlfy_ip_v1_0_S00_AXIS.v)]", 3, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_S00_AXIS_inst : fft_butterlfy_ip_v1_0_S00_AXIS (fft_butterlfy_ip_v1_0_S00_AXIS.v)]", 3, false, false, false, false, false, true); // B (D, cp) - Double Click
selectCodeEditor("fft_butterlfy_ip_v1_0_S00_AXIS.v", 271, 196); // cl (w, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_M00_AXIS_inst : xil_defaultlib.fft_butterlfy_ip_v1_0_M00_AXIS]", 2, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_M00_AXIS_inst : xil_defaultlib.fft_butterlfy_ip_v1_0_M00_AXIS]", 2, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_S00_AXIS_inst : fft_butterlfy_ip_v1_0_S00_AXIS (fft_butterlfy_ip_v1_0_S00_AXIS.v)]", 3, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_M00_AXIS_inst : xil_defaultlib.fft_butterlfy_ip_v1_0_M00_AXIS]", 2, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_M00_AXIS_inst : xil_defaultlib.fft_butterlfy_ip_v1_0_M00_AXIS]", 2, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fft_butterlfy_ip_v1_0_M00_AXIS.v", 2); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fft_butterlfy_ip_v1_0_S00_AXIS.v", 3); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fft_butterlfy_ip_v1_0_M00_AXIS.v", 2); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fft_butterlfy_ip_v1_0_S00_AXIS.v", 3); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fft_butterlfy_ip_v1_0_M00_AXIS.v", 2); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fft_butterlfy_ip_v1_0_S00_AXIS.v", 3); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fft_butterlfy_ip_v1_0_M00_AXIS.v", 2); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fft_butterlfy_ip_v1_0_S00_AXIS.v", 3); // k (j, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0_S00_AXIS.v", 99, 72); // cl (w, cp)
typeControlKey((HResource) null, "fft_butterlfy_ip_v1_0_S00_AXIS.v", 'c'); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fft_butterlfy_ip_v1_0_M00_AXIS.v", 2); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fft_butterlfy_ip_v1_0_S00_AXIS.v", 3); // k (j, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0_S00_AXIS.v", 133, 73); // cl (w, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0_S00_AXIS.v", 101, 74); // cl (w, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0_S00_AXIS.v", 102, 74); // cl (w, cp)
typeControlKey((HResource) null, "fft_butterlfy_ip_v1_0_S00_AXIS.v", 'c'); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fft_butterlfy_ip_v1_0_M00_AXIS.v", 2); // k (j, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0_M00_AXIS.v", 250, 68); // cl (w, cp)
typeControlKey((HResource) null, "fft_butterlfy_ip_v1_0_M00_AXIS.v", 'v'); // cl (w, cp)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_S00_AXIS_inst : fft_butterlfy_ip_v1_0_S00_AXIS (fft_butterlfy_ip_v1_0_S00_AXIS.v)]", 3, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_S00_AXIS_inst : fft_butterlfy_ip_v1_0_S00_AXIS (fft_butterlfy_ip_v1_0_S00_AXIS.v)]", 3, false, false, false, false, false, true); // B (D, cp) - Double Click
typeControlKey((HResource) null, "fft_butterlfy_ip_v1_0_S00_AXIS.v", 'v'); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fft_butterlfy_ip_v1_0_M00_AXIS.v", 2); // k (j, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0_M00_AXIS.v", 99, 76); // cl (w, cp)
typeControlKey((HResource) null, "fft_butterlfy_ip_v1_0_M00_AXIS.v", 'c'); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fft_butterlfy_ip_v1_0_S00_AXIS.v", 3); // k (j, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0_S00_AXIS.v", 251, 74); // cl (w, cp)
typeControlKey((HResource) null, "fft_butterlfy_ip_v1_0_S00_AXIS.v", 'v'); // cl (w, cp)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 1, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 1, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectCodeEditor("fft_butterlfy_ip_v1_0.v", 288, 70); // cl (w, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0.v", 139, 69); // cl (w, cp)
// Elapsed time: 13 seconds
selectCodeEditor("fft_butterlfy_ip_v1_0.v", 146, 234); // cl (w, cp)
typeControlKey((HResource) null, "fft_butterlfy_ip_v1_0.v", 'v'); // cl (w, cp)
// Elapsed time: 11 seconds
selectCodeEditor("fft_butterlfy_ip_v1_0.v", 226, 76); // cl (w, cp)
// Elapsed time: 15 seconds
selectCodeEditor("fft_butterlfy_ip_v1_0.v", 204, 75); // cl (w, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0.v", 211, 51); // cl (w, cp)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 1); // B (D, cp)
// Elapsed time: 14 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0_M00_AXIS (fft_butterlfy_ip_v1_0_M00_AXIS.v)]", 5, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0_M00_AXIS (fft_butterlfy_ip_v1_0_M00_AXIS.v)]", 5, false, false, false, false, false, true); // B (D, cp) - Double Click
selectCodeEditor("fft_butterlfy_ip_v1_0_M00_AXIS.v", 97, 68); // cl (w, cp)
typeControlKey((HResource) null, "fft_butterlfy_ip_v1_0_M00_AXIS.v", 'c'); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fft_butterlfy_ip_v1_0.v", 4); // k (j, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0.v", 38, 180); // cl (w, cp)
typeControlKey((HResource) null, "fft_butterlfy_ip_v1_0.v", 'v'); // cl (w, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0.v", 56, 241); // cl (w, cp)
typeControlKey((HResource) null, "fft_butterlfy_ip_v1_0.v", 'v'); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fft_butterlfy_ip_v1_0_S00_AXIS.v", 3); // k (j, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0_S00_AXIS.v", 101, 67); // cl (w, cp)
typeControlKey((HResource) null, "fft_butterlfy_ip_v1_0_S00_AXIS.v", 'c'); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fft_butterlfy_ip_v1_0.v", 4); // k (j, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0.v", 250, 330); // cl (w, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0.v", 40, 197); // cl (w, cp)
typeControlKey((HResource) null, "fft_butterlfy_ip_v1_0.v", 'v'); // cl (w, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0.v", 57, 238); // cl (w, cp)
typeControlKey((HResource) null, "fft_butterlfy_ip_v1_0.v", 'v'); // cl (w, cp)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 10 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_OR_CREATE_CONSTRAINT_FILES, "Add or create constraints"); // a (o, c)
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_NETLIST_BLOCK_DESIGN, "Add or create design sources"); // a (o, c)
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 15 seconds
setFileChooser("C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 26 seconds
dismissDialog("Add Sources"); // c (cp)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse -copy_to c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), Main : Main_Module (Main_Module.sv)]", 4, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), Main : Main_Module (Main_Module.sv)]", 4, true, false, false, false, true, false); // B (D, cp) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_IMPORT_ALL_SRCS, "Copy All Files Into Project"); // af (al, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_IMPORT_ALL_SRCS
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files 
// Tcl Message: INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1' 
// [GUI Memory]: 191 MB (+961kb) [00:45:37]
selectCodeEditor("fft_butterlfy_ip_v1_0.v", 235, 335); // cl (w, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 1, true); // B (D, cp) - Node
selectButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // q (ci, cp)
// Y (cp): Set Type: addNotify
selectComboBox(PAResourceQtoS.SrcFileTypeComboBox_SOURCE_FILE_TYPE, "SystemVerilog", 2); // cj (Q, Y)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (Y)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property file_type SystemVerilog [get_files  c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.v] 
dismissDialog("Set Type"); // Y (cp)
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_M00_AXIS_inst : fft_butterlfy_ip_v1_0_M00_AXIS (fft_butterlfy_ip_v1_0_M00_AXIS.v)]", 2, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_S00_AXIS_inst : fft_butterlfy_ip_v1_0_S00_AXIS (fft_butterlfy_ip_v1_0_S00_AXIS.v)]", 3, false); // B (D, cp)
selectButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // q (ci, cp)
// Y (cp): Set Type: addNotify
selectComboBox(PAResourceQtoS.SrcFileTypeComboBox_SOURCE_FILE_TYPE, "SystemVerilog", 2); // cj (Q, Y)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (Y)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property file_type SystemVerilog [get_files  c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0_S00_AXIS.v] 
dismissDialog("Set Type"); // Y (cp)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), Main : Main_Module (Main_Module.sv)]", 4, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_S00_AXIS_inst : fft_butterlfy_ip_v1_0_S00_AXIS (fft_butterlfy_ip_v1_0_S00_AXIS.v)]", 3, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_M00_AXIS_inst : fft_butterlfy_ip_v1_0_M00_AXIS (fft_butterlfy_ip_v1_0_M00_AXIS.v)]", 2, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 1, true); // B (D, cp) - Node
selectCodeEditor("fft_butterlfy_ip_v1_0.v", 259, 254); // cl (w, cp)
// Elapsed time: 28 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - fft_butterlfy_ip", 1); // k (j, cp)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // ar (Q, cp)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // ar (Q, cp)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from Customization Parameters Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes hdl_parameters [ipx::current_core] 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // ar (Q, cp)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (c, cp)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 2 [ipx::current_core] 
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: FILE_SET_CHANGE
selectButton("PAResourceQtoS.ReviewContentPanel_FINISHED_PACKAGING_SUCCESSFULLY_DO_No", "No"); // JButton (C, I)
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aI (aF, cp)
selectTab((HResource) null, (HResource) null, "Messages", 1); // aI (aF, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fft_butterlfy_ip_v1_0.v", 4); // k (j, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0.v", 243, 224); // cl (w, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0.v", 228, 245); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - fft_butterlfy_ip", 1); // k (j, cp)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (c, cp)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 3 [ipx::current_core] 
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
selectButton("PAResourceQtoS.ReviewContentPanel_FINISHED_PACKAGING_SUCCESSFULLY_DO_No", "No"); // JButton (C, I)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fft_butterlfy_ip_v1_0.v", 4); // k (j, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0.v", 210, 341); // cl (w, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0.v", 210, 341, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fft_butterlfy_ip_v1_0.v", 219, 272); // cl (w, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0.v", 219, 272, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fft_butterlfy_ip_v1_0.v", 163, 204); // cl (w, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0.v", 163, 204, false, false, false, false, true); // cl (w, cp) - Double Click
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 1, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 1, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
// [GUI Memory]: 202 MB (+1658kb) [00:47:29]
selectCodeEditor("fft_butterlfy_ip_v1_0.v", 145, 285); // cl (w, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0.v", 440, 286); // cl (w, cp)
selectCodeEditor("fft_butterlfy_ip_v1_0.v", 192, 295); // cl (w, cp)
// Tcl Message: current_project fft_module 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_DELETE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells processing_system7_0] 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_DELETE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: delete_bd_objs [get_bd_intf_nets fft_ip_core_rg_0_M00_AXIS] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_cells fft_ip_core_rg_0] 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_DELETE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// Tcl Message: delete_bd_objs [get_bd_cells rst_ps7_0_50M] 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_DELETE
// TclEventType: FILE_SET_CHANGE
// bx (cp):  Confirm Delete : addNotify
// Tcl Message: delete_bd_objs [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells ps7_0_axi_periph] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_DELETE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Elapsed time: 23 seconds
dismissDialog("Confirm Delete"); // bx (cp)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_DELETE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_cells axi_dma_0] 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: delete_bd_objs [get_bd_intf_ports DDR] 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: delete_bd_objs [get_bd_intf_ports FIXED_IO] 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, IP Catalog]", 4, false); // u (Q, cp)
// Run Command: PAResourceCommand.PACommandNames_CORE_GEN
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_butterlfy_ip_v1.0 ; AXI4-Stream ; Pre-Production ; Included ; xilinx.com:user:fft_butterlfy_ip:1.0", 2, "fft_butterlfy_ip_v1.0", 0, false); // O (Q, cp)
// [Engine Memory]: 1,712 MB (+1485kb) [00:48:09]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System", 0); // k (j, cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,717 MB. GUI used memory: 127 MB. Current time: 6/4/21, 10:17:11 PM CEST
selectButton(PAResourceQtoS.SystemBuilderView_ADD_IP, (String) null); // B (gQ, cp)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_butterlfy_ip_v1.0", 99, "fft_butterlfy_ip_v1.0", 0, false); // O (Q, ResizableWindow)
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 fft_butterlfy_ip_0 
// Tcl Message: endgroup 
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "zyn"); // OverlayTextField (ay, ResizableWindow)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "zynq"); // OverlayTextField (ay, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "ZYNQ7 Processing System", 0, "ZYNQ7 Processing System", 0, false); // O (Q, ResizableWindow)
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 
// bx (cp):  Add IP : addNotify
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: endgroup 
dismissDialog("Add IP"); // bx (cp)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "dma"); // OverlayTextField (ay, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI Direct Memory Access", 1, "AXI Direct Memory Access", 0, false); // O (Q, ResizableWindow)
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0 
// Tcl Message: endgroup 
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_BLOCK_AUTOMATION, "Run Block Automation"); // h (ct, cp)
// w (cp): Run Block Automation: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (w)
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Run Block Automation"); // w (cp)
// bx (cp):  Run Block Automation : addNotify
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0] 
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Run Block Automation"); // bx (cp)
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (f, cp)
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_CONNECTION_AUTOMATION, "Run Connection Automation"); // h (ct, cp)
// w (cp): Run Connection Automation: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (w)
dismissDialog("Run Connection Automation"); // w (cp)
// TclEventType: XGUI_UPDATE_GUI_ELEMENT
// bx (cp):  Run Connection Automation : addNotify
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE] 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: XGUI_RESET_GUI_ELEMENT
// Tcl Message: INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI 
// Tcl Message: </axi_dma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40400000 [ 64K ]> 
dismissDialog("Run Connection Automation"); // bx (cp)
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_intf_net [get_bd_intf_pins fft_butterlfy_ip_0/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins fft_butterlfy_ip_0/S00_AXIS] 
// Elapsed time: 13 seconds
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_CONNECTION_AUTOMATION, "Run Connection Automation"); // h (ct, cp)
// w (cp): Run Connection Automation: addNotify
selectCheckBoxTree(PAResourceAtoD.ApplyRSBMultiAutomationDialog_CHECKBOX_TREE, "[All Automation (2 out of 2 selected), fft_butterlfy_ip_0]", 1, true, true, ui.utils.TriState.True); // K (Q, w) - Node
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (w)
dismissDialog("Run Connection Automation"); // w (cp)
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: startgroup 
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins fft_butterlfy_ip_0/m00_axis_aclk] 
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins fft_butterlfy_ip_0/s00_axis_aclk] 
// Tcl Message: endgroup 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins axi_dma_0/m_axi_sg_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0] 
// Run Command: PAResourceCommand.PACommandNames_SAVE_RSB_DESIGN
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// bx (cp):  Save Design : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: save_bd_design 
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  Wrote  : <C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/ui/bd_4e94936d.ui>  
// Elapsed time: 10 seconds
dismissDialog("Save Design"); // bx (cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v)]", 2, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v)]", 2, true, false, false, false, true, false); // B (D, cp) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, Popup.HeavyWeightWindow)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd)]", 3, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd)]", 3, true, false, false, false, true, false); // B (D, cp) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // af (al, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_CREATE_TOP_HDL
// a (cp): Create HDL Wrapper: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (a)
// 'Z' command handler elapsed time: 3 seconds
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Create HDL Wrapper"); // a (cp)
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: make_wrapper -files [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] -top 
// bx (cp):  Create HDL Wrapper : addNotify
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/sim/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hdl/FFT_Zynq_wrapper.v 
dismissDialog("Create HDL Wrapper"); // bx (cp)
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (Q, cp)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cp): No Implementation Results Available: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (cp):  Resetting Runs : addNotify
// f (cp): Launch Runs: addNotify
dismissDialog("No Implementation Results Available"); // A (cp)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Launch Runs"); // f (cp)
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// bx (cp):  Generate Bitstream : addNotify
// TclEventType: FILE_SET_CHANGE
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 6 
// Tcl Message: INFO: [BD 41-1662] The design 'FFT_Zynq.bd' is already validated. Therefore parameter propagation will not be re-run. 
// Tcl Message: VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/sim/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hdl/FFT_Zynq_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block fft_butterlfy_ip_0 . 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 . 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq.hwh Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq_bd.tcl Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.hwdef 
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2494.914 ; gain = 0.000 
// Elapsed time: 26 seconds
dismissDialog("Generate Bitstream"); // bx (cp)
// TclEventType: RUN_FAILED
// Elapsed time: 19 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, FFT_Zynq, FFT_Zynq_fft_butterlfy_ip_0_0_synth_1, [Synth 8-1725] cannot assign to memory Data_Buff directly [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/ipshared/be7c/hdl/fft_butterlfy_ip_v1_0_M00_AXIS.v:231]. ]", 4, false); // ah (Q, cp)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;c:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\ipshared\be7c\hdl\fft_butterlfy_ip_v1_0_M00_AXIS.v;-;;-;16;-;line;-;231;-;;-;16;-;"); // ah (Q, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "IP Catalog", 1); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System", 0); // k (j, cp)
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v)]", 2, true); // B (D, cp) - Node
selectButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // q (ci, cp)
// Y (cp): Set Type: addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
selectComboBox(PAResourceQtoS.SrcFileTypeComboBox_SOURCE_FILE_TYPE, "SystemVerilog", 2); // cj (Q, Y)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (Y)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property file_type SystemVerilog [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hdl/FFT_Zynq_wrapper.v] 
dismissDialog("Set Type"); // Y (cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd)]", 3, true); // B (D, cp) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd)]", 3); // B (D, cp)
// [GUI Memory]: 217 MB (+5218kb) [00:50:36]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v)]", 4, true); // B (D, cp) - Node
selectButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // q (ci, cp)
selectButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // q (ci, cp)
selectButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // q (ci, cp)
selectButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // q (ci, cp)
selectButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // q (ci, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v)]", 4); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), ps7_0_axi_periph : FFT_Zynq_ps7_0_axi_periph_1 (FFT_Zynq.v)]", 8, true); // B (D, cp) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci)]", 6); // B (D, cp)
// A (cp): Show IP Hierarchy: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// TclEventType: DG_GRAPH_STALE
dismissDialog("Show IP Hierarchy"); // A (cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.v)]", 7, true); // B (D, cp) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.v)]", 7); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.v), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 8, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.v)]", 7, true); // B (D, cp) - Node
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// Elapsed time: 13 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 1); // B (D, cp)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 1); // B (D, cp)
// Elapsed time: 18 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.v)]", 7, true); // B (D, cp) - Node
selectButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // q (ci, cp)
selectButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // q (ci, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.v), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 8, true); // B (D, cp) - Node
selectButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // q (ci, cp)
selectButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // q (ci, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v)]", 2, true); // B (D, cp) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.v), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 8); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.v), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), Main : xil_defaultlib.Main_Module]", 11, false); // B (D, cp)
selectButton(PAResourceQtoS.SyntheticaStateMonitor_CANCEL, "Cancel"); // h (Q, cp)
// bx (cp):  Resetting Runs : addNotify
selectButton("PAResourceQtoS.StateMonitor_OK_TO_CANCEL_YOUR_RUNNING_OUT_OF_CONTEXT_Cancel Process", "Cancel Process"); // JButton (C, I)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run FFT_Zynq_axi_dma_0_0_synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
dismissDialog("Resetting Runs"); // bx (cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.v), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), Main : xil_defaultlib.Main_Module]", 11, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.v), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 8, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.v), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 8, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectCodeEditor("fft_butterlfy_ip_v1_0.v", 159, 159); // D (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - fft_butterlfy_ip", 1); // k (j, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 1); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), Main : Main_Module (Main_Module.sv)]", 4, true); // B (D, cp) - Node
// Tcl Message: current_project edit_fft_butterlfy_ip_v1_0 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), Main : Main_Module (Main_Module.sv)]", 4, true, false, false, false, true, false); // B (D, cp) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, Popup.HeavyWeightWindow)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, Popup.HeavyWeightWindow)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 1, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 1, true, false, false, false, true, false); // B (D, cp) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), processing_system7_0 : FFT_Zynq_processing_system7_0_0 (FFT_Zynq_processing_system7_0_0.xci)]", 9, false); // B (D, cp)
// Tcl Message: current_project fft_module 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), processing_system7_0 : FFT_Zynq_processing_system7_0_0 (FFT_Zynq_processing_system7_0_0.xci)]", 9, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // ac (al, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceCommand.PACommandNames_IMPORT_ALL_SRCS, "Copy All Files Into Project"); // af (al, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_IMPORT_ALL_SRCS
// Tcl Message: import_files 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.v), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 8); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.v), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), Main : xil_defaultlib.Main_Module]", 11, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.v), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 8, true); // B (D, cp) - Node
selectButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // q (ci, cp)
selectButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // q (ci, cp)
selectButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // q (ci, cp)
selectButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // q (ci, cp)
selectButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // q (ci, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.v), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_S00_AXIS_inst : fft_butterlfy_ip_v1_0_S00_AXIS (fft_butterlfy_ip_v1_0_S00_AXIS.v)]", 10, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.v), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_S00_AXIS_inst : fft_butterlfy_ip_v1_0_S00_AXIS (fft_butterlfy_ip_v1_0_S00_AXIS.v)]", 10, false); // B (D, cp)
selectButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // q (ci, cp)
selectButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // q (ci, cp)
selectButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // q (ci, cp)
selectButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // q (ci, cp)
selectButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // q (ci, cp)
selectButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // q (ci, cp)
// Elapsed time: 23 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v)]", 2, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v)]", 2, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v)]", 2, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
// [GUI Memory]: 229 MB (+940kb) [00:53:21]
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_M00_AXIS_inst : fft_butterlfy_ip_v1_0_M00_AXIS (fft_butterlfy_ip_v1_0_M00_AXIS.v)]", 2, false); // B (D, cp)
// Tcl Message: current_project edit_fft_butterlfy_ip_v1_0 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_S00_AXIS_inst : fft_butterlfy_ip_v1_0_S00_AXIS (fft_butterlfy_ip_v1_0_S00_AXIS.v)]", 3, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_M00_AXIS_inst : fft_butterlfy_ip_v1_0_M00_AXIS (fft_butterlfy_ip_v1_0_M00_AXIS.v)]", 2, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 1, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_M00_AXIS_inst : fft_butterlfy_ip_v1_0_M00_AXIS (fft_butterlfy_ip_v1_0_M00_AXIS.v)]", 2, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_S00_AXIS_inst : fft_butterlfy_ip_v1_0_S00_AXIS (fft_butterlfy_ip_v1_0_S00_AXIS.v)]", 3, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), Main : Main_Module (Main_Module.sv)]", 4, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 1, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 1, true, false, false, false, true, false); // B (D, cp) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenuItem(RDIResourceCommand.RDICommands_PROPERTIES, "Source Node Properties..."); // af (al, cp)
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
selectButton((HResource) null, "Properties_settings"); // u (f, cp): TRUE
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // i (c, cp)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "NAME ; c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.v", 10, "c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.v", 1, false); // l (C, cp)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "NAME ; c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.v", 10, "c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.v", 1, false); // l (C, cp)
expandTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "NAME ; c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.v", 10); // l (C, cp)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "NAME ; c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.v", 10, "c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.v", 1, false, false, false, false, false, true); // l (C, cp) - Double Click
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "NAME ; c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.v", 10, "c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.v", 1, false); // l (C, cp)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "NAME ; c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.v", 10, "c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.v", 1, false, false, false, false, false, true); // l (C, cp) - Double Click
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "IMPORTED_FROM ; c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.v", 3, "c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.v", 1, false); // l (C, cp)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "IMPORTED_FROM ; c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.v", 3, "c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.v", 1, false, false, false, false, true, false); // l (C, cp) - Popup Trigger
selectView(PAResourceOtoP.PAViews_TCL_OBJECT_VIEW, "Tcl Object View", 75, 75, 586, 281, false, false, false, true, false); // u (C, cp) - Popup Trigger
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "IMPORTED_FROM ; c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.v", 3, "c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.v", 1, false); // l (C, cp)
// Elapsed time: 52 seconds
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "General", 0); // i (c, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 1, true, false, false, false, true, false); // B (D, cp) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenuItem(PAResourceQtoS.SrcMenu_SET_FILE_TYPE, "Set File Type..."); // af (al, cp)
// Y (cp): Set Type: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (Y)
dismissDialog("Set Type"); // Y (cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_M00_AXIS_inst : fft_butterlfy_ip_v1_0_M00_AXIS (fft_butterlfy_ip_v1_0_M00_AXIS.v)]", 2, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 1, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 1, true, false, false, false, true, false); // B (D, cp) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_M00_AXIS_inst : fft_butterlfy_ip_v1_0_M00_AXIS (fft_butterlfy_ip_v1_0_M00_AXIS.v)]", 2, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_M00_AXIS_inst : fft_butterlfy_ip_v1_0_M00_AXIS (fft_butterlfy_ip_v1_0_M00_AXIS.v)]", 2, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceQtoS.SrcMenu_SET_FILE_TYPE, "Set File Type..."); // af (al, Popup.HeavyWeightWindow)
// Y (cp): Set Type: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (Y)
dismissDialog("Set Type"); // Y (cp)
// Elapsed time: 10 seconds
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // i (c, cp)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "General", 0); // i (c, cp)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // i (c, cp)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "FILE_TYPE ; SystemVerilog", 2, "SystemVerilog", 1, false); // l (C, cp)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "FILE_TYPE ; SystemVerilog", 2, "SystemVerilog", 1, false); // l (C, cp)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "FILE_TYPE ; SystemVerilog", 2, "SystemVerilog", 1, false); // l (C, cp)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "CLASS ; file", 0, "file", 1, false); // l (C, cp)
expandTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "CLASS ; file", 0); // l (C, cp)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "CLASS ; file", 0, "file", 1, false, false, false, false, false, true); // l (C, cp) - Double Click
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "CLASS ; file", 0, "file", 1, false); // l (C, cp)
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 55 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v), fft_butterlfy_ip_v1_0_M00_AXIS_inst : fft_butterlfy_ip_v1_0_M00_AXIS (fft_butterlfy_ip_v1_0_M00_AXIS.v)]", 2, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 1, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 1, true, false, false, false, true, false); // B (D, cp) - Popup Trigger - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.v)]", 1, true); // B (D, cp) - Node
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 22 seconds
String[] filenames31467 = {"C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.sv", "C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0_M00_AXIS.sv", "C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0_S00_AXIS.sv"};
setFileChooser(filenames31467);
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 27 seconds
dismissDialog("Add Sources"); // c (cp)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse -copy_to c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src {C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0_S00_AXIS.sv C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.sv C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0_M00_AXIS.sv} 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files]", 1); // B (D, cp)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, fft_butterlfy_ip_v1_0.v]", 2, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, fft_butterlfy_ip_v1_0_M00_AXIS.v]", 3, false, false, true, false, false, false); // B (D, cp) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, fft_butterlfy_ip_v1_0_M00_AXIS.v]", 3, false, false, true, false, false, false); // B (D, cp) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, fft_butterlfy_ip_v1_0_S00_AXIS.v]", 4, false, false, true, false, false, false); // B (D, cp) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, fft_butterlfy_ip_v1_0_S00_AXIS.v]", 4, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // af (al, Popup.HeavyWeightWindow)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (cp): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (cp)
// Tcl Message: export_ip_user_files -of_objects  [get_files c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.v] -no_script -reset -force -quiet 
// aE (cp): Remove Sources: addNotify
// bx (aE):  Remove Sources : addNotify
// Tcl Message: export_ip_user_files -of_objects  [get_files c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0_M00_AXIS.v] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0_S00_AXIS.v] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  {c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.v c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0_M00_AXIS.v c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0_S00_AXIS.v} 
dismissDialog("Remove Sources"); // bx (aE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv)]", 1); // B (D, cp)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // ar (Q, cp)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // ar (Q, cp)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (c, cp)
// [GUI Memory]: 243 MB (+2846kb) [00:58:35]
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 4 [ipx::current_core] 
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
selectButton("PAResourceQtoS.ReviewContentPanel_FINISHED_PACKAGING_SUCCESSFULLY_DO_No", "No"); // JButton (C, I)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv)]", 1, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), fft_butterlfy_ip_v1_0_M00_AXIS_inst : fft_butterlfy_ip_v1_0_M00_AXIS (fft_butterlfy_ip_v1_0_M00_AXIS.sv)]", 2, false); // B (D, cp)
selectButton(PAResourceOtoP.PlanAheadTab_REFRESH_IP_CATALOG, "Refresh IP Catalog"); // h (cQ, cp)
// Tcl Message: current_project fft_module 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// bx (cp):  Refresh IP Catalog : addNotify
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog -rebuild -scan_changes 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'. 
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status 
// Tcl Message: current_project edit_fft_butterlfy_ip_v1_0 
dismissDialog("Refresh IP Catalog"); // bx (cp)
// Tcl Message: ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design. 
// Tcl Message: ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. 
// Tcl Message: ERROR: [#UNDEF] Tcl Error in evaluating proc can_apply_rule : ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design. 
// Tcl Message: ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. 
// Tcl Message: ERROR: [#UNDEF] Tcl Error in evaluating proc can_apply_rule : ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design. 
// Tcl Message: ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. 
// PAPropertyPanels.initPanels (FFT_Zynq_wrapper.v) elapsed time: 0.3s
// Tcl Message: ERROR: [#UNDEF] Tcl Error in evaluating proc can_apply_rule : ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. 
// Tcl Message: current_project fft_module 
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (g, cp)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: upgrade_ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 [get_ips  FFT_Zynq_fft_butterlfy_ip_0_0] -log ip_upgrade.log 
// TclEventType: RUN_RESET
// bx (cp):  Upgrade IP : addNotify
// Tcl Message: Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd' 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded FFT_Zynq_fft_butterlfy_ip_0_0 (fft_butterlfy_ip_v1.0 1.0) from revision 1 to revision 4 
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips FFT_Zynq_fft_butterlfy_ip_0_0] -no_script -sync -force -quiet 
// aI (cp): Generate Output Products: addNotify
selectButton("PAResourceTtoZ.UpgradeIP_IP_UPGRADE_COMPLETED_OK", "OK"); // JButton (C, I)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// bx (cp):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/sim/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hdl/FFT_Zynq_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block fft_butterlfy_ip_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq.hwh Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq_bd.tcl Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.hwdef 
// Tcl Message: catch { config_ip_cache -export [get_ips -all FFT_Zynq_fft_butterlfy_ip_0_0] } 
// Tcl Message: catch { config_ip_cache -export [get_ips -all FFT_Zynq_axi_dma_0_0] } 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: catch { config_ip_cache -export [get_ips -all FFT_Zynq_auto_pc_0] } 
// TclEventType: OOC_IP_CACHE_USED
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP FFT_Zynq_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 4.737 MB. 
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: export_ip_user_files -of_objects [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs -jobs 6 {FFT_Zynq_axi_dma_0_0_synth_1 FFT_Zynq_fft_butterlfy_ip_0_0_synth_1} 
// Tcl Message: [Fri Jun  4 22:27:59 2021] Launched FFT_Zynq_axi_dma_0_0_synth_1, FFT_Zynq_fft_butterlfy_ip_0_0_synth_1... Run output will be captured here: FFT_Zynq_axi_dma_0_0_synth_1: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/FFT_Zynq_axi_dma_0_0_synth_1/runme.log FFT_Zynq_fft_butterlfy_ip_0_0_synth_1: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/FFT_Zynq_fft_butterlfy_ip_0_0_synth_1/runme.log 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: RUN_FAILED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 16 seconds
selectButton("PAResourceQtoS.SimpleOutputProductDialog_OUT_OF_CONTEXT_MODULE_RUNS_WERE_LAUNCHED_OK", "OK"); // JButton (C, I)
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // h (cQ, cp)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status  
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aI (aF, cp)
selectTab((HResource) null, (HResource) null, "Messages", 1); // aI (aF, cp)
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (f, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, FFT_Zynq, FFT_Zynq_fft_butterlfy_ip_0_0_synth_1, [Synth 8-1031] fft_package is not declared [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/ipshared/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv:21]. ]", 4, true); // ah (Q, cp) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;c:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\ipshared\edit_fft_butterlfy_ip_v1_0.srcs\sources_1\imports\fft_butterlfy_ip_1.0\src\Main_Module.sv;-;;-;16;-;line;-;21;-;;-;16;-;"); // ah (Q, cp)
// Elapsed time: 10 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv)]", 4); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), Adress_Change : xil_defaultlib.Reverse_Input_Data_Adress]", 5, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), First_Stage : xil_defaultlib.Simplified_fft_stage]", 6, false); // B (D, cp)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 40 seconds
String[] filenames16706 = {"C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv", "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv", "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv"};
setFileChooser(filenames16706);
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 45 seconds
dismissDialog("Add Sources"); // c (cp)
// Tcl Message: current_project edit_fft_butterlfy_ip_v1_0 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse -copy_to c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src {C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv} 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv)]", 7); // B (D, cp)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 61 seconds
dismissFileChooser();
selectButton("CANCEL", "Cancel"); // JButton (j, c)
// 'h' command handler elapsed time: 64 seconds
dismissDialog("Add Sources"); // c (cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv), xil_defaultlib.fft_block_rtl]", 10, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv), xil_defaultlib.Phase_Re_Factor_ROM_Memory]", 9, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv), xil_defaultlib.Phase_Re_Factor_ROM_Memory]", 9, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v)]", 2); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Main_Module (Main_Module.sv)]", 3); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Main_Module (Main_Module.sv), genblk1[1].FFT_INSTANCE : FFT_STAGE (FFT_STAGE.sv)]", 6); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Main_Module (Main_Module.sv), genblk1[1].FFT_INSTANCE : FFT_STAGE (FFT_STAGE.sv), Im_Memory : Phase_Im_Factor_ROM_Memory (Phase_Im_Factor_ROM_Memory.xci)]", 7, false); // B (D, cp)
// Tcl Message: current_project fft_module 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// Elapsed time: 19 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 22 seconds
dismissFileChooser();
selectButton("CANCEL", "Cancel"); // JButton (j, c)
// 'h' command handler elapsed time: 26 seconds
dismissDialog("Add Sources"); // c (cp)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "General", 2); // i (c, cp)
// Elapsed time: 28 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 26 seconds
dismissFileChooser();
selectButton("CANCEL", "Cancel"); // JButton (j, c)
// 'h' command handler elapsed time: 30 seconds
dismissDialog("Add Sources"); // c (cp)
// Elapsed time: 19 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv), xil_defaultlib.Phase_Re_Factor_ROM_Memory]", 9, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv), xil_defaultlib.Phase_Re_Factor_ROM_Memory]", 9, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv), xil_defaultlib.Phase_Re_Factor_ROM_Memory]", 9, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenuItem(PAResourceCommand.PACommandNames_GOTO_INSTANTIATION, "Go to Source"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_GOTO_INSTANTIATION
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv), xil_defaultlib.Phase_Re_Factor_ROM_Memory]", 9, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 22 seconds
dismissFileChooser();
selectButton("CANCEL", "Cancel"); // JButton (j, c)
// 'h' command handler elapsed time: 31 seconds
dismissDialog("Add Sources"); // c (cp)
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv), xil_defaultlib.Phase_Im_Factor_ROM_Memory]", 8, false); // B (D, cp)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Im_Factor_ROM_Memory/ip/Phase_Im_Factor_ROM_Memory/Phase_Im_Factor_ROM_Memory.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 11 seconds
setFileChooser("C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Re_Factor_ROM_Memory/ip/Phase_Re_Factor_ROM_Memory/Phase_Re_Factor_ROM_Memory.xci");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 25 seconds
dismissDialog("Add Sources"); // c (cp)
// Tcl Message: current_project edit_fft_butterlfy_ip_v1_0 
// c (cp): Add Sources: addNotify
// bx (c):  Add Sources  : addNotify
// Tcl Message: add_files -norecurse -copy_to c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src {C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Im_Factor_ROM_Memory/ip/Phase_Im_Factor_ROM_Memory/Phase_Im_Factor_ROM_Memory.xci C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Re_Factor_ROM_Memory/ip/Phase_Re_Factor_ROM_Memory/Phase_Re_Factor_ROM_Memory.xci} 
// Tcl Message: INFO: [Device 21-403] Loading part xc7z020clg484-1 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2494.914 ; gain = 0.000 
// Elapsed time: 12 seconds
dismissDialog("Add Sources"); // bx (c)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv), xil_defaultlib.fft_block_rtl]", 10, false); // B (D, cp)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 17 seconds
dismissFileChooser();
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 20 seconds
dismissFileChooser();
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 13 seconds
setFileChooser("C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 61 seconds
dismissDialog("Add Sources"); // c (cp)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse -copy_to c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv)]", 7); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), First_Stage : Simplified_fft_stage (Simplified_fft_stage.sv)]", 6, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), First_Stage : Simplified_fft_stage (Simplified_fft_stage.sv)]", 6, true, false, false, false, true, false); // B (D, cp) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_IMPORT_ALL_SRCS, "Copy All Files Into Project"); // af (al, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_IMPORT_ALL_SRCS
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files 
// Tcl Message: INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1' 
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - fft_butterlfy_ip", 1); // k (j, cp)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // ar (Q, cp)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv)]", 7); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv), fft_block_rtl (s_mult_rtl.sv)]", 8); // B (D, cp)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv), fft_block_rtl (s_mult_rtl.sv)]", 8); // B (D, cp)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv)]", 7); // B (D, cp)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // ar (Q, cp)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (c, cp)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 5 [ipx::current_core] 
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
selectButton("PAResourceQtoS.ReviewContentPanel_FINISHED_PACKAGING_SUCCESSFULLY_DO_No", "No"); // JButton (C, I)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // ar (Q, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv)]", 7); // B (D, cp)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // ar (Q, cp)
// Elapsed time: 11 seconds
selectButton(PAResourceOtoP.PlanAheadTab_REFRESH_IP_CATALOG, "Refresh IP Catalog"); // h (cQ, cp)
// Tcl Message: current_project fft_module 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// bx (cp):  Refresh IP Catalog : addNotify
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog -rebuild -scan_changes 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'. 
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status 
// Tcl Message: current_project edit_fft_butterlfy_ip_v1_0 
dismissDialog("Refresh IP Catalog"); // bx (cp)
// Tcl Message: ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design. 
// Tcl Message: ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. 
// Tcl Message: ERROR: [#UNDEF] Tcl Error in evaluating proc can_apply_rule : ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design. 
// Tcl Message: ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. 
// Tcl Message: ERROR: [#UNDEF] Tcl Error in evaluating proc can_apply_rule : ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design. 
// Tcl Message: ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. 
// PAPropertyPanels.initPanels (Main_Module.sv) elapsed time: 0.2s
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (g, cp)
// Tcl Message: ERROR: [#UNDEF] Tcl Error in evaluating proc can_apply_rule : ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. 
// Tcl Message: current_project fft_module 
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: upgrade_ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 [get_ips  FFT_Zynq_fft_butterlfy_ip_0_0] -log ip_upgrade.log 
// bx (cp):  Upgrade IP : addNotify
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: RUN_DELETE
// Tcl Message: Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd' 
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded FFT_Zynq_fft_butterlfy_ip_0_0 (fft_butterlfy_ip_v1.0 1.0) from revision 4 to revision 5 
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips FFT_Zynq_fft_butterlfy_ip_0_0] -no_script -sync -force -quiet 
// aI (cp): Generate Output Products: addNotify
selectButton("PAResourceTtoZ.UpgradeIP_IP_UPGRADE_COMPLETED_OK", "OK"); // JButton (C, I)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// bx (cp):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// Tcl Message: generate_target all [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/sim/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hdl/FFT_Zynq_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block fft_butterlfy_ip_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq.hwh Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq_bd.tcl Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.hwdef 
// Tcl Message: catch { config_ip_cache -export [get_ips -all FFT_Zynq_fft_butterlfy_ip_0_0] } 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: catch { config_ip_cache -export [get_ips -all FFT_Zynq_auto_pc_0] } 
// TclEventType: OOC_IP_CACHE_USED
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP FFT_Zynq_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 12.422 MB. 
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: export_ip_user_files -of_objects [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs -jobs 6 FFT_Zynq_fft_butterlfy_ip_0_0_synth_1 
// Tcl Message: [Fri Jun  4 22:37:04 2021] Launched FFT_Zynq_fft_butterlfy_ip_0_0_synth_1... Run output will be captured here: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/FFT_Zynq_fft_butterlfy_ip_0_0_synth_1/runme.log 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 14 seconds
selectButton("PAResourceQtoS.SimpleOutputProductDialog_OUT_OF_CONTEXT_MODULE_RUNS_WERE_LAUNCHED_OK", "OK"); // JButton (C, I)
// TclEventType: RUN_FAILED
// Tcl Message: current_project edit_fft_butterlfy_ip_v1_0 
// Tcl Message: current_project fft_module 
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Main_Module (Main_Module.sv)]", 3); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v)]", 2); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v)]", 4); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci)]", 6); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.sv), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv)]", 8); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.sv), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv)]", 11); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.sv), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), Adress_Change : xil_defaultlib.Reverse_Input_Data_Adress]", 12, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.sv), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv)]", 11, true); // B (D, cp) - Node
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // h (cQ, cp)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status  
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.sv), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv)]", 11, true, false, false, false, true, false); // B (D, cp) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_IMPORT_ALL_SRCS, "Copy All Files Into Project"); // af (al, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_IMPORT_ALL_SRCS
// Tcl Message: import_files 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv)]", 7, true); // B (D, cp) - Node
// Tcl Message: current_project edit_fft_butterlfy_ip_v1_0 
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv)]", 7); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv)]", 7); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv)]", 7, true, false, false, false, true, false); // B (D, cp) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_IMPORT_ALL_SRCS, "Copy All Files Into Project"); // af (al, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_IMPORT_ALL_SRCS
// Tcl Message: import_files 
// Tcl Message: INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1' 
// Elapsed time: 12 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 12 seconds
dismissDialog("Add Sources"); // c (cp)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse -copy_to c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// [GUI Memory]: 258 MB (+2796kb) [01:09:23]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fft_butterlfy_ip_v1_0_M00_AXIS.v", 2); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fft_butterlfy_ip_v1_0_M00_AXIS.v", 3); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "FFT_STAGE.sv", 4); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "FFT_STAGE.sv (2)", 5); // k (j, cp)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - fft_butterlfy_ip", 1); // k (j, cp)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // ar (Q, cp)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// [GUI Memory]: 272 MB (+2113kb) [01:09:38]
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // ar (Q, cp)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (c, cp)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 6 [ipx::current_core] 
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
selectButton("PAResourceQtoS.ReviewContentPanel_FINISHED_PACKAGING_SUCCESSFULLY_DO_No", "No"); // JButton (C, I)
selectButton(PAResourceOtoP.PlanAheadTab_REFRESH_IP_CATALOG, "Refresh IP Catalog"); // h (cQ, cp)
// Tcl Message: current_project fft_module 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// bx (cp):  Refresh IP Catalog : addNotify
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog -rebuild -scan_changes 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'. 
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status 
// Tcl Message: current_project edit_fft_butterlfy_ip_v1_0 
dismissDialog("Refresh IP Catalog"); // bx (cp)
// Tcl Message: current_project fft_module 
selectButton(PAResourceQtoS.SystemTab_SHOW_IP_STATUS, "Show IP Status"); // h (cQ, cp)
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (g, cp)
// [GUI Memory]: 290 MB (+4527kb) [01:09:56]
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// bx (cp):  Upgrade IP : addNotify
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// Tcl Message: upgrade_ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 [get_ips  FFT_Zynq_fft_butterlfy_ip_0_0] -log ip_upgrade.log 
// Tcl Message: Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd' 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded FFT_Zynq_fft_butterlfy_ip_0_0 (fft_butterlfy_ip_v1.0 1.0) from revision 5 to revision 6 
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips FFT_Zynq_fft_butterlfy_ip_0_0] -no_script -sync -force -quiet 
// aI (cp): Generate Output Products: addNotify
selectButton("PAResourceTtoZ.UpgradeIP_IP_UPGRADE_COMPLETED_OK", "OK"); // JButton (C, I)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// bx (cp):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/sim/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hdl/FFT_Zynq_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block fft_butterlfy_ip_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq.hwh Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq_bd.tcl Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.hwdef 
// Tcl Message: catch { config_ip_cache -export [get_ips -all FFT_Zynq_fft_butterlfy_ip_0_0] } 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: catch { config_ip_cache -export [get_ips -all FFT_Zynq_auto_pc_0] } 
// TclEventType: OOC_IP_CACHE_USED
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP FFT_Zynq_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 12.422 MB. 
// TclEventType: PROJ_DESIGN_MODE_SET
// TclEventType: FILE_SET_CHANGE
// Tcl Message: export_ip_user_files -of_objects [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs -jobs 6 FFT_Zynq_fft_butterlfy_ip_0_0_synth_1 
// Tcl Message: [Fri Jun  4 22:39:04 2021] Launched FFT_Zynq_fft_butterlfy_ip_0_0_synth_1... Run output will be captured here: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/FFT_Zynq_fft_butterlfy_ip_0_0_synth_1/runme.log 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Elapsed time: 13 seconds
selectButton("PAResourceQtoS.SimpleOutputProductDialog_OUT_OF_CONTEXT_MODULE_RUNS_WERE_LAUNCHED_OK", "OK"); // JButton (C, I)
// TclEventType: RUN_FAILED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), genblk1[1].FFT_INSTANCE : FFT_STAGE (FFT_STAGE.sv)]", 7, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), genblk1[1].FFT_INSTANCE : FFT_STAGE (FFT_STAGE.sv)]", 7, true, false, false, false, true, false); // B (D, cp) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_IMPORT_ALL_SRCS, "Copy All Files Into Project"); // af (al, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_IMPORT_ALL_SRCS
// Tcl Message: current_project edit_fft_butterlfy_ip_v1_0 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files 
// Tcl Message: INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1' 
// [GUI Memory]: 311 MB (+6039kb) [01:10:19]
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.sv), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), Adress_Change : xil_defaultlib.Reverse_Input_Data_Adress]", 12, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.sv), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), First_Stage : xil_defaultlib.Simplified_fft_stage]", 13, false); // B (D, cp)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.sv), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv)]", 11); // B (D, cp)
// Tcl Message: current_project fft_module 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.sv), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv)]", 11); // B (D, cp)
selectButton(PAResourceAtoD.AbstractFileView_RELOAD, "Reload"); // h (cQ, cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (Q, cp)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cp): No Implementation Results Available: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (cp):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("No Implementation Results Available"); // A (cp)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run FFT_Zynq_fft_butterlfy_ip_0_0_synth_1 
// f (cp): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
dismissDialog("Launch Runs"); // f (cp)
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 6 
// TclEventType: RUN_LAUNCH
// bx (cp):  Generate Bitstream : addNotify
// TclEventType: RUN_MODIFY
// Tcl Message: [Fri Jun  4 22:39:44 2021] Launched FFT_Zynq_fft_butterlfy_ip_0_0_synth_1, synth_1... Run output will be captured here: FFT_Zynq_fft_butterlfy_ip_0_0_synth_1: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/FFT_Zynq_fft_butterlfy_ip_0_0_synth_1/runme.log synth_1: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/runme.log [Fri Jun  4 22:39:44 2021] Launched impl_1... Run output will be captured here: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bx (cp)
// TclEventType: RUN_FAILED
selectTab((HResource) null, (HResource) null, "Messages", 1); // aI (aF, cp)
selectButton(RDIResource.HPopupTitle_CLOSE, (String) null); // k (n, ResizableWindow)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), First_Stage : Simplified_fft_stage (Simplified_fft_stage.sv)]", 6, true); // B (D, cp) - Node
// Tcl Message: current_project edit_fft_butterlfy_ip_v1_0 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), First_Stage : Simplified_fft_stage (Simplified_fft_stage.sv)]", 6, true, false, false, false, true, false); // B (D, cp) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_IMPORT_ALL_SRCS, "Copy All Files Into Project"); // af (al, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_IMPORT_ALL_SRCS
// Tcl Message: import_files 
// Tcl Message: INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1' 
selectButton(PAResourceQtoS.ReviewContentPanel_MERGE_CHANGES, "Merge changes"); // h (Q, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // ar (Q, cp)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// [GUI Memory]: 346 MB (+21064kb) [01:11:17]
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Simulation ;  ;  ; false ;  ;  ; fft_butterlfy_ip_v1_0", 3); // M (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ;  ; fft_butterlfy_ip_v1_0", 2, "Verilog Synthesis", 0, true); // M (Q, cp) - Node
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ;  ; fft_butterlfy_ip_v1_0", 2); // M (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ;  ; fft_butterlfy_ip_v1_0", 2, "Verilog Synthesis", 0, true); // M (Q, cp) - Node
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ;  ; fft_butterlfy_ip_v1_0", 2, "Verilog Synthesis", 0, true); // M (Q, cp) - Node
selectButton(PAResourceEtoH.FileGroupFacetTable_REFRESH, (String) null); // B (f, cp)
selectButton((HResource) null, "Package IP_Group"); // u (f, cp): FALSE
selectButton((HResource) null, "Package IP_Group"); // u (f, cp): TRUE
collapseTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2); // M (Q, cp)
collapseTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Simulation ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 3); // M (Q, cp)
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Block Diagram ;  ;  ; false ;  ;  ; ", 5); // M (Q, cp)
collapseTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Block Diagram ;  ;  ; false ;  ;  ; ", 5); // M (Q, cp)
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "UI Layout ;  ;  ; false ;  ;  ; ", 4); // M (Q, cp)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// Elapsed time: 27 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "IP Catalog", 1); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System", 0); // k (j, cp)
// Tcl Message: current_project fft_module 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: delete_bd_objs [get_bd_intf_nets fft_butterlfy_ip_0_M00_AXIS] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_cells fft_butterlfy_ip_0] 
// Run Command: PAResourceCommand.PACommandNames_SAVE_RSB_DESIGN
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: save_bd_design 
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  Wrote  : <C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/ui/bd_4e94936d.ui>  
// Elapsed time: 18 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "IP Catalog", 1); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System", 0); // k (j, cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (Q, cp)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cp): No Implementation Results Available: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (cp):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("No Implementation Results Available"); // A (cp)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (cp): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Launch Runs"); // f (cp)
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// bx (cp):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 6 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/sim/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hdl/FFT_Zynq_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq.hwh Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq_bd.tcl Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.hwdef 
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP FFT_Zynq_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 12.422 MB. 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// [GUI Memory]: 368 MB (+3981kb) [01:12:48]
// Tcl Message: [Fri Jun  4 22:41:48 2021] Launched synth_1... Run output will be captured here: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/runme.log [Fri Jun  4 22:41:48 2021] Launched impl_1... Run output will be captured here: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/impl_1/runme.log 
// aX (cp): Launch Run Critical Messages: addNotify
// Elapsed time: 10 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (aX)
dismissDialog("Launch Run Critical Messages"); // aX (cp)
selectButton(PAResourceQtoS.SystemBuilderView_ADD_IP, "System_RSB_ADD_IP"); // B (f, cp)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "fft"); // OverlayTextField (ay, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_butterlfy_ip_v1.0", 1, "fft_butterlfy_ip_v1.0", 0, false); // O (Q, ResizableWindow)
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 fft_butterlfy_ip_0 
// Tcl Message: endgroup 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_intf_net [get_bd_intf_pins fft_butterlfy_ip_0/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] 
// TclEventType: RUN_COMPLETED
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_intf_net [get_bd_intf_pins fft_butterlfy_ip_0/S00_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] 
// Elapsed time: 20 seconds
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_CONNECTION_AUTOMATION, "Run Connection Automation"); // h (ct, cp)
// w (cp): Run Connection Automation: addNotify
selectCheckBoxTree(PAResourceAtoD.ApplyRSBMultiAutomationDialog_CHECKBOX_TREE, "[All Automation (2 out of 2 selected), fft_butterlfy_ip_0]", 1, true, true, ui.utils.TriState.True); // K (Q, w) - Node
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (w)
dismissDialog("Run Connection Automation"); // w (cp)
// Tcl Message: startgroup 
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins fft_butterlfy_ip_0/m00_axis_aclk] 
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins fft_butterlfy_ip_0/s00_axis_aclk] 
// Tcl Message: endgroup 
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ah (cp): Bitstream Generation Completed: addNotify
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 226ms to process. Increasing delay to 2000 ms.
// Elapsed time: 229 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cp)
// Run Command: PAResourceCommand.PACommandNames_SAVE_RSB_DESIGN
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: save_bd_design 
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  Wrote  : <C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/ui/bd_4e94936d.ui>  
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci)]", 10, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v)]", 2, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v)]", 2, true, false, false, false, true, false); // B (D, cp) - Popup Trigger - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd)]", 3, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd)]", 3, true, false, false, false, true, false); // B (D, cp) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // af (al, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_CREATE_TOP_HDL
// a (cp): Create HDL Wrapper: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (a)
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Create HDL Wrapper"); // a (cp)
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// bx (cp):  Create HDL Wrapper : addNotify
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: make_wrapper -files [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] -top 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/sim/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hdl/FFT_Zynq_wrapper.v 
dismissDialog("Create HDL Wrapper"); // bx (cp)
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci)]", 6, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci)]", 6, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci)]", 6, false, false, false, false, false, true); // B (D, cp) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// HOptionPane Warning: ''FFT_Zynq_fft_butterlfy_ip_0_0.xci' IP is part of a block design. Please use the block design 'FFT_Zynq' to customize the IP. (Re-customize IP)'
// 'B' command handler elapsed time: 3 seconds
selectButton("PAResourceQtoS.RecustomizeCore_THIS_IP_PART_OF_BLOCK_DESIGN_OK", "OK"); // JButton (C, I)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci)]", 6, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (Q, cp)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cp): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (cp):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A (cp)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (cp): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cw' command handler elapsed time: 3 seconds
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Launch Runs"); // f (cp)
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// bx (cp):  Generate Bitstream : addNotify
// TclEventType: FILE_SET_CHANGE
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 6 
// Tcl Message: INFO: [BD 41-1662] The design 'FFT_Zynq.bd' is already validated. Therefore parameter propagation will not be re-run. 
// Tcl Message: VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/sim/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hdl/FFT_Zynq_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M . INFO: [BD 41-1029] Generation completed for the IP Integrator block fft_butterlfy_ip_0 . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq.hwh Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq_bd.tcl Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.hwdef 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJ_DESIGN_MODE_SET
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP FFT_Zynq_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 12.422 MB. 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Fri Jun  4 22:47:06 2021] Launched FFT_Zynq_fft_butterlfy_ip_0_0_synth_1, synth_1... Run output will be captured here: FFT_Zynq_fft_butterlfy_ip_0_0_synth_1: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/FFT_Zynq_fft_butterlfy_ip_0_0_synth_1/runme.log synth_1: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/runme.log [Fri Jun  4 22:47:06 2021] Launched impl_1... Run output will be captured here: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/impl_1/runme.log 
// Tcl Message: launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2494.914 ; gain = 0.000 
dismissDialog("Generate Bitstream"); // bx (cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci)]", 6); // B (D, cp)
// A (cp): Show IP Hierarchy: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// TclEventType: DG_GRAPH_STALE
dismissDialog("Show IP Hierarchy"); // A (cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,717 MB. GUI used memory: 200 MB. Current time: 6/4/21, 10:47:11 PM CEST
// TclEventType: RUN_FAILED
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.sv)]", 7); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.sv), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv)]", 8); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.sv), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv)]", 11); // B (D, cp)
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.sv), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), Adress_Change : xil_defaultlib.Reverse_Input_Data_Adress]", 12, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.sv), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), First_Stage : xil_defaultlib.Simplified_fft_stage]", 13, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.sv), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), xil_defaultlib.FFT_STAGE]", 14, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.sv), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), First_Stage : xil_defaultlib.Simplified_fft_stage]", 13, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.sv), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), Adress_Change : xil_defaultlib.Reverse_Input_Data_Adress]", 12, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.sv), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), Adress_Change : xil_defaultlib.Reverse_Input_Data_Adress]", 12, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.sv), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), Adress_Change : xil_defaultlib.Reverse_Input_Data_Adress]", 12, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), First_Stage : Simplified_fft_stage (Simplified_fft_stage.sv)]", 6, true); // B (D, cp) - Node
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2); // M (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true); // M (Q, cp) - Node
// Tcl Message: current_project edit_fft_butterlfy_ip_v1_0 
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Simulation ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 7); // M (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv ;  ; systemVerilogSource ; false ; false ;  ; xilinx_verilogsynthesis", 3, "../edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv", 0, false); // M (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true); // M (Q, cp) - Node
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true, false, false, false, true, false); // M (Q, cp) - Popup Trigger - Node
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_FILES, "Add Files..."); // af (al, cp)
// j (cp): Add IP Files (Verilog Synthesis): addNotify
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, j)
// Elapsed time: 17 seconds
dismissFileChooser();
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (j)
dismissDialog("Add IP Files (Verilog Synthesis)"); // j (cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "src/fft_butterlfy_ip_v1_0_S00_AXIS.sv ;  ; systemVerilogSource ; false ; false ;  ; xilinx_verilogbehavioralsimulation", 10, "src/fft_butterlfy_ip_v1_0_S00_AXIS.sv", 0, false); // M (Q, cp)
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: ipx::add_file src/fft_butterlfy_ip_v1_0_S00_AXIS.sv [ipx::get_file_groups bd_tcl -of_objects [ipx::current_core]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true); // M (Q, cp) - Node
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true, false, false, false, true, false); // M (Q, cp) - Popup Trigger - Node
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_FILES, "Add Files..."); // af (al, cp)
// j (cp): Add IP Files (Verilog Synthesis): addNotify
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, j)
// Elapsed time: 20 seconds
setFileChooser("C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Im_Factor_ROM_Memory/ip/Phase_Im_Factor_ROM_Memory/Phase_Im_Factor_ROM_Memory.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, j)
selectCheckBox(PAResourceQtoS.SrcChooserPanel_MAKE_LOCAL_COPY_OF_THESE_SOURCES_INTO, "Copy sources into IP Directory", true); // g (l, j): TRUE
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, j)
setFileChooser("C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Re_Factor_ROM_Memory/ip/Phase_Re_Factor_ROM_Memory/Phase_Re_Factor_ROM_Memory.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, j)
// Elapsed time: 15 seconds
setFileChooser("C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (j)
dismissDialog("Add IP Files (Verilog Synthesis)"); // j (cp)
// j (cp): Add IP Files (Verilog Synthesis): addNotify
// bV (j): Import Source Conflicts: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (bV)
dismissDialog("Import Source Conflicts"); // bV (j)
// Tcl Message: file copy C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Im_Factor_ROM_Memory/ip/Phase_Im_Factor_ROM_Memory/Phase_Im_Factor_ROM_Memory.xci c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src 
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: ipx::add_file c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Phase_Im_Factor_ROM_Memory.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: set_property type xci [ipx::get_files src/Phase_Im_Factor_ROM_Memory.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: file copy C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Re_Factor_ROM_Memory/ip/Phase_Re_Factor_ROM_Memory/Phase_Re_Factor_ROM_Memory.xci c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src 
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: ipx::add_file c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Phase_Re_Factor_ROM_Memory.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: set_property type xci [ipx::get_files src/Phase_Re_Factor_ROM_Memory.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: file copy C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src 
// Tcl Message: error copying "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" to "c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/s_mult_rtl.sv": file already exists 
// CommandFailedException: ERROR: [Common 17-69] Command failed: error copying "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" to "c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/s_mult_rtl.sv": file already exists 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Elapsed time: 14 seconds
selectButton(PAResourceCommand.PACommandNames_PACKAGER_ADD_FILE_GROUP, "Package IP_packager_add_file_group"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_ADD_FILE_GROUP
// a (cp): Add File Group: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (a)
dismissDialog("Add File Group"); // a (cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true); // M (Q, cp) - Node
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true, false, false, false, true, false); // M (Q, cp) - Popup Trigger - Node
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_FILES, "Add Files..."); // af (al, cp)
// j (cp): Add IP Files (Verilog Synthesis): addNotify
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, j)
setFileChooser("C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv");
selectCheckBox(PAResourceQtoS.SrcChooserPanel_MAKE_LOCAL_COPY_OF_THESE_SOURCES_INTO, "Copy sources into IP Directory", true); // g (l, j): TRUE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (j)
dismissDialog("Add IP Files (Verilog Synthesis)"); // j (cp)
// Tcl Message: file copy C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src 
// Tcl Message: error copying "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" to "c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/s_mult_rtl.sv": file already exists 
// CommandFailedException: ERROR: [Common 17-69] Command failed: error copying "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" to "c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/s_mult_rtl.sv": file already exists 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "src/Phase_Re_Factor_ROM_Memory.xci ;  ; xci ; false ; false ;  ; xilinx_verilogsynthesis", 8, "src/Phase_Re_Factor_ROM_Memory.xci", 0, false); // M (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true); // M (Q, cp) - Node
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true, false, false, false, true, false); // M (Q, cp) - Popup Trigger - Node
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_FILES, "Add Files..."); // af (al, cp)
// j (cp): Add IP Files (Verilog Synthesis): addNotify
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, j)
setFileChooser("C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv");
selectCheckBox(PAResourceQtoS.SrcChooserPanel_MAKE_LOCAL_COPY_OF_THESE_SOURCES_INTO, "Copy sources into IP Directory", true); // g (l, j): TRUE
selectCheckBox(PAResourceQtoS.SrcChooserPanel_SCAN_AND_ADD_RTL_INCLUDE_FILES_INTO, "Scan and add RTL include files into project", true); // g (l, j): TRUE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (j)
dismissDialog("Add IP Files (Verilog Synthesis)"); // j (cp)
// Tcl Message: file copy C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src 
// Tcl Message: error copying "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" to "c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/s_mult_rtl.sv": file already exists 
// CommandFailedException: ERROR: [Common 17-69] Command failed: error copying "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" to "c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/s_mult_rtl.sv": file already exists 
selectButton(PAResourceItoN.MessageBanner_SEE_LIST_OF_WARNING_MESSAGES, "1 warning"); // h (M, cp)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // ar (Q, cp)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (c, cp)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 7 [ipx::current_core] 
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
selectButton("PAResourceQtoS.ReviewContentPanel_FINISHED_PACKAGING_SUCCESSFULLY_DO_No", "No"); // JButton (C, I)
selectButton(PAResourceOtoP.PlanAheadTab_REFRESH_IP_CATALOG, "Refresh IP Catalog"); // h (cQ, cp)
// Tcl Message: current_project fft_module 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// bx (cp):  Refresh IP Catalog : addNotify
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog -rebuild -scan_changes 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'. 
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status 
// Tcl Message: current_project edit_fft_butterlfy_ip_v1_0 
dismissDialog("Refresh IP Catalog"); // bx (cp)
// Tcl Message: ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design. 
// Tcl Message: ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. 
// Tcl Message: ERROR: [#UNDEF] Tcl Error in evaluating proc can_apply_rule : ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design. 
// Tcl Message: ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. 
// Tcl Message: ERROR: [#UNDEF] Tcl Error in evaluating proc can_apply_rule : ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design. 
// Tcl Message: ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. 
selectButton(PAResourceQtoS.SystemTab_UPGRADE_LATER, "Upgrade Later"); // h (cQ, cp)
selectButton(PAResourceQtoS.SystemTab_SHOW_IP_STATUS, "Show IP Status"); // h (cQ, cp)
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (g, cp)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// Tcl Message: current_project fft_module 
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// bx (cp):  Upgrade IP : addNotify
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// Tcl Message: upgrade_ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 [get_ips  FFT_Zynq_fft_butterlfy_ip_0_0] -log ip_upgrade.log 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd' 
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded FFT_Zynq_fft_butterlfy_ip_0_0 (fft_butterlfy_ip_v1.0 1.0) from revision 6 to revision 7 
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips FFT_Zynq_fft_butterlfy_ip_0_0] -no_script -sync -force -quiet 
// aI (cp): Generate Output Products: addNotify
selectButton("PAResourceTtoZ.UpgradeIP_IP_UPGRADE_COMPLETED_OK", "OK"); // JButton (C, I)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// bx (cp):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// Tcl Message: generate_target all [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/sim/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hdl/FFT_Zynq_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M . 
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ERROR: [IP_Flow 19-98] Generation of the IP CORE failed. Cannot upgrade to invalid target '' ERROR: [BD 41-1030] Generation failed for the IP Integrator block fft_butterlfy_ip_0  
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq.hwh 
// Tcl Message: Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq_bd.tcl Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.hwdef 
// Tcl Message: generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2494.914 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'generate_target' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.  
// a (cp): Critical Messages: addNotify
// Elapsed time: 12 seconds
dismissDialog("Managing Output Products"); // bx (cp)
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.v)]", 7); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.v), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv)]", 8); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.v), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv)]", 11); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), Phase_Re_Factor_ROM_Memory (Phase_Re_Factor_ROM_Memory.xci)]", 16, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), Phase_Im_Factor_ROM_Memory (Phase_Im_Factor_ROM_Memory.xci)]", 15, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), Phase_Re_Factor_ROM_Memory (Phase_Re_Factor_ROM_Memory.xci)]", 16, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_0 (FFT_Zynq_fft_butterlfy_ip_0_0.xci), Phase_Im_Factor_ROM_Memory (Phase_Im_Factor_ROM_Memory.xci)]", 15, false); // B (D, cp)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // ar (Q, cp)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // ar (Q, cp)
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2); // M (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true); // M (Q, cp) - Node
// Tcl Message: current_project edit_fft_butterlfy_ip_v1_0 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true, false, false, false, true, false); // M (Q, cp) - Popup Trigger - Node
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_FILES, "Add Files..."); // af (al, cp)
// j (cp): Add IP Files (Verilog Synthesis): addNotify
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, j)
setFileChooser("C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv");
selectCheckBox(PAResourceQtoS.SrcChooserPanel_SCAN_AND_ADD_RTL_INCLUDE_FILES_INTO, "Scan and add RTL include files into project", false); // g (l, j): FALSE
selectCheckBox(PAResourceQtoS.SrcChooserPanel_MAKE_LOCAL_COPY_OF_THESE_SOURCES_INTO, "Copy sources into IP Directory", true); // g (l, j): TRUE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (j)
dismissDialog("Add IP Files (Verilog Synthesis)"); // j (cp)
// Tcl Message: file copy C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src 
// Tcl Message: error copying "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" to "c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Reverse_Input_Data_Adress.sv": file already exists 
// CommandFailedException: ERROR: [Common 17-69] Command failed: error copying "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" to "c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Reverse_Input_Data_Adress.sv": file already exists 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true); // M (Q, cp) - Node
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "src/fft_butterlfy_ip_v1_0_S00_AXIS.sv ;  ; systemVerilogSource ; false ; false ;  ; xilinx_verilogsynthesis", 5, "src/fft_butterlfy_ip_v1_0_S00_AXIS.sv", 0, false); // M (Q, cp)
selectButton(PAResourceCommand.PACommandNames_PACKAGER_ADD_FILE_GROUP, "Package IP_packager_add_file_group"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_ADD_FILE_GROUP
// a (cp): Add File Group: addNotify
selectTree(PAResourceAtoD.AddFileGroupDialog_FILE_GROUP_TABLE, "[File Group, Standard]", 1, false); // h (Q, a)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (a)
// TclEventType: PACKAGER_OBJECT_ADD
// 'b' command handler elapsed time: 4 seconds
// Tcl Message: ipx::add_file_group -type synthesis {} [ipx::current_core] 
dismissDialog("Add File Group"); // a (cp)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Synthesis ;  ;  ; false ;  ;  ; ", 1, "Synthesis", 0, false); // M (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Synthesis ;  ;  ; false ;  ;  ; ", 1, "Synthesis", 0, false, false, false, false, true, false); // M (Q, cp) - Popup Trigger
selectMenu(PAResourceEtoH.FileGroupFacetTable_COPY_TO, "Copy To"); // ac (al, cp)
selectMenu(PAResourceEtoH.FileGroupFacetTable_COPY_TO, "Copy To"); // ac (al, cp)
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE_GROUP, "Remove File Group"); // af (al, cp)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file_group xilinx_anylanguagesynthesis [ipx::current_core] 
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2); // M (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true); // M (Q, cp) - Node
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true, false, false, false, true, false); // M (Q, cp) - Popup Trigger - Node
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_FILES, "Add Files..."); // af (al, cp)
// j (cp): Add IP Files (Verilog Synthesis): addNotify
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, j)
setFileChooser("C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (j)
// TclEventType: PACKAGER_OBJECT_ADD
dismissDialog("Add IP Files (Verilog Synthesis)"); // j (cp)
// Tcl Message: ipx::add_file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: set_property type systemVerilogSource [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property library_name xil_defaultlib [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true); // M (Q, cp) - Node
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true, false, false, false, true, false); // M (Q, cp) - Popup Trigger - Node
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_FILES, "Add Files..."); // af (al, cp)
// j (cp): Add IP Files (Verilog Synthesis): addNotify
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, j)
setFileChooser("C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (j)
// TclEventType: PACKAGER_OBJECT_ADD
dismissDialog("Add IP Files (Verilog Synthesis)"); // j (cp)
// Tcl Message: ipx::add_file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// j (cp): Add IP Files (Verilog Synthesis): addNotify
// bx (j):  Add Sources  : addNotify
// Tcl Message: set_property type systemVerilogSource [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property library_name xil_defaultlib [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
dismissDialog("Add Sources"); // bx (j)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // ar (Q, cp)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (c, cp)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 8 [ipx::current_core] 
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
selectButton("PAResourceQtoS.ReviewContentPanel_FINISHED_PACKAGING_SUCCESSFULLY_DO_No", "No"); // JButton (C, I)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // ar (Q, cp)
selectButton(PAResourceItoN.MessageBanner_SEE_LIST_OF_WARNING_MESSAGES, "2 warnings"); // h (M, cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,752 MB. GUI used memory: 218 MB. Current time: 6/4/21, 10:52:51 PM CEST
// Elapsed time: 17 seconds
selectButton(PAResourceQtoS.SystemTab_SHOW_IP_STATUS, "Show IP Status"); // h (cQ, cp)
 // selectButton(PAResourceItoN.IPStatusTablePanel_MORE_INFO, "Upgrade IP"); // N (B, cp)
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "/fft_butterlfy_ip_0 ; true ; FFT_Zynq_fft_butterlfy_ip_0_0 [fft_butterlfy_ip_v1.0] (IP revision change. IP definition 'fft_butterlfy_ip_v1.0 (1.0)' changed on disk) ; FFT_Zynq_fft_butterlfy_ip_0_0 [fft_butterlfy_ip_v1.0] (IP revision change. IP definition 'fft_butterlfy_ip_v1.0 (1.0)' changed on disk) ;  ; fft_butterlfy_ip_v1.0 ; 1.0 (Rev. 6) ; 1.0 (Rev. 7) ; FFT_Zynq_fft_butterlfy_ip_0_0 [fft_butterlfy_ip_v1.0] (IP revision change. IP definition 'fft_butterlfy_ip_v1.0 (1.0)' changed on disk) ; xc7z020clg484-1", 1, "FFT_Zynq_fft_butterlfy_ip_0_0 [fft_butterlfy_ip_v1.0] (IP revision change. IP definition 'fft_butterlfy_ip_v1.0 (1.0)' changed on disk)", 3, false); // B (Q, cp)
// Tcl Message: current_project fft_module 
selectButton(PAResourceQtoS.SystemTab_SHOW_IP_STATUS, "Show IP Status"); // h (cQ, cp)
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // h (cQ, cp)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// bx (cp):  Report IP Status : addNotify
// Tcl Message: report_ip_status -name ip_status  
dismissDialog("Report IP Status"); // bx (cp)
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (g, cp)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// bx (cp):  Upgrade IP : addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: upgrade_ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 [get_ips  FFT_Zynq_fft_butterlfy_ip_0_0] -log ip_upgrade.log 
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd' 
// Tcl Message: INFO: [IP_Flow 19-1972] Upgraded FFT_Zynq_fft_butterlfy_ip_0_0 from fft_butterlfy_ip_v1.0 1.0 to fft_butterlfy_ip_v1.0 1.0 
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips FFT_Zynq_fft_butterlfy_ip_0_0] -no_script -sync -force -quiet 
// aI (cp): Generate Output Products: addNotify
selectButton("PAResourceTtoZ.UpgradeIP_IP_UPGRADE_COMPLETED_OK", "OK"); // JButton (C, I)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// bx (cp):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// Tcl Message: generate_target all [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// [Engine Memory]: 1,819 MB (+22198kb) [01:24:17]
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/sim/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hdl/FFT_Zynq_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M . 
// Tcl Message: ERROR: [IP_Flow 19-98] Generation of the IP CORE failed. Cannot upgrade to invalid target '' ERROR: [BD 41-1030] Generation failed for the IP Integrator block fft_butterlfy_ip_0  
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq.hwh 
// Tcl Message: Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq_bd.tcl Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.hwdef 
// Tcl Message: ERROR: [Common 17-39] 'generate_target' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.  
// TclEventType: FILE_SET_CHANGE
// a (cp): Critical Messages: addNotify
// TclEventType: FILE_SET_CHANGE
dismissDialog("Managing Output Products"); // bx (cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,819 MB. GUI used memory: 218 MB. Current time: 6/4/21, 10:53:21 PM CEST
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cp)
selectButton(PAResourceOtoP.PlanAheadTab_REFRESH_IP_CATALOG, "Refresh IP Catalog"); // h (cQ, cp)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: IP_LOCK_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog -rebuild -scan_changes 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'. 
// TclEventType: IP_SUMMARY_RESULTS
// bx (cp):  Refresh IP Catalog : addNotify
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status 
dismissDialog("Refresh IP Catalog"); // bx (cp)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: delete_bd_objs [get_bd_intf_nets fft_butterlfy_ip_0_M00_AXIS] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_cells fft_butterlfy_ip_0] 
// Elapsed time: 13 seconds
selectButton(PAResourceQtoS.SystemBuilderView_ADD_IP, "System_RSB_ADD_IP"); // B (f, cp)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "fft"); // OverlayTextField (ay, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_butterlfy_ip_v1.0", 1, "fft_butterlfy_ip_v1.0", 0, false); // O (Q, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_butterlfy_ip_v1.0", 1, "fft_butterlfy_ip_v1.0", 0, false); // O (Q, ResizableWindow)
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 fft_butterlfy_ip_0 
// Tcl Message: endgroup 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_intf_net [get_bd_intf_pins fft_butterlfy_ip_0/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_intf_net [get_bd_intf_pins fft_butterlfy_ip_0/S00_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] 
// Elapsed time: 13 seconds
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_CONNECTION_AUTOMATION, "Run Connection Automation"); // h (ct, cp)
// w (cp): Run Connection Automation: addNotify
selectCheckBoxTree(PAResourceAtoD.ApplyRSBMultiAutomationDialog_CHECKBOX_TREE, "[All Automation (2 out of 2 selected), fft_butterlfy_ip_0]", 1, true, true, ui.utils.TriState.True); // K (Q, w) - Node
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (w)
dismissDialog("Run Connection Automation"); // w (cp)
// bx (cp):  Run Connection Automation : addNotify
// Tcl Message: startgroup 
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins fft_butterlfy_ip_0/m00_axis_aclk] 
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins fft_butterlfy_ip_0/s00_axis_aclk] 
// Tcl Message: endgroup 
dismissDialog("Run Connection Automation"); // bx (cp)
// Run Command: PAResourceCommand.PACommandNames_SAVE_RSB_DESIGN
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: save_bd_design 
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  Wrote  : <C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/ui/bd_4e94936d.ui>  
// Elapsed time: 17 seconds
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // h (cQ, cp)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status  
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (Q, cp)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cp): No Implementation Results Available: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (cp):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("No Implementation Results Available"); // A (cp)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (cp): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cw' command handler elapsed time: 3 seconds
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Launch Runs"); // f (cp)
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// bx (cp):  Generate Bitstream : addNotify
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 6 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/sim/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hdl/FFT_Zynq_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M . 
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ERROR: [IP_Flow 19-98] Generation of the IP CORE failed. Cannot upgrade to invalid target '' ERROR: [BD 41-1030] Generation failed for the IP Integrator block fft_butterlfy_ip_0  
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq.hwh 
// Tcl Message: Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq_bd.tcl Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.hwdef 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJ_DESIGN_MODE_SET
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP FFT_Zynq_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 12.422 MB. 
// TclEventType: RUN_ADD
// Tcl Message: ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.  
// aX (cp): Launch Run Critical Messages: addNotify
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 15 seconds
dismissDialog("Launch Run Critical Messages"); // aX (cp)
selectButton(PAResourceQtoS.SystemTab_UPGRADE_LATER, "Upgrade Later"); // h (cQ, cp)
selectButton("PAResourceQtoS.SystemTab_YOU_SHOULD_UPGRADE_IP_LATER_USING_OK", "OK"); // JButton (C, I)
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // h (cQ, cp)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status  
 // selectButton(PAResourceItoN.IPStatusTablePanel_MORE_INFO, "Upgrade IP or repackage component"); // N (B, cp)
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "/fft_butterlfy_ip_0 ; true ; FFT_Zynq_fft_butterlfy_ip_0_1 [fft_butterlfy_ip_v1.0] (IP contains locked subcore) ; FFT_Zynq_fft_butterlfy_ip_0_1 [fft_butterlfy_ip_v1.0] (IP contains locked subcore) ;  ; fft_butterlfy_ip_v1.0 ; 1.0 (Rev. 8) ; 1.0 (Rev. 8) ; FFT_Zynq_fft_butterlfy_ip_0_1 [fft_butterlfy_ip_v1.0] (IP contains locked subcore) ; xc7z020clg484-1", 1, "FFT_Zynq_fft_butterlfy_ip_0_1 [fft_butterlfy_ip_v1.0] (IP contains locked subcore)", 3, false); // B (Q, cp)
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (g, cp)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RUN_DELETE
// bx (cp):  Upgrade IP : addNotify
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// Tcl Message: upgrade_ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 [get_ips  FFT_Zynq_fft_butterlfy_ip_0_1] -log ip_upgrade.log 
// Tcl Message: Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd' 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: INFO: [IP_Flow 19-1972] Upgraded FFT_Zynq_fft_butterlfy_ip_0_1 from fft_butterlfy_ip_v1.0 1.0 to fft_butterlfy_ip_v1.0 1.0 
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips FFT_Zynq_fft_butterlfy_ip_0_1] -no_script -sync -force -quiet 
// aI (cp): Generate Output Products: addNotify
selectButton("PAResourceTtoZ.UpgradeIP_IP_UPGRADE_COMPLETED_OK", "OK"); // JButton (C, I)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// bx (cp):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/sim/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hdl/FFT_Zynq_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M . 
// Tcl Message: ERROR: [IP_Flow 19-98] Generation of the IP CORE failed. Cannot upgrade to invalid target '' ERROR: [BD 41-1030] Generation failed for the IP Integrator block fft_butterlfy_ip_0  
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq.hwh 
// Tcl Message: Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq_bd.tcl Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.hwdef 
// Tcl Message: ERROR: [Common 17-39] 'generate_target' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.  
// a (cp): Critical Messages: addNotify
dismissDialog("Managing Output Products"); // bx (cp)
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 1,848 MB. GUI used memory: 220 MB. Current time: 6/4/21, 10:55:06 PM CEST
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_1 (FFT_Zynq_fft_butterlfy_ip_0_1.xci)]", 6); // B (D, cp)
// A (cp): Show IP Hierarchy: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// TclEventType: DG_GRAPH_STALE
dismissDialog("Show IP Hierarchy"); // A (cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_1 (FFT_Zynq_fft_butterlfy_ip_0_1.xci)]", 6, false); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_1 (FFT_Zynq_fft_butterlfy_ip_0_1.xci), fft_wrap (s_mult_rtl.sv)]", 8); // B (D, cp)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_1 (FFT_Zynq_fft_butterlfy_ip_0_1.xci), fft_wrap (s_mult_rtl.sv)]", 8); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_1 (FFT_Zynq_fft_butterlfy_ip_0_1.xci), FFT_Zynq_fft_butterlfy_ip_0_1 (FFT_Zynq_fft_butterlfy_ip_0_1.sv)]", 7); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_1 (FFT_Zynq_fft_butterlfy_ip_0_1.xci), FFT_Zynq_fft_butterlfy_ip_0_1 (FFT_Zynq_fft_butterlfy_ip_0_1.sv), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv)]", 8); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_1 (FFT_Zynq_fft_butterlfy_ip_0_1.xci), FFT_Zynq_fft_butterlfy_ip_0_1 (FFT_Zynq_fft_butterlfy_ip_0_1.sv), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv)]", 11); // B (D, cp)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_1 (FFT_Zynq_fft_butterlfy_ip_0_1.xci), FFT_Zynq_fft_butterlfy_ip_0_1 (FFT_Zynq_fft_butterlfy_ip_0_1.sv), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv)]", 11); // B (D, cp)
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2); // M (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true); // M (Q, cp) - Node
// Tcl Message: current_project edit_fft_butterlfy_ip_v1_0 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv ;  ; systemVerilogSource ; false ; false ;  ; xilinx_verilogsynthesis", 3, "../edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv", 0, false); // M (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true); // M (Q, cp) - Node
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true, false, false, false, true, false); // M (Q, cp) - Popup Trigger - Node
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_FILES, "Add Files..."); // af (al, cp)
// j (cp): Add IP Files (Verilog Synthesis): addNotify
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, j)
String[] filenames29306 = {"C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv", "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv"};
setFileChooser(filenames29306);
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (j)
// TclEventType: PACKAGER_OBJECT_ADD
dismissDialog("Add IP Files (Verilog Synthesis)"); // j (cp)
// Tcl Message: ipx::add_file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: set_property type systemVerilogSource [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property library_name xil_defaultlib [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: ipx::add_file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: set_property type systemVerilogSource [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property library_name xil_defaultlib [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true); // M (Q, cp) - Node
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceItoN.MessageBanner_SEE_LIST_OF_WARNING_MESSAGES, "4 warnings"); // h (M, cp)
selectButton(PAResourceItoN.MessageBanner_SEE_LIST_OF_INFO_MESSAGES, "1 info message"); // h (M, cp)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // ar (Q, cp)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (c, cp)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 9 [ipx::current_core] 
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
selectButton("PAResourceQtoS.ReviewContentPanel_FINISHED_PACKAGING_SUCCESSFULLY_DO_No", "No"); // JButton (C, I)
selectButton(PAResourceOtoP.PlanAheadTab_REFRESH_IP_CATALOG, "Refresh IP Catalog"); // h (cQ, cp)
// Tcl Message: current_project fft_module 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// bx (cp):  Refresh IP Catalog : addNotify
// TclEventType: IP_LOCK_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: IP_LOCK_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog -rebuild -scan_changes 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'. 
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status 
// Tcl Message: current_project edit_fft_butterlfy_ip_v1_0 
dismissDialog("Refresh IP Catalog"); // bx (cp)
// Tcl Message: ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design. 
// Tcl Message: ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. 
// Tcl Message: ERROR: [#UNDEF] Tcl Error in evaluating proc can_apply_rule : ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design. 
// Tcl Message: ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. 
// Tcl Message: ERROR: [#UNDEF] Tcl Error in evaluating proc can_apply_rule : ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design. 
// Tcl Message: ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors. 
// Elapsed time: 10 seconds
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (g, cp)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// Tcl Message: current_project fft_module 
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// bx (cp):  Upgrade IP : addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: upgrade_ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 [get_ips  FFT_Zynq_fft_butterlfy_ip_0_1] -log ip_upgrade.log 
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd' 
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded FFT_Zynq_fft_butterlfy_ip_0_1 (fft_butterlfy_ip_v1.0 1.0) from revision 8 to revision 9 
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips FFT_Zynq_fft_butterlfy_ip_0_1] -no_script -sync -force -quiet 
// aI (cp): Generate Output Products: addNotify
selectButton("PAResourceTtoZ.UpgradeIP_IP_UPGRADE_COMPLETED_OK", "OK"); // JButton (C, I)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// bx (cp):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// Tcl Message: generate_target all [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 1,911 MB. GUI used memory: 233 MB. Current time: 6/4/21, 10:56:56 PM CEST
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/sim/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hdl/FFT_Zynq_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M . 
// TclEventType: IP_LOCK_CHANGE
// [Engine Memory]: 1,911 MB (+1205kb) [01:28:02]
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ERROR: [IP_Flow 19-98] Generation of the IP CORE failed. Cannot upgrade to invalid target '' ERROR: [BD 41-1030] Generation failed for the IP Integrator block fft_butterlfy_ip_0  
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq.hwh 
// Tcl Message: Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq_bd.tcl Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.hwdef 
// Tcl Message: generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3621.508 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'generate_target' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.  
// a (cp): Critical Messages: addNotify
// Elapsed time: 12 seconds
dismissDialog("Managing Output Products"); // bx (cp)
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 16 seconds
dismissDialog("Critical Messages"); // a (cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_1 (FFT_Zynq_fft_butterlfy_ip_0_1.xci), FFT_Zynq_fft_butterlfy_ip_0_1 (FFT_Zynq_fft_butterlfy_ip_0_1.sv), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv)]", 11); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_1 (FFT_Zynq_fft_butterlfy_ip_0_1.xci), FFT_Zynq_fft_butterlfy_ip_0_1 (FFT_Zynq_fft_butterlfy_ip_0_1.sv), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv)]", 14); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_Zynq_wrapper (FFT_Zynq_wrapper.v), FFT_Zynq_i : FFT_Zynq (FFT_Zynq.bd), FFT_Zynq (FFT_Zynq.v), fft_butterlfy_ip_0 : FFT_Zynq_fft_butterlfy_ip_0_1 (FFT_Zynq_fft_butterlfy_ip_0_1.xci), FFT_Zynq_fft_butterlfy_ip_0_1 (FFT_Zynq_fft_butterlfy_ip_0_1.sv), inst : fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv), Phase_Im_Factor_ROM_Memory (Phase_Im_Factor_ROM_Memory.xci)]", 16, false); // B (D, cp)
selectButton(PAResourceQtoS.SrcFilePropPanels_MORE_INFO, "more info"); // h (cQ, cp)
// Elapsed time: 11 seconds
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // h (cQ, cp)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status  
 // selectButton(PAResourceItoN.IPStatusTablePanel_MORE_INFO, "Upgrade IP or repackage component"); // N (B, cp)
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "/fft_butterlfy_ip_0 ; true ; FFT_Zynq_fft_butterlfy_ip_0_1 [fft_butterlfy_ip_v1.0] (IP contains locked subcore) ; FFT_Zynq_fft_butterlfy_ip_0_1 [fft_butterlfy_ip_v1.0] (IP contains locked subcore) ;  ; fft_butterlfy_ip_v1.0 ; 1.0 (Rev. 9) ; 1.0 (Rev. 9) ; FFT_Zynq_fft_butterlfy_ip_0_1 [fft_butterlfy_ip_v1.0] (IP contains locked subcore) ; xc7z020clg484-1", 1, "FFT_Zynq_fft_butterlfy_ip_0_1 [fft_butterlfy_ip_v1.0] (IP contains locked subcore)", 3, false); // B (Q, cp)
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (g, cp)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// bx (cp):  Upgrade IP : addNotify
// TclEventType: FILE_SET_CHANGE
// Tcl Message: upgrade_ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 [get_ips  FFT_Zynq_fft_butterlfy_ip_0_1] -log ip_upgrade.log 
// Tcl Message: Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd' 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: INFO: [IP_Flow 19-1972] Upgraded FFT_Zynq_fft_butterlfy_ip_0_1 from fft_butterlfy_ip_v1.0 1.0 to fft_butterlfy_ip_v1.0 1.0 
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips FFT_Zynq_fft_butterlfy_ip_0_1] -no_script -sync -force -quiet 
// aI (cp): Generate Output Products: addNotify
selectButton("PAResourceTtoZ.UpgradeIP_IP_UPGRADE_COMPLETED_OK", "OK"); // JButton (C, I)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// bx (cp):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/sim/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hdl/FFT_Zynq_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M . 
// Tcl Message: ERROR: [IP_Flow 19-98] Generation of the IP CORE failed. Cannot upgrade to invalid target '' ERROR: [BD 41-1030] Generation failed for the IP Integrator block fft_butterlfy_ip_0  
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq.hwh 
// Tcl Message: Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq_bd.tcl Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.hwdef 
// Tcl Message: ERROR: [Common 17-39] 'generate_target' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.  
// a (cp): Critical Messages: addNotify
dismissDialog("Managing Output Products"); // bx (cp)
// TclEventType: FILE_SET_CHANGE
dismissDialog("Critical Messages"); // a (cp)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // ar (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true); // M (Q, cp) - Node
// Tcl Message: current_project edit_fft_butterlfy_ip_v1_0 
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2); // M (Q, cp)
selectTreeTableHeader(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Library Name", 1); // M (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "src/Phase_Im_Factor_ROM_Memory.xci ;  ; xci ; false ; false ;  ; xilinx_verilogsynthesis", 7, "src/Phase_Im_Factor_ROM_Memory.xci", 0, false); // M (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "src/Phase_Re_Factor_ROM_Memory.xci ;  ; xci ; false ; false ;  ; xilinx_verilogsynthesis", 8, "src/Phase_Re_Factor_ROM_Memory.xci", 0, false, false, true, false, false, false); // M (Q, cp) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "src/Phase_Im_Factor_ROM_Memory.xci ;  ; xci ; false ; false ;  ; xilinx_verilogsynthesis", 7, "src/Phase_Im_Factor_ROM_Memory.xci", 0, false, false, false, false, true, false); // M (Q, cp) - Popup Trigger
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE, "Remove File"); // af (al, cp)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file src/Phase_Im_Factor_ROM_Memory.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file src/Phase_Re_Factor_ROM_Memory.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceCommand.PACommandNames_PACKAGER_ADD_FILE_GROUP, "Package IP_packager_add_file_group"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_ADD_FILE_GROUP
// a (cp): Add File Group: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (a)
dismissDialog("Add File Group"); // a (cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true); // M (Q, cp) - Node
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true, false, false, false, true, false); // M (Q, cp) - Popup Trigger - Node
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_FILES, "Add Files..."); // af (al, cp)
// j (cp): Add IP Files (Verilog Synthesis): addNotify
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, j)
setFileChooser("C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Im_Factor_ROM_Memory/ip/Phase_Im_Factor_ROM_Memory/Phase_Im_Factor_ROM_Memory.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, j)
setFileChooser("C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Re_Factor_ROM_Memory/ip/Phase_Re_Factor_ROM_Memory/Phase_Re_Factor_ROM_Memory.xci");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (j)
// TclEventType: PACKAGER_OBJECT_ADD
dismissDialog("Add IP Files (Verilog Synthesis)"); // j (cp)
// Tcl Message: ipx::add_file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Im_Factor_ROM_Memory/ip/Phase_Im_Factor_ROM_Memory/Phase_Im_Factor_ROM_Memory.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: set_property type xci [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Im_Factor_ROM_Memory/ip/Phase_Im_Factor_ROM_Memory/Phase_Im_Factor_ROM_Memory.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: ipx::add_file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Re_Factor_ROM_Memory/ip/Phase_Re_Factor_ROM_Memory/Phase_Re_Factor_ROM_Memory.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: set_property type xci [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Re_Factor_ROM_Memory/ip/Phase_Re_Factor_ROM_Memory/Phase_Re_Factor_ROM_Memory.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
selectButton(PAResourceEtoH.FileGroupFacetTable_REFRESH, (String) null); // B (f, cp)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceEtoH.FileGroupFacetTable_REFRESH, (String) null); // B (f, cp)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // ar (Q, cp)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (c, cp)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 10 [ipx::current_core] 
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
// bx (cp):  Package IP : addNotify
selectButton("PAResourceQtoS.ReviewContentPanel_FINISHED_PACKAGING_SUCCESSFULLY_DO_Yes", "Yes"); // JButton (C, I)
// Tcl Message: ipx::move_temp_component_back -component [ipx::current_core] 
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 1,926 MB. GUI used memory: 240 MB. Current time: 6/4/21, 10:58:57 PM CEST
// WARNING: HEventQueue.dispatchEvent() is taking  1028 ms.
// Tcl Message: close_project -delete 
dismissDialog("Remove Sources"); // aE (cp)
dismissDialog("Add Sources"); // c (cp)
dismissDialog("Add IP Files (Verilog Synthesis)"); // j (cp)
dismissDialog("Add IP Files (Verilog Synthesis)"); // j (cp)
dismissDialog("Package IP"); // bx (cp)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: IP_LOCK_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog -rebuild -repo_path c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0 
// Tcl Message: INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0' 
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (g, cp)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// bx (cp):  Upgrade IP : addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: upgrade_ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 [get_ips  FFT_Zynq_fft_butterlfy_ip_0_1] -log ip_upgrade.log 
// Tcl Message: Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd' 
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded FFT_Zynq_fft_butterlfy_ip_0_1 (fft_butterlfy_ip_v1.0 1.0) from revision 9 to revision 10 
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips FFT_Zynq_fft_butterlfy_ip_0_1] -no_script -sync -force -quiet 
// aI (cp): Generate Output Products: addNotify
selectButton("PAResourceTtoZ.UpgradeIP_IP_UPGRADE_COMPLETED_OK", "OK"); // JButton (C, I)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// bx (cp):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: generate_target all [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/sim/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hdl/FFT_Zynq_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M . 
// Tcl Message: ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s). ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'fft_butterlfy_ip_0'. Failed to generate 'Verilog Synthesis' outputs:  ERROR: [IP_Flow 19-98] Generation of the IP CORE failed. Failed to generate IP 'fft_butterlfy_ip_0'. Failed to generate 'Verilog Synthesis' outputs:  ERROR: [BD 41-1030] Generation failed for the IP Integrator block fft_butterlfy_ip_0  
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq.hwh Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq_bd.tcl Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.hwdef 
// Tcl Message: ERROR: [Common 17-39] 'generate_target' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.  
// a (cp): Critical Messages: addNotify
dismissDialog("Managing Output Products"); // bx (cp)
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cp)
expandTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "/fft_butterlfy_ip_0 ; true ; FFT_Zynq_fft_butterlfy_ip_0_1 [fft_butterlfy_ip_v1.0] (IP contains locked subcore) ; FFT_Zynq_fft_butterlfy_ip_0_1 [fft_butterlfy_ip_v1.0] (IP contains locked subcore) ;  ; fft_butterlfy_ip_v1.0 ; 1.0 (Rev. 9) ; 1.0 (Rev. 9) ; FFT_Zynq_fft_butterlfy_ip_0_1 [fft_butterlfy_ip_v1.0] (IP contains locked subcore) ; xc7z020clg484-1", 1); // B (Q, cp)
 // selectButton(PAResourceItoN.IPStatusTablePanel_MORE_INFO, "Move IP"); // N (B, cp)
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "Phase_Re_Factor_ROM_Memory ; false ; Phase_Re_Factor_ROM_Memory [Block Memory Generator] (Shared output directory) ; Phase_Re_Factor_ROM_Memory [Block Memory Generator] (Shared output directory) ; Phase_Re_Factor_ROM_Memory [Block Memory Generator] (Shared output directory) ; Block Memory Generator ; 8.4 (Rev. 2) ; 8.4 (Rev. 2) ; Phase_Re_Factor_ROM_Memory [Block Memory Generator] (Shared output directory) ; xc7z020clg484-1", 2, "Phase_Re_Factor_ROM_Memory [Block Memory Generator] (Shared output directory)", 3, false); // B (Q, cp)
 // selectButton(PAResourceItoN.IPStatusTablePanel_MORE_INFO, "Move IP"); // N (B, cp)
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "Phase_Im_Factor_ROM_Memory ; false ; Phase_Im_Factor_ROM_Memory [Block Memory Generator] (Shared output directory) ; Phase_Im_Factor_ROM_Memory [Block Memory Generator] (Shared output directory) ; Phase_Im_Factor_ROM_Memory [Block Memory Generator] (Shared output directory) ; Block Memory Generator ; 8.4 (Rev. 2) ; 8.4 (Rev. 2) ; Phase_Im_Factor_ROM_Memory [Block Memory Generator] (Shared output directory) ; xc7z020clg484-1", 3, "Phase_Im_Factor_ROM_Memory [Block Memory Generator] (Shared output directory)", 3, true); // B (Q, cp) - Node
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "Phase_Re_Factor_ROM_Memory ; false ; Phase_Re_Factor_ROM_Memory [Block Memory Generator] (Shared output directory) ; Phase_Re_Factor_ROM_Memory [Block Memory Generator] (Shared output directory) ; Phase_Re_Factor_ROM_Memory [Block Memory Generator] (Shared output directory) ; Block Memory Generator ; 8.4 (Rev. 2) ; 8.4 (Rev. 2) ; Phase_Re_Factor_ROM_Memory [Block Memory Generator] (Shared output directory) ; xc7z020clg484-1", 2, "false", 1, false); // B (Q, cp)
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "Phase_Re_Factor_ROM_Memory ; false ; Phase_Re_Factor_ROM_Memory [Block Memory Generator] (Shared output directory) ; Phase_Re_Factor_ROM_Memory [Block Memory Generator] (Shared output directory) ; Phase_Re_Factor_ROM_Memory [Block Memory Generator] (Shared output directory) ; Block Memory Generator ; 8.4 (Rev. 2) ; 8.4 (Rev. 2) ; Phase_Re_Factor_ROM_Memory [Block Memory Generator] (Shared output directory) ; xc7z020clg484-1", 2, "Phase_Re_Factor_ROM_Memory", 0, false); // B (Q, cp)
// Elapsed time: 403 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 390, 93, 1192, 340, false, false, false, true, false); // fS (k, cp) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // ac (al, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // ac (al, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC, "Customize Block..."); // af (al, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
// r (cp): Re-customize IP: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (r)
dismissDialog("Re-customize IP"); // r (cp)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 363, 102, 1192, 340, false, false, false, true, false); // fS (k, cp) - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // ac (al, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // af (al, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER
// k (cp): Edit in IP Packager: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (k)
// 'i' command handler elapsed time: 5 seconds
dismissDialog("Edit in IP Packager"); // k (cp)
// Elapsed time: 37 seconds
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "/fft_butterlfy_ip_0 ; true ; FFT_Zynq_fft_butterlfy_ip_0_1 [fft_butterlfy_ip_v1.0] (IP contains locked subcore) ; FFT_Zynq_fft_butterlfy_ip_0_1 [fft_butterlfy_ip_v1.0] (IP contains locked subcore) ;  ; fft_butterlfy_ip_v1.0 ; 1.0 (Rev. 9) ; 1.0 (Rev. 9) ; FFT_Zynq_fft_butterlfy_ip_0_1 [fft_butterlfy_ip_v1.0] (IP contains locked subcore) ; xc7z020clg484-1", 1, "/fft_butterlfy_ip_0", 0, false); // B (Q, cp)
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "/fft_butterlfy_ip_0 ; true ; FFT_Zynq_fft_butterlfy_ip_0_1 [fft_butterlfy_ip_v1.0] (IP contains locked subcore) ; FFT_Zynq_fft_butterlfy_ip_0_1 [fft_butterlfy_ip_v1.0] (IP contains locked subcore) ;  ; fft_butterlfy_ip_v1.0 ; 1.0 (Rev. 9) ; 1.0 (Rev. 9) ; FFT_Zynq_fft_butterlfy_ip_0_1 [fft_butterlfy_ip_v1.0] (IP contains locked subcore) ; xc7z020clg484-1", 1, "/fft_butterlfy_ip_0", 0, false, false, false, false, true, false); // B (Q, cp) - Popup Trigger
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "IP Catalog", 1); // k (j, cp)
// Elapsed time: 10 seconds
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "fft"); // OverlayTextField (ay, cp)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_butterlfy_ip_v1.0 ; AXI4-Stream ; Pre-Production ; Included ; xilinx.com:user:fft_butterlfy_ip:1.0", 2, "fft_butterlfy_ip_v1.0", 0, false); // O (Q, cp)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "fft_butterlfy_ip_v1.0 ; AXI4-Stream ; Pre-Production ; Included ; xilinx.com:user:fft_butterlfy_ip:1.0", 2, "fft_butterlfy_ip_v1.0", 0, false, false, false, false, true, false); // O (Q, cp) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // af (al, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER
// k (cp): Edit in IP Packager: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (k)
// bx (cp):  Edit in IP Packager : addNotify
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name fft_butterlfy_ip_v1_0_project -directory C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.tmp/fft_butterlfy_ip_v1_0_project c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/component.xml 
// Tcl Message: INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. Current project path is 'c:/users/vrael/desktop/fft_project/module_sim/fft_module/fft_module.tmp/fft_butterlfy_ip_v1_0_project' 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado_2018_3/Vivado/2018.3/data/ip'. 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  1921 ms.
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'. INFO: [IP_Flow 19-795] Syncing license key meta-data 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3621.508 ; gain = 0.000 
// 'i' command handler elapsed time: 8 seconds
dismissDialog("Edit in IP Packager"); // bx (cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // ar (Q, cp)
selectButton(PAResourceOtoP.PackagerStepContentPanel_MESSAGES, "2"); // h (r, cp)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
selectButton(PAResourceOtoP.PackagerStepContentPanel_MESSAGES, "2"); // h (r, cp)
// Elapsed time: 13 seconds
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [IP_Flow 19-3667] Component file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv' does not exist. The file is ignored.. ]", 2); // ah (Q, cp)
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, File Groups Wizard, [IP_Flow 19-530] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': Component file '../edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv' (c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/../edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv) does not exist.. ]", 6); // ah (Q, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv)]", 1); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : xil_defaultlib.Main_Module]", 4, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : xil_defaultlib.Main_Module]", 4, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : xil_defaultlib.Main_Module]", 4, false); // B (D, cp)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton("CANCEL", "Cancel"); // JButton (j, c)
// 'h' command handler elapsed time: 3 seconds
dismissDialog("Add Sources"); // c (cp)
// Elapsed time: 10 seconds
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2); // M (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv ;  ; systemVerilogSource ; false ; false ;  ; xilinx_verilogsynthesis", 3, "../edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv", 0, false); // M (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv ;  ; systemVerilogSource ; false ; false ;  ; xilinx_verilogsynthesis", 3, "../edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv", 0, false); // M (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv ;  ; systemVerilogSource ; false ; false ;  ; xilinx_verilogsynthesis", 3, (String) null, 1, false); // M (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "src/fft_butterlfy_ip_v1_0_M00_AXIS.sv ;  ; systemVerilogSource ; false ; false ;  ; xilinx_verilogsynthesis", 4, "src/fft_butterlfy_ip_v1_0_M00_AXIS.sv", 0, false); // M (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv ;  ; systemVerilogSource ; false ; false ;  ; xilinx_verilogsynthesis", 3, "../edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv", 0, false); // M (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "src/fft_butterlfy_ip_v1_0_M00_AXIS.sv ;  ; systemVerilogSource ; false ; false ;  ; xilinx_verilogsynthesis", 4, "src/fft_butterlfy_ip_v1_0_M00_AXIS.sv", 0, false); // M (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "src/fft_butterlfy_ip_v1_0_S00_AXIS.sv ;  ; systemVerilogSource ; false ; false ;  ; xilinx_verilogsynthesis", 5, "src/fft_butterlfy_ip_v1_0_S00_AXIS.sv", 0, false); // M (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv ; xil_defaultlib ; systemVerilogSource ; false ; false ;  ; xilinx_verilogsynthesis", 7, "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv", 0, false); // M (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv ; xil_defaultlib ; systemVerilogSource ; false ; false ;  ; xilinx_verilogsynthesis", 9, "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv", 0, false); // M (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv ;  ; systemVerilogSource ; false ; false ;  ; xilinx_verilogsynthesis", 3, "../edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv", 0, false); // M (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv ;  ; systemVerilogSource ; false ; false ;  ; xilinx_verilogsynthesis", 3, "../edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv", 0, false, false, false, false, true, false); // M (Q, cp) - Popup Trigger
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv ;  ; systemVerilogSource ; false ; false ;  ; xilinx_verilogsynthesis", 3, "../edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv", 0, false); // M (Q, cp)
// [Engine Memory]: 2,056 MB (+52089kb) [01:39:45]
// Elapsed time: 20 seconds
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv ;  ; systemVerilogSource ; false ; false ;  ; xilinx_verilogsynthesis", 3, "../edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv", 0, false, false, false, false, true, false); // M (Q, cp) - Popup Trigger
// HMemoryUtils.trashcanNow. Engine heap size: 2,060 MB. GUI used memory: 242 MB. Current time: 6/4/21, 11:08:47 PM CEST
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE, "Remove File"); // af (al, cp)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file ../edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true); // M (Q, cp) - Node
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true, false, false, false, true, false); // M (Q, cp) - Popup Trigger - Node
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_FILES, "Add Files..."); // af (al, cp)
// j (cp): Add IP Files (Verilog Synthesis): addNotify
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, j)
// Elapsed time: 15 seconds
setFileChooser("C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (j)
// TclEventType: PACKAGER_OBJECT_ADD
dismissDialog("Add IP Files (Verilog Synthesis)"); // j (cp)
// Tcl Message: ipx::add_file C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: set_property type systemVerilogSource [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property library_name xil_defaultlib [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceEtoH.FileGroupFacetTable_REFRESH, (String) null); // B (f, cp)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 6 seconds
dismissDialog("Add Sources"); // c (cp)
// Tcl Message: add_files -norecurse -copy_to c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv 
// Tcl Message: ERROR: [Vivado 12-3630] The destination file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv' already exists, please use -force if you want to overwrite! 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-3630] The destination file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv' already exists, please use -force if you want to overwrite!  
// a (cp): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : xil_defaultlib.Main_Module]", 4, false); // B (D, cp)
// Elapsed time: 28 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : xil_defaultlib.Main_Module]", 4, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv ; xil_defaultlib ; systemVerilogSource ; false ; false ;  ; xilinx_verilogsynthesis", 8, "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv", 0, false); // M (Q, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 9); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : xil_defaultlib.Main_Module]", 4, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), fft_butterlfy_ip_v1_0_S00_AXIS_inst : fft_butterlfy_ip_v1_0_S00_AXIS (fft_butterlfy_ip_v1_0_S00_AXIS.sv)]", 3, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : xil_defaultlib.Main_Module]", 4, false); // B (D, cp)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv)]", 1); // B (D, cp)
// Elapsed time: 26 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv)]", 1); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), fft_butterlfy_ip_v1_0_S00_AXIS_inst : fft_butterlfy_ip_v1_0_S00_AXIS (fft_butterlfy_ip_v1_0_S00_AXIS.sv)]", 3, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), fft_butterlfy_ip_v1_0_M00_AXIS_inst : fft_butterlfy_ip_v1_0_M00_AXIS (fft_butterlfy_ip_v1_0_M00_AXIS.sv)]", 2, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), fft_butterlfy_ip_v1_0_S00_AXIS_inst : fft_butterlfy_ip_v1_0_S00_AXIS (fft_butterlfy_ip_v1_0_S00_AXIS.sv)]", 3, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), fft_butterlfy_ip_v1_0_M00_AXIS_inst : fft_butterlfy_ip_v1_0_M00_AXIS (fft_butterlfy_ip_v1_0_M00_AXIS.sv)]", 2, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), fft_butterlfy_ip_v1_0_S00_AXIS_inst : fft_butterlfy_ip_v1_0_S00_AXIS (fft_butterlfy_ip_v1_0_S00_AXIS.sv)]", 3, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv)]", 1, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), fft_butterlfy_ip_v1_0_S00_AXIS_inst : fft_butterlfy_ip_v1_0_S00_AXIS (fft_butterlfy_ip_v1_0_S00_AXIS.sv)]", 3, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), fft_butterlfy_ip_v1_0_M00_AXIS_inst : fft_butterlfy_ip_v1_0_M00_AXIS (fft_butterlfy_ip_v1_0_M00_AXIS.sv)]", 2, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv)]", 1, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), fft_butterlfy_ip_v1_0_S00_AXIS_inst : fft_butterlfy_ip_v1_0_S00_AXIS (fft_butterlfy_ip_v1_0_S00_AXIS.sv)]", 3, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), fft_butterlfy_ip_v1_0_M00_AXIS_inst : fft_butterlfy_ip_v1_0_M00_AXIS (fft_butterlfy_ip_v1_0_M00_AXIS.sv)]", 2, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), fft_butterlfy_ip_v1_0_S00_AXIS_inst : fft_butterlfy_ip_v1_0_S00_AXIS (fft_butterlfy_ip_v1_0_S00_AXIS.sv)]", 3, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : xil_defaultlib.Main_Module]", 4, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : xil_defaultlib.Main_Module]", 4, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenuItem(PAResourceQtoS.SrcMenu_REFRESH_HIERARCHY, "Refresh Hierarchy"); // af (al, cp)
// Elapsed time: 63 seconds
selectButton(RDIResource.HPopupTitle_CLOSE, (String) null); // k (n, ResizableWindow)
collapseTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "/fft_butterlfy_ip_0 ; true ; FFT_Zynq_fft_butterlfy_ip_0_1 [fft_butterlfy_ip_v1.0] (IP contains locked subcore) ; FFT_Zynq_fft_butterlfy_ip_0_1 [fft_butterlfy_ip_v1.0] (IP contains locked subcore) ;  ; fft_butterlfy_ip_v1.0 ; 1.0 (Rev. 9) ; 1.0 (Rev. 9) ; FFT_Zynq_fft_butterlfy_ip_0_1 [fft_butterlfy_ip_v1.0] (IP contains locked subcore) ; xc7z020clg484-1", 1); // B (Q, cp)
expandTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "/fft_butterlfy_ip_0 ; true ; FFT_Zynq_fft_butterlfy_ip_0_1 [fft_butterlfy_ip_v1.0] (IP contains locked subcore) ; FFT_Zynq_fft_butterlfy_ip_0_1 [fft_butterlfy_ip_v1.0] (IP contains locked subcore) ;  ; fft_butterlfy_ip_v1.0 ; 1.0 (Rev. 9) ; 1.0 (Rev. 9) ; FFT_Zynq_fft_butterlfy_ip_0_1 [fft_butterlfy_ip_v1.0] (IP contains locked subcore) ; xc7z020clg484-1", 1); // B (Q, cp)
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "Phase_Re_Factor_ROM_Memory ; false ; Phase_Re_Factor_ROM_Memory [Block Memory Generator] (Shared output directory) ; Phase_Re_Factor_ROM_Memory [Block Memory Generator] (Shared output directory) ; Phase_Re_Factor_ROM_Memory [Block Memory Generator] (Shared output directory) ; Block Memory Generator ; 8.4 (Rev. 2) ; 8.4 (Rev. 2) ; Phase_Re_Factor_ROM_Memory [Block Memory Generator] (Shared output directory) ; xc7z020clg484-1", 2, "Phase_Re_Factor_ROM_Memory", 0, false); // B (Q, cp)
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "Phase_Re_Factor_ROM_Memory ; false ; Phase_Re_Factor_ROM_Memory [Block Memory Generator] (Shared output directory) ; Phase_Re_Factor_ROM_Memory [Block Memory Generator] (Shared output directory) ; Phase_Re_Factor_ROM_Memory [Block Memory Generator] (Shared output directory) ; Block Memory Generator ; 8.4 (Rev. 2) ; 8.4 (Rev. 2) ; Phase_Re_Factor_ROM_Memory [Block Memory Generator] (Shared output directory) ; xc7z020clg484-1", 2, "Phase_Re_Factor_ROM_Memory", 0, false); // B (Q, cp)
// Elapsed time: 60 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : xil_defaultlib.Main_Module]", 4, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_STAGE (FFT_STAGE.sv)]", 5, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Reverse_Input_Data_Adress (Reverse_Input_Data_Adress.sv)]", 6, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Simplified_fft_stage (Simplified_fft_stage.sv)]", 7, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_wrap (s_mult_rtl.sv)]", 8, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Simplified_fft_stage (Simplified_fft_stage.sv)]", 7, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Reverse_Input_Data_Adress (Reverse_Input_Data_Adress.sv)]", 6, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FFT_STAGE (FFT_STAGE.sv)]", 5, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : xil_defaultlib.Main_Module]", 4, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : xil_defaultlib.Main_Module]", 4, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Reverse_Input_Data_Adress (Reverse_Input_Data_Adress.sv)]", 6, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : xil_defaultlib.Main_Module]", 4, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : xil_defaultlib.Main_Module]", 4, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : xil_defaultlib.Main_Module]", 4, false); // B (D, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-3630] The destination file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv' already exists, please use -force if you want to overwrite!. ]", 4, false); // ah (Q, cp)
// Elapsed time: 12 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 10 seconds
dismissDialog("Add Sources"); // c (cp)
// Tcl Message: add_files -norecurse -copy_to c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv 
// Tcl Message: ERROR: [Vivado 12-3630] The destination file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv' already exists, please use -force if you want to overwrite! 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-3630] The destination file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv' already exists, please use -force if you want to overwrite!  
// a (cp): Critical Messages: addNotify
// Elapsed time: 12 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [IP_Flow 19-3667] Component file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv' does not exist. The file is ignored.. ]", 2, true); // ah (Q, cp) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-3630] The destination file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv' already exists, please use -force if you want to overwrite!. ]", 4, true); // ah (Q, cp) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-3630] The destination file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv' already exists, please use -force if you want to overwrite!. ]", 4, true); // ah (Q, cp) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [IP_Flow 19-3667] Component file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv' does not exist. The file is ignored.. ]", 2, true); // ah (Q, cp) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [IP_Flow 19-3667] Component file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv' does not exist. The file is ignored.. ]", 2, true); // ah (Q, cp) - Node
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aI (aF, cp)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 984, 38); // dr (af, cp)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 984, 38, false, false, false, false, true); // dr (af, cp) - Double Click
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 984, 38); // dr (af, cp)
typeControlKey(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, "RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR", 'c'); // dr (af, cp)
// Tcl Command: 'rdi::info_commands bd::match_path'
// Tcl Command: 'bd::match_path {add_files} {C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/} {Main_Module.sv }'
// Tcl Command: 'rdi::match_options {add_files} {}'
// Tcl Command: 'rdi::match_options {add_files} {fo}'
// Tcl Command: 'rdi::match_options {add_files} {force}'
// Elapsed time: 14 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "add_files -norecurse -force -copy_to c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv", true); // aC (Z, cp)
// Tcl Command: 'add_files -norecurse -force -copy_to c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv'
// Tcl Command: 'add_files -norecurse -force -copy_to c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv'
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse -force -copy_to c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv 
// Tcl Message: c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Elapsed time: 13 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv)]", 4); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv)]", 7); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv)]", 7, true); // B (D, cp) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv), fft_block_rtl (s_mult_rtl.sv)]", 8); // B (D, cp)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv), fft_block_rtl (s_mult_rtl.sv)]", 8); // B (D, cp)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv)]", 7); // B (D, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true); // M (Q, cp) - Node
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true, false, false, false, true, false); // M (Q, cp) - Popup Trigger - Node
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_FILES, "Add Files..."); // af (al, cp)
// j (cp): Add IP Files (Verilog Synthesis): addNotify
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, j)
// Elapsed time: 21 seconds
setFileChooser("C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (j)
// TclEventType: PACKAGER_OBJECT_ADD
dismissDialog("Add IP Files (Verilog Synthesis)"); // j (cp)
// Tcl Message: ipx::add_file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// j (cp): Add IP Files (Verilog Synthesis): addNotify
// bx (j):  Add Sources  : addNotify
// Tcl Message: set_property type systemVerilogSource [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property library_name xil_defaultlib [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
dismissDialog("Add Sources"); // bx (j)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cp)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceOtoP.PackagerStepContentPanel_MESSAGES, "8"); // h (r, cp)
selectButton(PAResourceEtoH.FileGroupFacetTable_REFRESH, (String) null); // B (f, cp)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // ar (Q, cp)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (c, cp)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 11 [ipx::current_core] 
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: FILE_SET_CHANGE
selectButton("PAResourceQtoS.ReviewContentPanel_FINISHED_PACKAGING_SUCCESSFULLY_DO_No", "No"); // JButton (C, I)
selectButton(PAResourceOtoP.PlanAheadTab_REFRESH_IP_CATALOG, "Refresh IP Catalog"); // h (cQ, cp)
// Tcl Message: current_project fft_module 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// bx (cp):  Refresh IP Catalog : addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog -rebuild -scan_changes 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'. 
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status 
// Tcl Message: current_project fft_butterlfy_ip_v1_0_project 
dismissDialog("Refresh IP Catalog"); // bx (cp)
// Tcl Message: current_project fft_module 
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (g, cp)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// bx (cp):  Upgrade IP : addNotify
// TclEventType: FILE_SET_CHANGE
// Tcl Message: upgrade_ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 [get_ips  FFT_Zynq_fft_butterlfy_ip_0_1] -log ip_upgrade.log 
// Tcl Message: Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd' 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded FFT_Zynq_fft_butterlfy_ip_0_1 (fft_butterlfy_ip_v1.0 1.0) from revision 10 to revision 11 
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips FFT_Zynq_fft_butterlfy_ip_0_1] -no_script -sync -force -quiet 
// aI (cp): Generate Output Products: addNotify
selectButton("PAResourceTtoZ.UpgradeIP_IP_UPGRADE_COMPLETED_OK", "OK"); // JButton (C, I)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// bx (cp):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd>  VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/sim/FFT_Zynq.v VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hdl/FFT_Zynq_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M . 
// Tcl Message: can't set "::ipgui_xilinx_com_ip_blk_mem_gen_8_4_1::ipinstname": parent namespace doesn't exist 
// Tcl Message: can't set "::ipgui_xilinx_com_ip_blk_mem_gen_8_4_1::updation_group_index": parent namespace doesn't exist 
// Tcl Message: can't set "::ipgui_xilinx_com_ip_blk_mem_gen_8_4_1::validation_group_index": parent namespace doesn't exist 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ERROR: [IP_Flow 19-3428] Failed to create Customization object FFT_Zynq_fft_butterlfy_ip_0_1/Phase_Im_Factor_ROM_Memory 
// Tcl Message: ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'fft_butterlfy_ip_0'. Failed to create IP subcores. ERROR: [IP_Flow 19-98] Generation of the IP CORE failed. Failed to generate IP 'fft_butterlfy_ip_0'. Failed to create IP subcores. ERROR: [BD 41-1030] Generation failed for the IP Integrator block fft_butterlfy_ip_0  
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq.hwh Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hw_handoff/FFT_Zynq_bd.tcl Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/synth/FFT_Zynq.hwdef 
// Tcl Message: ERROR: [Common 17-39] 'generate_target' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.  
// a (cp): Critical Messages: addNotify
dismissDialog("Managing Output Products"); // bx (cp)
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 14 seconds
dismissDialog("Critical Messages"); // a (cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), First_Stage : Simplified_fft_stage (Simplified_fft_stage.sv)]", 6); // B (D, cp)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), First_Stage : Simplified_fft_stage (Simplified_fft_stage.sv)]", 6); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv)]", 7); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv), Phase_Im_Factor_ROM_Memory (Phase_Im_Factor_ROM_Memory.xci)]", 9); // B (D, cp)
// A (cp): Show IP Hierarchy: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// TclEventType: DG_GRAPH_STALE
dismissDialog("Show IP Hierarchy"); // A (cp)
// Tcl Message: current_project fft_butterlfy_ip_v1_0_project 
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv), Phase_Im_Factor_ROM_Memory (Phase_Im_Factor_ROM_Memory.xci), Phase_Im_Factor_ROM_Memory (Phase_Im_Factor_ROM_Memory.dcp)]", 11, false); // B (D, cp)
// Elapsed time: 26 seconds
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // ar (Q, cp)
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2); // M (Q, cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, (String) null, 1, true); // M (Q, cp) - Node
// Elapsed time: 16 seconds
selectButton(PAResourceCommand.PACommandNames_PACKAGER_ADD_FILE_GROUP, "Package IP_packager_add_file_group"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_ADD_FILE_GROUP
// a (cp): Add File Group: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (a)
dismissDialog("Add File Group"); // a (cp)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; fft_butterlfy_ip_v1_0 ; ", 2, "Verilog Synthesis", 0, true, false, false, false, true, false); // M (Q, cp) - Popup Trigger - Node
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_FILES, "Add Files..."); // af (al, cp)
// j (cp): Add IP Files (Verilog Synthesis): addNotify
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, j)
// Elapsed time: 15 seconds
dismissFileChooser();
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (j)
dismissDialog("Add IP Files (Verilog Synthesis)"); // j (cp)
// Elapsed time: 15 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Main_Module (Main_Module.sv), genblk1[1].FFT_INSTANCE : FFT_STAGE (FFT_STAGE.sv), Re_Memory : Phase_Re_Factor_ROM_Memory (Phase_Re_Factor_ROM_Memory.xci)]", 16); // B (D, cp)
// A (cp): Show IP Hierarchy: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// TclEventType: DG_GRAPH_STALE
dismissDialog("Show IP Hierarchy"); // A (cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Main_Module (Main_Module.sv), genblk1[1].FFT_INSTANCE : FFT_STAGE (FFT_STAGE.sv), Im_Memory : Phase_Im_Factor_ROM_Memory (Phase_Im_Factor_ROM_Memory.xci)]", 15, false); // B (D, cp)
// Tcl Message: current_project fft_module 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Main_Module (Main_Module.sv), genblk1[1].FFT_INSTANCE : FFT_STAGE (FFT_STAGE.sv), Re_Memory : Phase_Re_Factor_ROM_Memory (Phase_Re_Factor_ROM_Memory.xci), Phase_Re_Factor_ROM_Memory(Phase_Re_Factor_ROM_Memory_arch) (Phase_Re_Factor_ROM_Memory.vhd)]", 17); // B (D, cp)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Main_Module (Main_Module.sv), genblk1[1].FFT_INSTANCE : FFT_STAGE (FFT_STAGE.sv), Re_Memory : Phase_Re_Factor_ROM_Memory (Phase_Re_Factor_ROM_Memory.xci), Phase_Re_Factor_ROM_Memory(Phase_Re_Factor_ROM_Memory_arch) (Phase_Re_Factor_ROM_Memory.vhd)]", 17); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Main_Module (Main_Module.sv), genblk1[1].FFT_INSTANCE : FFT_STAGE (FFT_STAGE.sv), Re_Memory : Phase_Re_Factor_ROM_Memory (Phase_Re_Factor_ROM_Memory.xci), Phase_Re_Factor_ROM_Memory(Phase_Re_Factor_ROM_Memory_arch) (Phase_Re_Factor_ROM_Memory.vhd)]", 17); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Main_Module (Main_Module.sv), genblk1[1].FFT_INSTANCE : FFT_STAGE (FFT_STAGE.sv), Re_Memory : Phase_Re_Factor_ROM_Memory (Phase_Re_Factor_ROM_Memory.xci), Phase_Re_Factor_ROM_Memory(Phase_Re_Factor_ROM_Memory_arch) (Phase_Re_Factor_ROM_Memory.vhd)]", 17, true); // B (D, cp) - Node
// Elapsed time: 19 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Main_Module (Main_Module.sv), genblk1[1].FFT_INSTANCE : FFT_STAGE (FFT_STAGE.sv), Re_Memory : Phase_Re_Factor_ROM_Memory (Phase_Re_Factor_ROM_Memory.xci), Phase_Re_Factor_ROM_Memory(Phase_Re_Factor_ROM_Memory_arch) (Phase_Re_Factor_ROM_Memory.vhd), U0 : blk_mem_gen_v8_4_2(xilinx)]", 18, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Main_Module (Main_Module.sv), genblk1[1].FFT_INSTANCE : FFT_STAGE (FFT_STAGE.sv), Re_Memory : Phase_Re_Factor_ROM_Memory (Phase_Re_Factor_ROM_Memory.xci), Phase_Re_Factor_ROM_Memory(Phase_Re_Factor_ROM_Memory_arch) (Phase_Re_Factor_ROM_Memory.vhd), U0 : blk_mem_gen_v8_4_2(xilinx)]", 18, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // i (c, cp)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 10 seconds
dismissFileChooser();
selectButton("CANCEL", "Cancel"); // JButton (j, c)
// 'h' command handler elapsed time: 13 seconds
dismissDialog("Add Sources"); // c (cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv), Phase_Im_Factor_ROM_Memory (Phase_Im_Factor_ROM_Memory.xci), Phase_Im_Factor_ROM_Memory (Phase_Im_Factor_ROM_Memory.dcp)]", 11, false); // B (D, cp)
// Tcl Message: current_project fft_butterlfy_ip_v1_0_project 
selectButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // q (ci, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fft_butterlfy_ip_v1_0 (fft_butterlfy_ip_v1_0.sv), Main : Main_Module (Main_Module.sv), FFT_STAGE (FFT_STAGE.sv), Phase_Im_Factor_ROM_Memory (Phase_Im_Factor_ROM_Memory.xci), Phase_Im_Factor_ROM_Memory (Phase_Im_Factor_ROM_Memory.dcp)]", 11, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
