<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: X86InstrInfo.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('X86InstrInfo_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">X86InstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="X86InstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- X86InstrInfo.h - X86 Instruction Information ------------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file contains the X86 implementation of the TargetInstrInfo class.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef X86INSTRUCTIONINFO_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define X86INSTRUCTIONINFO_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86_8h.html">X86.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86RegisterInfo_8h.html">X86RegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/Target/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="X86InstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">   22</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_HEADER</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;X86GenInstrInfo.inc&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;  <span class="keyword">class </span>X86RegisterInfo;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  <span class="keyword">class </span>X86TargetMachine;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">namespace </span><a class="code" href="Target_2README_8txt.html#afdf2770d4d0e00f3875afd6e7c61aa9d">X86</a> {</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="comment">// X86 specific condition code. These correspond to X86_*_COND in</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="comment">// X86InstrInfo.td. They must be kept in synch.</span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">   32</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">CondCode</a> {</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df">   33</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df">COND_A</a>  = 0,</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0">   34</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0">COND_AE</a> = 1,</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">   35</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">COND_B</a>  = 2,</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856">   36</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856">COND_BE</a> = 3,</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea80da60ed5c7b20653afe0b4b21a91ec1">   37</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea80da60ed5c7b20653afe0b4b21a91ec1">COND_E</a>  = 4,</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73">   38</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73">COND_G</a>  = 5,</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea3547c8602aab6b0319c8052f8583613b">   39</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea3547c8602aab6b0319c8052f8583613b">COND_GE</a> = 6,</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaf40beda0a4322699215cb85d7d6667b6">   40</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaf40beda0a4322699215cb85d7d6667b6">COND_L</a>  = 7,</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef">   41</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef">COND_LE</a> = 8,</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">   42</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">COND_NE</a> = 9,</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade1f36af81eae7e7b5b333d77de5feeb">   43</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade1f36af81eae7e7b5b333d77de5feeb">COND_NO</a> = 10,</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea4af201423e9be297ec72e1ac6ad77063">   44</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea4af201423e9be297ec72e1ac6ad77063">COND_NP</a> = 11,</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea73469030600320118cd4a02f934ca9bc">   45</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea73469030600320118cd4a02f934ca9bc">COND_NS</a> = 12,</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea914c19eb31606e70fd4f8dfff6d86038">   46</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea914c19eb31606e70fd4f8dfff6d86038">COND_O</a>  = 13,</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaff7502cc3be1c359dca73814c6c34c6f">   47</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaff7502cc3be1c359dca73814c6c34c6f">COND_P</a>  = 14,</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaeb72ca445848c39685fff16f97825475">   48</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaeb72ca445848c39685fff16f97825475">COND_S</a>  = 15,</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="comment">// Artificial condition codes. These are used by AnalyzeBranch</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="comment">// to indicate a block terminated with two conditional branches to</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="comment">// the same location. This occurs in code using FCMP_OEQ or FCMP_UNE,</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="comment">// which can&#39;t be represented on x86 with a single condition. These</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="comment">// are never used in MachineInstrs.</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea8b47d4d3f261caf07338c6775a08a2bc">   55</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea8b47d4d3f261caf07338c6775a08a2bc">COND_NE_OR_P</a>,</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaa499df7a74a842077f189a17b0387fcb">   56</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaa499df7a74a842077f189a17b0387fcb">COND_NP_OR_E</a>,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3">   58</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3">COND_INVALID</a></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  };</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="comment">// Turn condition code into conditional branch opcode.</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86.html#a86ce19a71e97672e370db2d9164f9c2a">GetCondBranchFromCond</a>(<a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">CondCode</a> <a class="code" href="Target_2PowerPC_2README_8txt.html#afc7ca55ad1da67847ecd4b99ef64dc84">CC</a>);</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="comment">// Turn CMov opcode into condition code.</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">CondCode</a> <a class="code" href="namespacellvm_1_1X86.html#a33c661f2e48a170073eca27c2875c1bb">getCondFromCMovOpc</a>(<span class="keywordtype">unsigned</span> Opc);</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">  /// GetOppositeBranchCondition - Return the inverse of the specified cond,</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">  /// e.g. turning COND_E to COND_NE.</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">CondCode</a> <a class="code" href="namespacellvm_1_1X86.html#a30ab43b4b4d783877c92c463d410c3ef">GetOppositeBranchCondition</a>(<a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> <a class="code" href="Target_2PowerPC_2README_8txt.html#afc7ca55ad1da67847ecd4b99ef64dc84">CC</a>);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;}  <span class="comment">// end namespace X86;</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/// isGlobalStubReference - Return true if the specified TargetFlag operand is</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/// a reference to a stub for a global, not the global itself.</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="namespacellvm.html#a029305779c4671cfa47263aae5ed18cc">   75</a></span>&#160;<span class="comment"></span><span class="keyword">inline</span> <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a029305779c4671cfa47263aae5ed18cc">isGlobalStubReference</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> TargetFlag) {</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordflow">switch</span> (TargetFlag) {</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84ac7366ddd1a9010fa97b002cad95c3044">X86II::MO_DLLIMPORT</a>: <span class="comment">// dllimport stub.</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84ae39565b585476b7142228e439e80372e">X86II::MO_GOTPCREL</a>:  <span class="comment">// rip-relative GOT reference.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a9763861fde2dabda42072fbf46424e4c">X86II::MO_GOT</a>:       <span class="comment">// normal GOT reference.</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a4ce2d9504cacb290d7ff8ac3bfdab373">X86II::MO_DARWIN_NONLAZY_PIC_BASE</a>:        <span class="comment">// Normal $non_lazy_ptr ref.</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a67e336d92dced7f5d76b7c82c0df184b">X86II::MO_DARWIN_NONLAZY</a>:                 <span class="comment">// Normal $non_lazy_ptr ref.</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84afdb477d3f5fa66989888019460278558">X86II::MO_DARWIN_HIDDEN_NONLAZY_PIC_BASE</a>: <span class="comment">// Hidden $non_lazy_ptr ref.</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;}</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/// isGlobalRelativeToPICBase - Return true if the specified global value</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/// reference is relative to a 32-bit PIC base (X86ISD::GlobalBaseReg).  If this</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/// is true, the addressing mode has the PIC base register added in (e.g. EBX).</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="namespacellvm.html#a0a17fba293567ee7ac6bb0ff0843d9e4">   92</a></span>&#160;<span class="comment"></span><span class="keyword">inline</span> <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a0a17fba293567ee7ac6bb0ff0843d9e4">isGlobalRelativeToPICBase</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> TargetFlag) {</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keywordflow">switch</span> (TargetFlag) {</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a23bf757b117faacb20d4521a6ab42e51">X86II::MO_GOTOFF</a>:                         <span class="comment">// isPICStyleGOT: local global.</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a9763861fde2dabda42072fbf46424e4c">X86II::MO_GOT</a>:                            <span class="comment">// isPICStyleGOT: other global.</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84adca1e9b1551356bed7c8ef8cb0f1c471">X86II::MO_PIC_BASE_OFFSET</a>:                <span class="comment">// Darwin local global.</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a4ce2d9504cacb290d7ff8ac3bfdab373">X86II::MO_DARWIN_NONLAZY_PIC_BASE</a>:        <span class="comment">// Darwin/32 external global.</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84afdb477d3f5fa66989888019460278558">X86II::MO_DARWIN_HIDDEN_NONLAZY_PIC_BASE</a>: <span class="comment">// Darwin/32 hidden global.</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84abc06b946fa50ffaa09a13fdd648b4dbb">X86II::MO_TLVP</a>:                           <span class="comment">// ??? Pretty sure..</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  }</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;}</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="namespacellvm.html#a8e3efa3451510c4dd3b0360251dd5128">  106</a></span>&#160;<span class="keyword">inline</span> <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a8e3efa3451510c4dd3b0360251dd5128">isScale</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) {</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordflow">return</span> MO.<a class="code" href="classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>() &amp;&amp;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>() == 1 || MO.<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>() == 2 ||</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;     MO.<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>() == 4 || MO.<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>() == 8);</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;}</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="namespacellvm.html#aa2193538a19d33f9a3035f4f5b9f88fd">  112</a></span>&#160;<span class="keyword">inline</span> <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#aa2193538a19d33f9a3035f4f5b9f88fd">isLeaMem</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <span class="keywordtype">unsigned</span> Op) {</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op).<a class="code" href="classllvm_1_1MachineOperand.html#ab0d5ec413fa43a1e470dafb6cafda9b5">isFI</a>()) <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordflow">return</span> Op+4 &lt;= MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>() &amp;&amp;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op  ).<a class="code" href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp; <a class="code" href="namespacellvm.html#a8e3efa3451510c4dd3b0360251dd5128">isScale</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op+1)) &amp;&amp;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op+2).<a class="code" href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op+3).<a class="code" href="classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>() ||</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;     MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op+3).<a class="code" href="classllvm_1_1MachineOperand.html#a58048141ed81d581f3fb9a797f3186ee">isGlobal</a>() ||</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;     MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op+3).<a class="code" href="classllvm_1_1MachineOperand.html#a2a6233524fe8cf33f83fe27d3673412c">isCPI</a>() ||</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;     MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op+3).<a class="code" href="classllvm_1_1MachineOperand.html#af19a512f40c1e9247796ad8cee70884b">isJTI</a>());</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;}</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="namespacellvm.html#a4d4191a557764471c0f130506c25e5ef">  123</a></span>&#160;<span class="keyword">inline</span> <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a4d4191a557764471c0f130506c25e5ef">isMem</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <span class="keywordtype">unsigned</span> Op) {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op).<a class="code" href="classllvm_1_1MachineOperand.html#ab0d5ec413fa43a1e470dafb6cafda9b5">isFI</a>()) <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordflow">return</span> Op+5 &lt;= MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>() &amp;&amp;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op+4).<a class="code" href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <a class="code" href="namespacellvm.html#aa2193538a19d33f9a3035f4f5b9f88fd">isLeaMem</a>(MI, Op);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;}</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html">  130</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1X86InstrInfo.html">X86InstrInfo</a> : <span class="keyword">public</span> <a class="code" href="classX86GenInstrInfo.html">X86GenInstrInfo</a> {</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <a class="code" href="classllvm_1_1X86TargetMachine.html">X86TargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">TM</a>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86RegisterInfo.html">X86RegisterInfo</a> RI;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">  /// RegOp2MemOpTable3Addr, RegOp2MemOpTable0, RegOp2MemOpTable1,</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">  /// RegOp2MemOpTable2, RegOp2MemOpTable3 - Load / store folding opcode maps.</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"></span>  <span class="keyword">typedef</span> <a class="code" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt;unsigned,</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                   std::pair&lt;unsigned, unsigned&gt; &gt; <a class="code" href="classllvm_1_1DenseMap.html">RegOp2MemOpTableType</a>;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  RegOp2MemOpTableType RegOp2MemOpTable2Addr;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  RegOp2MemOpTableType RegOp2MemOpTable0;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  RegOp2MemOpTableType RegOp2MemOpTable1;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  RegOp2MemOpTableType RegOp2MemOpTable2;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  RegOp2MemOpTableType RegOp2MemOpTable3;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">  /// MemOp2RegOpTable - Load / store unfolding opcode map.</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span>  <span class="keyword">typedef</span> <a class="code" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt;unsigned,</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                   std::pair&lt;unsigned, unsigned&gt; &gt; <a class="code" href="classllvm_1_1DenseMap.html">MemOp2RegOpTableType</a>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  MemOp2RegOpTableType MemOp2RegOpTable;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> AddTableEntry(RegOp2MemOpTableType &amp;R2MTable,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                            MemOp2RegOpTableType &amp;M2RTable,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                            <span class="keywordtype">unsigned</span> RegOp, <span class="keywordtype">unsigned</span> MemOp, <span class="keywordtype">unsigned</span> <a class="code" href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54">Flags</a>);</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> anchor();</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1X86InstrInfo.html">X86InstrInfo</a>(<a class="code" href="classllvm_1_1X86TargetMachine.html">X86TargetMachine</a> &amp;tm);</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">  /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">  /// such, whenever a client has an instance of instruction info, it should</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">  /// always be able to get register info as well (through this method).</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#aedbb7c612116b9499e6bda8b7d74f857">  164</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86RegisterInfo.html">X86RegisterInfo</a> &amp;<a class="code" href="classllvm_1_1X86InstrInfo.html#aedbb7c612116b9499e6bda8b7d74f857">getRegisterInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RI; }</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">  /// isCoalescableExtInstr - Return true if the instruction is a &quot;coalescable&quot;</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">  /// extension instruction. That is, it&#39;s like a copy where it&#39;s legal for the</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">  /// source to overlap the destination. e.g. X86::MOVSX64rr32. If this returns</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">  /// true, then it&#39;s expected the pre-extension value is available as a subreg</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">  /// of the result register. This also returns the sub-register index in</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">  /// SubIdx.</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> isCoalescableExtInstr(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                                     <span class="keywordtype">unsigned</span> &amp;SrcReg, <span class="keywordtype">unsigned</span> &amp;DstReg,</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                                     <span class="keywordtype">unsigned</span> &amp;SubIdx) <span class="keyword">const</span>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordtype">unsigned</span> isLoadFromStackSlot(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const</span>;<span class="comment"></span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">  /// isLoadFromStackSlotPostFE - Check for post-frame ptr elimination</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">  /// stack locations as well.  This uses a heuristic so it isn&#39;t</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">  /// reliable for correctness.</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> isLoadFromStackSlotPostFE(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                                     <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const</span>;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordtype">unsigned</span> isStoreToStackSlot(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const</span>;<span class="comment"></span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">  /// isStoreToStackSlotPostFE - Check for post-frame ptr elimination</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">  /// stack locations as well.  This uses a heuristic so it isn&#39;t</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">  /// reliable for correctness.</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> isStoreToStackSlotPostFE(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                                    <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const</span>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordtype">bool</span> isReallyTriviallyReMaterializable(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                                         <a class="code" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA) <span class="keyword">const</span>;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordtype">void</span> reMaterialize(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI,</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                     <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SubIdx,</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Orig,</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;TRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">  /// Given an operand within a MachineInstr, insert preceding code to put it</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">  /// into the right format for a particular kind of LEA instruction. This may</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">  /// involve using an appropriate super-register instead (with an implicit use</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">  /// of the original) or creating a new virtual register and inserting COPY</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">  /// instructions to get the data into the right class.</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">  /// Reference parameters are set to indicate how caller should add this</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">  /// operand to the LEA instruction.</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> classifyLEAReg(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src,</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                      <span class="keywordtype">unsigned</span> LEAOpcode, <span class="keywordtype">bool</span> AllowSP,</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                      <span class="keywordtype">unsigned</span> &amp;NewSrc, <span class="keywordtype">bool</span> &amp;isKill,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                      <span class="keywordtype">bool</span> &amp;isUndef, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;ImplicitOp) <span class="keyword">const</span>;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">  /// convertToThreeAddress - This method must be implemented by targets that</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">  /// set the M_CONVERTIBLE_TO_3_ADDR flag.  When this flag is set, the target</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">  /// may be able to convert a two-address instruction into a true</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">  /// three-address instruction on demand.  This allows the X86 target (for</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">  /// example) to convert ADD and SHL instructions into LEA instructions if they</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">  /// would require register copies due to two-addressness.</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">  /// This method returns a null pointer if the transformation cannot be</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">  /// performed, otherwise it returns the new instruction.</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *convertToThreeAddress(<a class="code" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;MFI,</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                                              <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI,</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                                              <a class="code" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV) <span class="keyword">const</span>;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">  /// commuteInstruction - We have a few instructions that must be hacked on to</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">  /// commute them.</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *commuteInstruction(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">bool</span> NewMI) <span class="keyword">const</span>;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="comment">// Branch analysis.</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> isUnpredicatedTerminator(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> AnalyzeBranch(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                             <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                             <span class="keywordtype">bool</span> AllowModify) <span class="keyword">const</span>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> RemoveBranch(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) <span class="keyword">const</span>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> InsertBranch(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                                <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB,</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                                <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL) <span class="keyword">const</span>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> canInsertSelect(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>&amp;,</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                               <span class="keywordtype">unsigned</span>, <span class="keywordtype">unsigned</span>, <span class="keywordtype">int</span>&amp;, <span class="keywordtype">int</span>&amp;, <span class="keywordtype">int</span>&amp;) <span class="keyword">const</span>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> insertSelect(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                            <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL,</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                            <span class="keywordtype">unsigned</span> DstReg,</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                            <span class="keywordtype">unsigned</span> TrueReg, <span class="keywordtype">unsigned</span> FalseReg) <span class="keyword">const</span>;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> copyPhysReg(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                           <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL,</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                           <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                           <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const</span>;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> storeRegToStackSlot(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                                   <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI,</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                                   <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FrameIndex,</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> storeRegToAddr(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill,</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                              <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Addr,</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                              <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineInstr::mmo_iterator</a> MMOBegin,</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                              <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineInstr::mmo_iterator</a> MMOEnd,</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                              <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr*&gt;</a> &amp;NewMIs) <span class="keyword">const</span>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> loadRegFromStackSlot(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                                    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI,</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                                    <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> FrameIndex,</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> loadRegFromAddr(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> DestReg,</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                               <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Addr,</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                               <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineInstr::mmo_iterator</a> MMOBegin,</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                               <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineInstr::mmo_iterator</a> MMOEnd,</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                               <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr*&gt;</a> &amp;NewMIs) <span class="keyword">const</span>;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> expandPostRAPseudo(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">  /// foldMemoryOperand - If this target supports it, fold a load or store of</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">  /// the specified stack slot into the specified machine instruction for the</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">  /// specified operand(s).  If this is possible, the target should perform the</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">  /// folding and return true, otherwise it should return false.  If it folds</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">  /// the instruction, it is likely that the MachineInstruction the iterator</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">  /// references has been changed.</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* foldMemoryOperandImpl(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                                              <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* MI,</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Ops,</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                                              <span class="keywordtype">int</span> FrameIndex) <span class="keyword">const</span>;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">  /// foldMemoryOperand - Same as the previous version except it allows folding</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">  /// of any load and store from / to any address, not just from a specific</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">  /// stack slot.</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* foldMemoryOperandImpl(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                                              <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* MI,</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Ops,</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                                              <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* LoadMI) <span class="keyword">const</span>;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">  /// canFoldMemoryOperand - Returns true if the specified load / store is</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">  /// folding is possible.</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> canFoldMemoryOperand(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>*,</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;) <span class="keyword">const</span>;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">  /// unfoldMemoryOperand - Separate a single instruction which folded a load or</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">  /// a store or a load and a store into two or more instruction. If this is</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">  /// possible, returns true as well as the new instructions by reference.</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> unfoldMemoryOperand(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                           <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, <span class="keywordtype">bool</span> UnfoldLoad, <span class="keywordtype">bool</span> UnfoldStore,</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                           <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr*&gt;</a> &amp;NewMIs) <span class="keyword">const</span>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> unfoldMemoryOperand(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                           <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDNode*&gt;</a> &amp;NewNodes) <span class="keyword">const</span>;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">  /// getOpcodeAfterMemoryUnfold - Returns the opcode of the would be new</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">  /// instruction after load / store are unfolded from an instruction of the</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">  /// specified opcode. It returns zero if the specified unfolding is not</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">  /// possible. If LoadRegIndex is non-null, it is filled in with the operand</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">  /// index of the operand which will hold the register holding the loaded</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">  /// value.</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> getOpcodeAfterMemoryUnfold(<span class="keywordtype">unsigned</span> Opc,</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                                      <span class="keywordtype">bool</span> UnfoldLoad, <span class="keywordtype">bool</span> UnfoldStore,</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                                      <span class="keywordtype">unsigned</span> *LoadRegIndex = 0) <span class="keyword">const</span>;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">  /// areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">  /// to determine if two loads are loading from the same base address. It</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">  /// should only return true if the base pointers are the same and the</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">  /// only differences between the two addresses are the offset. It also returns</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">  /// the offsets by reference.</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> areLoadsFromSameBasePtr(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load2,</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;                                       int64_t &amp;Offset1, int64_t &amp;Offset2) <span class="keyword">const</span>;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">  /// shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">  /// determine (in conjunction with areLoadsFromSameBasePtr) if two loads should</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">  /// be scheduled togther. On some targets if two loads are loading from</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">  /// addresses in the same cache line, it&#39;s better if they are scheduled</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">  /// together. This function takes two integers that represent the load offsets</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">  /// from the common base address. It returns true if it decides it&#39;s desirable</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">  /// to schedule the two loads together. &quot;NumLoads&quot; is the number of loads that</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">  /// have already been scheduled after Load1.</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> shouldScheduleLoadsNear(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load2,</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                                       int64_t Offset1, int64_t Offset2,</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                                       <span class="keywordtype">unsigned</span> NumLoads) <span class="keyword">const</span>;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> shouldScheduleAdjacent(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* <a class="code" href="Target_2README_8txt.html#ab24db72f7bd10b13351812874015861b">First</a>,</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Second) <span class="keyword">const</span> <a class="code" href="Compiler_8h.html#a68c26c4a3531dcda6b04ab5ca7955947">LLVM_OVERRIDE</a>;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> getNoopForMachoTarget(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;NopInst) <span class="keyword">const</span>;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="keyword">virtual</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="keywordtype">bool</span> ReverseBranchCondition(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond) <span class="keyword">const</span>;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">  /// isSafeToMoveRegClassDefs - Return true if it&#39;s safe to move a machine</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">  /// instruction that defines the specified register class.</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> isSafeToMoveRegClassDefs(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span>;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#aa325e63e4b657e5d8b4cd718bc4dc01f">  356</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#aa325e63e4b657e5d8b4cd718bc4dc01f">isX86_64ExtendedReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) {</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>()) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86II::isX86_64ExtendedReg</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>());</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  }</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">  /// getGlobalBaseReg - Return a virtual register initialized with the</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">  /// the global base register value. Output instructions required to</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">  /// initialize the register in the function entry block, if necessary.</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> getGlobalBaseReg(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <span class="keyword">const</span>;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  std::pair&lt;uint16_t, uint16_t&gt;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  getExecutionDomain(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keywordtype">void</span> setExecutionDomain(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> Domain) <span class="keyword">const</span>;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="keywordtype">unsigned</span> getPartialRegUpdateClearance(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> OpNum,</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="keywordtype">unsigned</span> getUndefRegClearance(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> &amp;OpNum,</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="keywordtype">void</span> breakPartialRegDependency(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <span class="keywordtype">unsigned</span> OpNum,</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* foldMemoryOperandImpl(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* MI,</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;                                      <span class="keywordtype">unsigned</span> OpNum,</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;MOs,</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;                                      <span class="keywordtype">unsigned</span> Size, <span class="keywordtype">unsigned</span> Alignment) <span class="keyword">const</span>;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="keywordtype">bool</span> isHighLatencyDef(<span class="keywordtype">int</span> opc) <span class="keyword">const</span>;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="keywordtype">bool</span> hasHighOperandLatency(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>,</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UseMI, <span class="keywordtype">unsigned</span> UseIdx) <span class="keyword">const</span>;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">  /// analyzeCompare - For a comparison instruction, return the source registers</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">  /// in SrcReg and SrcReg2 if having two register operands, and the value it</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">  /// compares against in CmpValue. Return true if the comparison instruction</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">  /// can be analyzed.</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> analyzeCompare(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> &amp;SrcReg,</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                              <span class="keywordtype">unsigned</span> &amp;SrcReg2,</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                              <span class="keywordtype">int</span> &amp;CmpMask, <span class="keywordtype">int</span> &amp;CmpValue) <span class="keyword">const</span>;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">  /// optimizeCompareInstr - Check if there exists an earlier instruction that</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">  /// operates on the same source operands and sets flags in the same way as</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">  /// Compare; remove Compare if possible.</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> optimizeCompareInstr(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CmpInstr, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                                    <span class="keywordtype">unsigned</span> SrcReg2, <span class="keywordtype">int</span> CmpMask, <span class="keywordtype">int</span> CmpValue,</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">  /// optimizeLoadInstr - Try to remove the load by folding it to a register</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">  /// operand at the use. We fold the load instructions if and only if the</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">  /// def and use are in the same BB. We only look at one load and see</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">  /// whether it can be folded into MI. FoldAsLoadDefReg is the virtual register</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">  /// defined by the load we are trying to fold. DefMI returns the machine</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">  /// instruction that defines FoldAsLoadDefReg, and the function returns</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">  /// the machine instruction generated due to folding.</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* optimizeLoadInstr(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI,</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;                        <span class="keywordtype">unsigned</span> &amp;FoldAsLoadDefReg,</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;                        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;DefMI) <span class="keyword">const</span>;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * convertToThreeAddressWithLEA(<span class="keywordtype">unsigned</span> MIOpc,</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                                              <a class="code" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;MFI,</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                                              <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI,</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;                                              <a class="code" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV) <span class="keyword">const</span>;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">  /// isFrameOperand - Return true and the FrameIndex if the specified</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">  /// operand and follow operands form a reference to the stack frame.</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> isFrameOperand(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> Op,</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                      <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const</span>;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;};</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;} <span class="comment">// End llvm namespace</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="namespaceSIInstrFlags_html_a607b4b0952924970b77a9c6b42898b54"><div class="ttname"><a href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54">SIInstrFlags::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00140">SIInstrInfo.h:140</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a86ce19a71e97672e370db2d9164f9c2a"><div class="ttname"><a href="namespacellvm_1_1X86.html#a86ce19a71e97672e370db2d9164f9c2a">llvm::X86::GetCondBranchFromCond</a></div><div class="ttdeci">unsigned GetCondBranchFromCond(CondCode CC)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02555">X86InstrInfo.cpp:2555</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eade1f36af81eae7e7b5b333d77de5feeb"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade1f36af81eae7e7b5b333d77de5feeb">llvm::X86::COND_NO</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00043">X86InstrInfo.h:43</a></div></div>
<div class="ttc" id="namespacellvm_html_a8e3efa3451510c4dd3b0360251dd5128"><div class="ttname"><a href="namespacellvm.html#a8e3efa3451510c4dd3b0360251dd5128">llvm::isScale</a></div><div class="ttdeci">static bool isScale(const MachineOperand &amp;MO)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00106">X86InstrInfo.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html"><div class="ttname"><a href="classllvm_1_1LiveVariables.html">llvm::LiveVariables</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00046">LiveVariables.h:46</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetMachine_html"><div class="ttname"><a href="classllvm_1_1X86TargetMachine.html">llvm::X86TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="X86TargetMachine_8h_source.html#l00032">X86TargetMachine.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df">llvm::X86::COND_A</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00033">X86InstrInfo.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00130">X86InstrInfo.h:130</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a33c661f2e48a170073eca27c2875c1bb"><div class="ttname"><a href="namespacellvm_1_1X86.html#a33c661f2e48a170073eca27c2875c1bb">llvm::X86::getCondFromCMovOpc</a></div><div class="ttdeci">CondCode getCondFromCMovOpc(unsigned Opc)</div><div class="ttdoc">getCondFromCmovOpc - return condition code of a CMov opcode. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02501">X86InstrInfo.cpp:2501</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00060">SystemZISelLowering.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00534">DenseMap.h:534</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eaa499df7a74a842077f189a17b0387fcb"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaa499df7a74a842077f189a17b0387fcb">llvm::X86::COND_NP_OR_E</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00056">X86InstrInfo.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00028">DebugLoc.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84ae39565b585476b7142228e439e80372e"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84ae39565b585476b7142228e439e80372e">llvm::X86II::MO_GOTPCREL</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00087">X86BaseInfo.h:87</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">llvm::X86::COND_B</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00035">X86InstrInfo.h:35</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_aedbb7c612116b9499e6bda8b7d74f857"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#aedbb7c612116b9499e6bda8b7d74f857">llvm::X86InstrInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const X86RegisterInfo &amp; getRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00164">X86InstrInfo.h:164</a></div></div>
<div class="ttc" id="X86_8h_html"><div class="ttname"><a href="X86_8h.html">X86.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af19a512f40c1e9247796ad8cee70884b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af19a512f40c1e9247796ad8cee70884b">llvm::MachineOperand::isJTI</a></div><div class="ttdeci">bool isJTI() const </div><div class="ttdoc">isJTI - Tests if this is a MO_JumpTableIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00240">MachineOperand.h:240</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eaff7502cc3be1c359dca73814c6c34c6f"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaff7502cc3be1c359dca73814c6c34c6f">llvm::X86::COND_P</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00047">X86InstrInfo.h:47</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84a4ce2d9504cacb290d7ff8ac3bfdab373"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a4ce2d9504cacb290d7ff8ac3bfdab373">llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00192">X86BaseInfo.h:192</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00082">MachineMemOperand.h:82</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea80da60ed5c7b20653afe0b4b21a91ec1"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea80da60ed5c7b20653afe0b4b21a91ec1">llvm::X86::COND_E</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00037">X86InstrInfo.h:37</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea914c19eb31606e70fd4f8dfff6d86038"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea914c19eb31606e70fd4f8dfff6d86038">llvm::X86::COND_O</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00046">X86InstrInfo.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2ac18ceda9f2857fea2e5cc4e8bf4ff5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const </div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00226">MachineOperand.h:226</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef">llvm::X86::COND_LE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00041">X86InstrInfo.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00035">APInt.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00224">MachineOperand.h:224</a></div></div>
<div class="ttc" id="namespacellvm_html_a029305779c4671cfa47263aae5ed18cc"><div class="ttname"><a href="namespacellvm.html#a029305779c4671cfa47263aae5ed18cc">llvm::isGlobalStubReference</a></div><div class="ttdeci">static bool isGlobalStubReference(unsigned char TargetFlag)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00075">X86InstrInfo.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1AliasAnalysis_html"><div class="ttname"><a href="classllvm_1_1AliasAnalysis.html">llvm::AliasAnalysis</a></div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00056">AliasAnalysis.h:56</a></div></div>
<div class="ttc" id="classX86GenInstrInfo_html"><div class="ttname"><a href="classX86GenInstrInfo.html">X86GenInstrInfo</a></div></div>
<div class="ttc" id="namespacellvm_html_aa2193538a19d33f9a3035f4f5b9f88fd"><div class="ttname"><a href="namespacellvm.html#aa2193538a19d33f9a3035f4f5b9f88fd">llvm::isLeaMem</a></div><div class="ttdeci">static bool isLeaMem(const MachineInstr *MI, unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00112">X86InstrInfo.h:112</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7b5fe96d88954efc855e6c466207e535"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00265">MachineInstr.h:265</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2a6233524fe8cf33f83fe27d3673412c"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2a6233524fe8cf33f83fe27d3673412c">llvm::MachineOperand::isCPI</a></div><div class="ttdeci">bool isCPI() const </div><div class="ttdoc">isCPI - Tests if this is a MO_ConstantPoolIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00236">MachineOperand.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a58048141ed81d581f3fb9a797f3186ee"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a58048141ed81d581f3fb9a797f3186ee">llvm::MachineOperand::isGlobal</a></div><div class="ttdeci">bool isGlobal() const </div><div class="ttdoc">isGlobal - Tests if this is a MO_GlobalAddress operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00242">MachineOperand.h:242</a></div></div>
<div class="ttc" id="namespacellvm_html_a0a17fba293567ee7ac6bb0ff0843d9e4"><div class="ttname"><a href="namespacellvm.html#a0a17fba293567ee7ac6bb0ff0843d9e4">llvm::isGlobalRelativeToPICBase</a></div><div class="ttdeci">static bool isGlobalRelativeToPICBase(unsigned char TargetFlag)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00092">X86InstrInfo.h:92</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab0d5ec413fa43a1e470dafb6cafda9b5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab0d5ec413fa43a1e470dafb6cafda9b5">llvm::MachineOperand::isFI</a></div><div class="ttdeci">bool isFI() const </div><div class="ttdoc">isFI - Tests if this is a MO_FrameIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00234">MachineOperand.h:234</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84a9763861fde2dabda42072fbf46424e4c"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a9763861fde2dabda42072fbf46424e4c">llvm::X86II::MO_GOT</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00072">X86BaseInfo.h:72</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00111">MCInstrItineraries.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00402">MachineOperand.h:402</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea8b47d4d3f261caf07338c6775a08a2bc"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea8b47d4d3f261caf07338c6775a08a2bc">llvm::X86::COND_NE_OR_P</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00055">X86InstrInfo.h:55</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84a67e336d92dced7f5d76b7c82c0df184b"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a67e336d92dced7f5d76b7c82c0df184b">llvm::X86II::MO_DARWIN_NONLAZY</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00187">X86BaseInfo.h:187</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00150">MCInst.h:150</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84afdb477d3f5fa66989888019460278558"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84afdb477d3f5fa66989888019460278558">llvm::X86II::MO_DARWIN_HIDDEN_NONLAZY_PIC_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00198">X86BaseInfo.h:198</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a273963344455b1333c817d916548c926"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">llvm::X86II::isX86_64ExtendedReg</a></div><div class="ttdeci">bool isX86_64ExtendedReg(unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00660">X86BaseInfo.h:660</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a30ab43b4b4d783877c92c463d410c3ef"><div class="ttname"><a href="namespacellvm_1_1X86.html#a30ab43b4b4d783877c92c463d410c3ef">llvm::X86::GetOppositeBranchCondition</a></div><div class="ttdeci">CondCode GetOppositeBranchCondition(X86::CondCode CC)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02579">X86InstrInfo.cpp:2579</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_ab24db72f7bd10b13351812874015861b"><div class="ttname"><a href="Target_2README_8txt.html#ab24db72f7bd10b13351812874015861b">First</a></div><div class="ttdeci">into llvm powi allowing the code generator to produce balanced multiplication trees First</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00051">Target/README.txt:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84abc06b946fa50ffaa09a13fdd648b4dbb"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84abc06b946fa50ffaa09a13fdd648b4dbb">llvm::X86II::MO_TLVP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00204">X86BaseInfo.h:204</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00267">MachineInstr.h:267</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_aa325e63e4b657e5d8b4cd718bc4dc01f"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#aa325e63e4b657e5d8b4cd718bc4dc01f">llvm::X86InstrInfo::isX86_64ExtendedReg</a></div><div class="ttdeci">static bool isX86_64ExtendedReg(const MachineOperand &amp;MO)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00356">X86InstrInfo.h:356</a></div></div>
<div class="ttc" id="X86RegisterInfo_8h_html"><div class="ttname"><a href="X86RegisterInfo_8h.html">X86RegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="Target_2PowerPC_2README_8txt_html_afc7ca55ad1da67847ecd4b99ef64dc84"><div class="ttname"><a href="Target_2PowerPC_2README_8txt.html#afc7ca55ad1da67847ecd4b99ef64dc84">CC</a></div><div class="ttdeci">which only computes the address of bar double int Z void if you have a function since the bit double ate up the argument bytes for r4 and r5 The trick then would be to shuffle the argument order for functions we can internalize so that the maximum number of integers pointers get passed in regs before you see any of the fp arguments Instead of implementing it would actually probably be easier to just implement a PPC where we could do whatever we wanted to the CC</div><div class="ttdef"><b>Definition:</b> <a href="Target_2PowerPC_2README_8txt_source.html#l00247">Target/PowerPC/README.txt:247</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea3547c8602aab6b0319c8052f8583613b"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea3547c8602aab6b0319c8052f8583613b">llvm::X86::COND_GE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00039">X86InstrInfo.h:39</a></div></div>
<div class="ttc" id="DenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0">llvm::X86::COND_AE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00034">X86InstrInfo.h:34</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3">llvm::X86::COND_INVALID</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00058">X86InstrInfo.h:58</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856">llvm::X86::COND_BE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00036">X86InstrInfo.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eaeb72ca445848c39685fff16f97825475"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaeb72ca445848c39685fff16f97825475">llvm::X86::COND_S</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00048">X86InstrInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00169">SelectionDAG.h:169</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html">llvm::X86RegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8h_source.html#l00027">X86RegisterInfo.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00306">SelectionDAGNodes.h:306</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eaf40beda0a4322699215cb85d7d6667b6"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaf40beda0a4322699215cb85d7d6667b6">llvm::X86::COND_L</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00040">X86InstrInfo.h:40</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73">llvm::X86::COND_G</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00038">X86InstrInfo.h:38</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00030">MachineRegisterInfo.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00050">MachineInstr.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84a23bf757b117faacb20d4521a6ab42e51"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a23bf757b117faacb20d4521a6ab42e51">llvm::X86II::MO_GOTOFF</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00079">X86BaseInfo.h:79</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2e"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">llvm::X86::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00032">X86InstrInfo.h:32</a></div></div>
<div class="ttc" id="namespacellvm_html_a4d4191a557764471c0f130506c25e5ef"><div class="ttname"><a href="namespacellvm.html#a4d4191a557764471c0f130506c25e5ef">llvm::isMem</a></div><div class="ttdeci">static bool isMem(const MachineInstr *MI, unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00123">X86InstrInfo.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00259">MachineOperand.h:259</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">llvm::X86::COND_NE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00042">X86InstrInfo.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a340712de3e78fec11c338735cab17df7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">llvm::MachineFunction::iterator</a></div><div class="ttdeci">BasicBlockListType::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00303">MachineFunction.h:303</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84adca1e9b1551356bed7c8ef8cb0f1c471"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84adca1e9b1551356bed7c8ef8cb0f1c471">llvm::X86II::MO_PIC_BASE_OFFSET</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00065">X86BaseInfo.h:65</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea73469030600320118cd4a02f934ca9bc"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea73469030600320118cd4a02f934ca9bc">llvm::X86::COND_NS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00045">X86InstrInfo.h:45</a></div></div>
<div class="ttc" id="MCModuleYAML_8cpp_html_a5e410df3f6875c5af4a7f2be284f235d"><div class="ttname"><a href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a></div><div class="ttdeci">const MCRegisterInfo &amp; MRI</div><div class="ttdef"><b>Definition:</b> <a href="MCModuleYAML_8cpp_source.html#l00056">MCModuleYAML.cpp:56</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea4af201423e9be297ec72e1ac6ad77063"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea4af201423e9be297ec72e1ac6ad77063">llvm::X86::COND_NP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00044">X86InstrInfo.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84ac7366ddd1a9010fa97b002cad95c3044"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84ac7366ddd1a9010fa97b002cad95c3044">llvm::X86II::MO_DLLIMPORT</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00177">X86BaseInfo.h:177</a></div></div>
<div class="ttc" id="Compiler_8h_html_a68c26c4a3531dcda6b04ab5ca7955947"><div class="ttname"><a href="Compiler_8h.html#a68c26c4a3531dcda6b04ab5ca7955947">LLVM_OVERRIDE</a></div><div class="ttdeci">#define LLVM_OVERRIDE</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00155">Compiler.h:155</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_afdf2770d4d0e00f3875afd6e7c61aa9d"><div class="ttname"><a href="Target_2README_8txt.html#afdf2770d4d0e00f3875afd6e7c61aa9d">X86</a></div><div class="ttdeci">Unrolling by would eliminate the &amp;in both leading to a net reduction in code size The resultant code would then also be suitable for exit value computation We miss a bunch of rotate opportunities on various including etc On X86</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00599">Target/README.txt:599</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:03:13 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
