--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX          |    7.875(R)|      SLOW  |   -3.759(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.226(R)|      SLOW  |   -1.949(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    4.550(R)|      SLOW  |   -2.270(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
COUNT_CLK_N                |         4.433(R)|      SLOW  |         2.700(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.413(F)|      SLOW  |         2.706(F)|      FAST  |CLOCK_250         |   0.000|
COUNT_CLK_P                |         4.475(R)|      SLOW  |         2.716(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.455(F)|      SLOW  |         2.722(F)|      FAST  |CLOCK_250         |   0.000|
GPIFII_PCLK                |         7.565(R)|      SLOW  |         4.405(R)|      FAST  |CLOCK_100_PCLK    |   0.000|
GPIO1                      |        12.825(R)|      SLOW  |         8.189(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_A_SYNC             |        11.848(R)|      SLOW  |         7.487(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        11.756(R)|      SLOW  |         7.390(R)|      FAST  |CLOCK_100         |   0.000|
SRX_N                      |         4.160(R)|      SLOW  |         2.427(R)|      FAST  |CLOCK_100         |   0.000|
                           |         9.846(R)|      SLOW  |         5.808(R)|      FAST  |GPIO2_OBUF        |   0.000|
SRX_P                      |         4.202(R)|      SLOW  |         2.443(R)|      FAST  |CLOCK_100         |   0.000|
                           |         9.888(R)|      SLOW  |         5.824(R)|      FAST  |GPIO2_OBUF        |   0.000|
TX                         |        10.436(R)|      SLOW  |         6.586(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |        18.214(R)|      SLOW  |        11.484(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ads                      |        18.400(R)|      SLOW  |        11.623(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_col_vln_sh               |        17.770(R)|      SLOW  |        11.195(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_comp_bias_sh             |        15.507(R)|      SLOW  |         9.740(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_comp_dyn_pon             |        15.639(R)|      SLOW  |         9.850(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_en                 |        15.631(R)|      SLOW  |         9.847(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_hold               |        16.553(R)|      SLOW  |        10.502(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_inc_one            |        16.553(R)|      SLOW  |        10.513(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_inv_clk            |        17.774(R)|      SLOW  |        11.253(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_jc_shift_en        |        16.557(R)|      SLOW  |        10.533(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_lsb_clk            |        16.366(R)|      SLOW  |        10.452(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_lsb_en             |        16.641(R)|      SLOW  |        10.553(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_mem_wr             |        16.870(R)|      SLOW  |        10.736(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_rst                |        17.330(R)|      SLOW  |        10.953(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_updn               |        16.238(R)|      SLOW  |        10.320(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_digif_serial_rst         |        16.221(R)|      SLOW  |        10.315(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_clamp_en        |        18.120(R)|      SLOW  |        11.499(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        18.359(R)|      SLOW  |        11.671(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_ramp_rst        |        19.019(R)|      SLOW  |        12.072(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_sh              |        19.014(R)|      SLOW  |        12.128(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_rs                   |        18.096(R)|      SLOW  |        11.436(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_rst                  |        17.728(R)|      SLOW  |        11.192(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_tx                   |        17.904(R)|      SLOW  |        11.297(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_shr                      |        15.961(R)|      SLOW  |        10.093(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_shs                      |        15.553(R)|      SLOW  |         9.743(R)|      FAST  |GPIO2_OBUF        |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         6.564(R)|      SLOW  |         4.185(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         8.489(R)|      SLOW  |         5.524(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |        10.551(R)|      SLOW  |         5.655(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |         8.661(R)|      SLOW  |         4.989(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |         8.661(R)|      SLOW  |         5.214(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |        10.406(R)|      SLOW  |         5.637(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |        10.061(R)|      SLOW  |         5.639(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        10.860(R)|      SLOW  |         6.599(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        10.868(R)|      SLOW  |         6.599(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |        10.296(R)|      SLOW  |         5.685(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        10.509(R)|      SLOW  |         6.404(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        10.509(R)|      SLOW  |         6.229(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |         8.876(R)|      SLOW  |         5.228(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |         8.327(R)|      SLOW  |         5.105(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |         8.327(R)|      SLOW  |         5.240(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |         7.021(R)|      SLOW  |         3.967(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |         7.587(R)|      SLOW  |         4.290(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |         8.300(R)|      SLOW  |         4.205(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |         7.695(R)|      SLOW  |         3.945(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |         9.403(R)|      SLOW  |         6.031(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |         7.844(R)|      SLOW  |         4.083(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |         7.844(R)|      SLOW  |         4.148(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |         9.868(R)|      SLOW  |         4.645(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |         8.583(R)|      SLOW  |         4.218(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |         9.868(R)|      SLOW  |         5.368(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |         9.682(R)|      SLOW  |         5.423(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |         9.114(R)|      SLOW  |         4.047(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |         8.037(R)|      SLOW  |         4.135(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |         7.695(R)|      SLOW  |         4.294(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |         9.607(R)|      SLOW  |         4.165(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |         9.114(R)|      SLOW  |         4.279(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |         9.607(R)|      SLOW  |         4.551(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |        10.320(R)|      SLOW  |         4.805(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |        10.320(R)|      SLOW  |         4.723(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         5.244(R)|      SLOW  |         3.298(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         7.160(R)|      SLOW  |         4.724(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         5.910(R)|      SLOW  |         3.920(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |         9.979(R)|      SLOW  |         6.488(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    7.403|         |         |         |
RESET          |   19.328|   19.328|   18.683|   18.683|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   14.345|         |         |         |
GPIFII_PCLK_IN |    8.757|         |         |         |
RESET          |    6.171|    6.171|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    1.100|         |
RESET          |         |         |    1.885|    1.885|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |GPIO2          |   10.125|
---------------+---------------+---------+


Analysis completed Tue Nov  8 16:09:52 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 595 MB



