v 20201216 2
C 1500 1600 1 0 0 gnd-1.sym
C 4300 1600 1 0 0 gnd-1.sym
C 7100 1600 1 0 0 gnd-1.sym
C 9900 1600 1 0 0 gnd-1.sym
C 9800 4800 1 0 0 vdd-1.sym
C 7000 4800 1 0 0 vdd-1.sym
C 4200 4800 1 0 0 vdd-1.sym
C 1400 4800 1 0 0 vdd-1.sym
C 1200 1000 1 0 0 in-1.sym
{
T 1200 1500 5 10 0 0 0 0 1
footprint=anchor
T 1200 1300 5 10 0 0 0 0 1
device=INPUT
T 1200 1100 5 10 1 1 0 7 1
refdes=A0#
}
C 10400 1000 1 0 1 in-1.sym
{
T 10400 1500 5 10 0 0 0 6 1
footprint=anchor
T 10400 1300 5 10 0 0 0 6 1
device=INPUT
T 10400 1100 5 10 1 1 0 1 1
refdes=A0
}
C 1200 800 1 0 0 in-1.sym
{
T 1200 1300 5 10 0 0 0 0 1
footprint=anchor
T 1200 1100 5 10 0 0 0 0 1
device=INPUT
T 1200 900 5 10 1 1 0 7 1
refdes=A1#
}
C 10400 800 1 0 1 in-1.sym
{
T 10400 1300 5 10 0 0 0 6 1
footprint=anchor
T 10400 1100 5 10 0 0 0 6 1
device=INPUT
T 10400 900 5 10 1 1 0 1 1
refdes=A1
}
C 4500 1300 1 0 0 in-1.sym
{
T 4500 1800 5 10 0 0 0 0 1
footprint=anchor
T 4500 1600 5 10 0 0 0 0 1
device=INPUT
T 4500 1400 5 10 1 1 0 7 1
refdes=SEL#
}
C 1200 600 1 0 0 in-1.sym
{
T 1200 1100 5 10 0 0 0 0 1
footprint=anchor
T 1200 900 5 10 0 0 0 0 1
device=INPUT
T 1200 700 5 10 1 1 0 7 1
refdes=A2#
}
C 10400 600 1 0 1 in-1.sym
{
T 10400 1100 5 10 0 0 0 6 1
footprint=anchor
T 10400 900 5 10 0 0 0 6 1
device=INPUT
T 10400 700 5 10 1 1 0 1 1
refdes=A2
}
C 7100 700 1 0 1 in-1.sym
{
T 7100 1200 5 10 0 0 0 6 1
footprint=anchor
T 7100 1000 5 10 0 0 0 6 1
device=INPUT
T 7100 800 5 10 1 1 0 1 1
refdes=A3#
}
C 4500 700 1 0 0 in-1.sym
{
T 4500 1200 5 10 0 0 0 0 1
footprint=anchor
T 4500 1000 5 10 0 0 0 0 1
device=INPUT
T 4500 800 5 10 1 1 0 7 1
refdes=A3
}
C 6100 1600 1 0 1 in-1.sym
{
T 6100 2100 5 10 0 0 0 6 1
footprint=anchor
T 6100 1900 5 10 0 0 0 6 1
device=INPUT
T 6100 1700 5 10 1 1 0 1 1
refdes=SEL
}
C 1000 1800 1 0 0 in-1.sym
{
T 1000 2300 5 10 0 0 0 0 1
footprint=anchor
T 1000 2100 5 10 0 0 0 0 1
device=INPUT
T 1000 1900 5 10 1 1 0 7 1
refdes=GND
}
C 1000 4700 1 0 0 in-1.sym
{
T 1000 5200 5 10 0 0 0 0 1
footprint=anchor
T 1000 5000 5 10 0 0 0 0 1
device=INPUT
T 1000 4800 5 10 1 1 0 7 1
refdes=Vdd
}
N 800 4500 600 4500 4
{
T 550 4500 5 10 1 1 0 7 1
netname=L0
}
N 800 4300 600 4300 4
{
T 550 4300 5 10 1 1 0 7 1
netname=L1
}
N 800 4100 600 4100 4
{
T 550 4100 5 10 1 1 0 7 1
netname=L2
}
N 800 3900 600 3900 4
{
T 550 3900 5 10 1 1 0 7 1
netname=L3
}
N 800 3700 600 3700 4
{
T 550 3700 5 10 1 1 0 7 1
netname=L4
}
N 800 3500 600 3500 4
{
T 550 3500 5 10 1 1 0 7 1
netname=L5
}
N 800 3300 600 3300 4
{
T 550 3300 5 10 1 1 0 7 1
netname=L6
}
N 800 3100 600 3100 4
{
T 550 3100 5 10 1 1 0 7 1
netname=L7
}
N 3600 4500 3400 4500 4
{
T 3350 4500 5 10 1 1 0 7 1
netname=L0
}
N 3600 4300 3400 4300 4
{
T 3350 4300 5 10 1 1 0 7 1
netname=L1
}
N 3600 4100 3400 4100 4
{
T 3350 4100 5 10 1 1 0 7 1
netname=L2
}
N 3600 3900 3400 3900 4
{
T 3350 3900 5 10 1 1 0 7 1
netname=L3
}
N 3600 3700 3400 3700 4
{
T 3350 3700 5 10 1 1 0 7 1
netname=L4
}
N 3600 3500 3400 3500 4
{
T 3350 3500 5 10 1 1 0 7 1
netname=L5
}
N 3600 3300 3400 3300 4
{
T 3350 3300 5 10 1 1 0 7 1
netname=L6
}
N 3600 3100 3400 3100 4
{
T 3350 3100 5 10 1 1 0 7 1
netname=L7
}
N 6400 4500 6200 4500 4
{
T 6150 4500 5 10 1 1 0 7 1
netname=L0
}
N 6400 4300 6200 4300 4
{
T 6150 4300 5 10 1 1 0 7 1
netname=L1
}
N 6400 4100 6200 4100 4
{
T 6150 4100 5 10 1 1 0 7 1
netname=L2
}
N 6400 3900 6200 3900 4
{
T 6150 3900 5 10 1 1 0 7 1
netname=L3
}
N 6400 3700 6200 3700 4
{
T 6150 3700 5 10 1 1 0 7 1
netname=L4
}
N 6400 3500 6200 3500 4
{
T 6150 3500 5 10 1 1 0 7 1
netname=L5
}
N 6400 3300 6200 3300 4
{
T 6150 3300 5 10 1 1 0 7 1
netname=L6
}
N 6400 3100 6200 3100 4
{
T 6150 3100 5 10 1 1 0 7 1
netname=L7
}
N 9200 4500 9000 4500 4
{
T 8950 4500 5 10 1 1 0 7 1
netname=L0
}
N 9200 4300 9000 4300 4
{
T 8950 4300 5 10 1 1 0 7 1
netname=L1
}
N 9200 4100 9000 4100 4
{
T 8950 4100 5 10 1 1 0 7 1
netname=L2
}
N 9200 3900 9000 3900 4
{
T 8950 3900 5 10 1 1 0 7 1
netname=L3
}
N 9200 3700 9000 3700 4
{
T 8950 3700 5 10 1 1 0 7 1
netname=L4
}
N 9200 3500 9000 3500 4
{
T 8950 3500 5 10 1 1 0 7 1
netname=L5
}
N 9200 3300 9000 3300 4
{
T 8950 3300 5 10 1 1 0 7 1
netname=L6
}
N 9200 3100 9000 3100 4
{
T 8950 3100 5 10 1 1 0 7 1
netname=L7
}
C 1200 5600 1 0 0 in-1.sym
{
T 1200 6100 5 10 0 0 0 0 1
footprint=anchor
T 1200 5900 5 10 0 0 0 0 1
device=INPUT
T 1200 5700 5 10 1 1 0 7 1
refdes=L0
}
C 1200 5400 1 0 0 in-1.sym
{
T 1200 5900 5 10 0 0 0 0 1
footprint=anchor
T 1200 5700 5 10 0 0 0 0 1
device=INPUT
T 1200 5500 5 10 1 1 0 7 1
refdes=L1
}
C 4000 5600 1 0 0 in-1.sym
{
T 4000 6100 5 10 0 0 0 0 1
footprint=anchor
T 4000 5900 5 10 0 0 0 0 1
device=INPUT
T 4000 5700 5 10 1 1 0 7 1
refdes=L2
}
C 4000 5400 1 0 0 in-1.sym
{
T 4000 5900 5 10 0 0 0 0 1
footprint=anchor
T 4000 5700 5 10 0 0 0 0 1
device=INPUT
T 4000 5500 5 10 1 1 0 7 1
refdes=L3
}
C 6800 5600 1 0 0 in-1.sym
{
T 6800 6100 5 10 0 0 0 0 1
footprint=anchor
T 6800 5900 5 10 0 0 0 0 1
device=INPUT
T 6800 5700 5 10 1 1 0 7 1
refdes=L4
}
C 6800 5400 1 0 0 in-1.sym
{
T 6800 5900 5 10 0 0 0 0 1
footprint=anchor
T 6800 5700 5 10 0 0 0 0 1
device=INPUT
T 6800 5500 5 10 1 1 0 7 1
refdes=L5
}
C 9600 5600 1 0 0 in-1.sym
{
T 9600 6100 5 10 0 0 0 0 1
footprint=anchor
T 9600 5900 5 10 0 0 0 0 1
device=INPUT
T 9600 5700 5 10 1 1 0 7 1
refdes=L6
}
C 9600 5400 1 0 0 in-1.sym
{
T 9600 5900 5 10 0 0 0 0 1
footprint=anchor
T 9600 5700 5 10 0 0 0 0 1
device=INPUT
T 9600 5500 5 10 1 1 0 7 1
refdes=L7
}
N 1800 5700 2000 5700 4
{
T 2050 5700 5 10 1 1 0 1 1
netname=L0
}
N 1800 5500 2000 5500 4
{
T 2050 5500 5 10 1 1 0 1 1
netname=L1
}
N 4600 5700 4800 5700 4
{
T 4850 5700 5 10 1 1 0 1 1
netname=L2
}
N 4600 5500 4800 5500 4
{
T 4850 5500 5 10 1 1 0 1 1
netname=L3
}
N 7400 5700 7600 5700 4
{
T 7650 5700 5 10 1 1 0 1 1
netname=L4
}
N 7400 5500 7600 5500 4
{
T 7650 5500 5 10 1 1 0 1 1
netname=L5
}
N 10200 5700 10400 5700 4
{
T 10450 5700 5 10 1 1 0 1 1
netname=L6
}
N 10200 5500 10400 5500 4
{
T 10450 5500 5 10 1 1 0 1 1
netname=L7
}
N 800 2700 600 2700 4
{
T 550 2700 5 10 1 1 0 7 1
netname=A0
}
N 3600 2500 3400 2500 4
{
T 3350 2500 5 10 1 1 0 7 1
netname=A0
}
N 6400 2500 6200 2500 4
{
T 6150 2500 5 10 1 1 0 7 1
netname=A0
}
N 9200 2700 9000 2700 4
{
T 8950 2700 5 10 1 1 0 7 1
netname=A0
}
N 800 2500 600 2500 4
{
T 550 2500 5 10 1 1 0 7 1
netname=A1
}
N 3600 2700 3400 2700 4
{
T 3350 2700 5 10 1 1 0 7 1
netname=A1
}
N 10800 2300 11000 2300 4
{
T 11050 2300 5 10 1 1 0 1 1
netname=A1#
}
N 5200 2300 5400 2300 4
{
T 5450 2300 5 10 1 1 0 1 1
netname=A2#
}
N 6400 2700 6200 2700 4
{
T 6150 2700 5 10 1 1 0 7 1
netname=A2
}
N 9200 2500 9000 2500 4
{
T 8950 2500 5 10 1 1 0 7 1
netname=A2
}
N 2400 2700 2600 2700 4
{
T 2650 2700 5 10 1 1 0 1 1
netname=A0#
}
N 5200 2500 5400 2500 4
{
T 5450 2500 5 10 1 1 0 1 1
netname=A0#
}
N 8000 2500 8200 2500 4
{
T 8250 2500 5 10 1 1 0 1 1
netname=A0#
}
N 10800 2700 11000 2700 4
{
T 11050 2700 5 10 1 1 0 1 1
netname=A0#
}
N 2400 2500 2600 2500 4
{
T 2650 2500 5 10 1 1 0 1 1
netname=A1#
}
N 5200 2700 5400 2700 4
{
T 5450 2700 5 10 1 1 0 1 1
netname=A1#
}
N 8000 2300 8200 2300 4
{
T 8250 2300 5 10 1 1 0 1 1
netname=A1
}
N 2400 2300 2600 2300 4
{
T 2650 2300 5 10 1 1 0 1 1
netname=A2
}
N 10800 2500 11000 2500 4
{
T 11050 2500 5 10 1 1 0 1 1
netname=A2#
}
N 8000 2700 8200 2700 4
{
T 8250 2700 5 10 1 1 0 1 1
netname=A2#
}
N 1800 1100 2000 1100 4
{
T 2050 1100 5 10 1 1 0 1 1
netname=A0#
}
N 1800 700 2000 700 4
{
T 2050 700 5 10 1 1 0 1 1
netname=A2#
}
N 1800 900 2000 900 4
{
T 2050 900 5 10 1 1 0 1 1
netname=A1#
}
N 9800 1100 9600 1100 4
{
T 9550 1100 5 10 1 1 0 7 1
netname=A0
}
N 9800 900 9600 900 4
{
T 9550 900 5 10 1 1 0 7 1
netname=A1
}
N 9800 700 9600 700 4
{
T 9550 700 5 10 1 1 0 7 1
netname=A2
}
C 800 1900 1 0 0 dram4byte.sym
{
T 1600 2875 5 10 1 1 0 4 1
source=dram4byte.sch
T 1600 3600 5 10 1 1 0 3 1
refdes=A
}
C 3600 1900 1 0 0 dram4byte.sym
{
T 4400 2875 5 10 1 1 0 4 1
source=dram4byte.sch
T 4400 3600 5 10 1 1 0 3 1
refdes=B
}
C 6400 1900 1 0 0 dram4byte.sym
{
T 7200 2875 5 10 1 1 0 4 1
source=dram4byte.sch
T 7200 3600 5 10 1 1 0 3 1
refdes=C
}
C 9200 1900 1 0 0 dram4byte.sym
{
T 10000 2875 5 10 1 1 0 4 1
source=dram4byte.sch
T 10000 3600 5 10 1 1 0 3 1
refdes=D
}
C 5100 1100 1 0 0 BSS84.sym
{
T 5300 1400 5 8 1 1 0 1 1
refdes=M1
T 5200 1900 5 10 0 1 0 0 1
value=BSS84
T 5600 1700 5 10 0 1 0 0 1
footprint=sot23-pmos
T 6600 1700 5 10 0 1 0 0 1
device=PMOS
}
N 5500 1700 5500 1600 4
C 5100 500 1 0 0 BSS84.sym
{
T 5300 800 5 8 1 1 0 1 1
refdes=M2
T 5200 1300 5 10 0 1 0 0 1
value=BSS84
T 5600 1100 5 10 0 1 0 0 1
footprint=sot23-pmos
T 6600 1100 5 10 0 1 0 0 1
device=PMOS
}
C 6500 500 1 0 1 BSS84.sym
{
T 6300 800 5 8 1 1 0 7 1
refdes=M3
T 6400 1300 5 10 0 1 0 6 1
value=BSS84
T 6000 1100 5 10 0 1 0 6 1
footprint=sot23-pmos
T 5000 1100 5 10 0 1 0 6 1
device=PMOS
}
N 5500 1200 5500 1000 4
N 5500 1100 6100 1100 4
{
T 5700 1150 5 10 1 1 0 0 1
netname=S
}
N 6100 1100 6100 1000 4
N 5500 600 5500 400 4
{
T 5500 350 5 10 1 1 0 5 1
netname=SL
}
N 6100 600 6100 400 4
{
T 6100 350 5 10 1 1 0 5 1
netname=SH
}
N 800 2300 600 2300 4
{
T 550 2300 5 10 1 1 0 7 1
netname=SL
}
N 3600 2300 3400 2300 4
{
T 3350 2300 5 10 1 1 0 7 1
netname=SL
}
N 6400 2300 6200 2300 4
{
T 6150 2300 5 10 1 1 0 7 1
netname=SH
}
N 9200 2300 9000 2300 4
{
T 8950 2300 5 10 1 1 0 7 1
netname=SH
}
