
---------- Begin Simulation Statistics ----------
simSeconds                                   0.008617                       # Number of seconds simulated (Second)
simTicks                                   8616817224                       # Number of ticks simulated (Tick)
finalTick                                  8616817224                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    306.69                       # Real time elapsed on the host (Second)
hostTickRate                                 28095974                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     744276                       # Number of bytes of host memory used (Byte)
simInsts                                     54456441                       # Number of instructions simulated (Count)
simOps                                       89561072                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   177556                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     292016                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        25702500                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       67452582                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1281                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      67259885                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  4138                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              951906                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           991875                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                567                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           25523385                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              2.635226                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.613167                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                 10023689     39.27%     39.27% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  1003275      3.93%     43.20% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  1997852      7.83%     51.03% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  2914156     11.42%     62.45% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  2738237     10.73%     73.18% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  2167495      8.49%     81.67% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  2199867      8.62%     90.29% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  1301699      5.10%     95.39% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  1177115      4.61%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             25523385                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                 215752     78.21%     78.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     78.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     78.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     78.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     78.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     78.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     78.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     78.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     78.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     78.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     78.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     78.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     78.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                 14280      5.18%     83.38% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     1      0.00%     83.38% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                    40      0.01%     83.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    5      0.00%     83.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     83.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     83.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     83.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     83.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     83.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     83.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd              227      0.08%     83.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     83.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     83.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                1      0.00%     83.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     83.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     83.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult           26505      9.61%     93.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     93.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     93.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     93.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     93.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     93.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     93.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     93.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     93.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     93.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     93.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     93.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     93.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     93.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     93.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     93.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     93.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                   473      0.17%     93.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                  800      0.29%     93.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead             5709      2.07%     95.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           12082      4.38%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass       143053      0.21%      0.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     40386711     60.05%     60.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult       132106      0.20%     60.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv        14705      0.02%     60.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      3911871      5.82%     66.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     66.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     66.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     66.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     66.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     66.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     66.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     66.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd          378      0.00%     66.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu      1789789      2.66%     68.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           14      0.00%     68.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt          655      0.00%     68.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc       347940      0.52%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift          186      0.00%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      4083809      6.07%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt       426850      0.63%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv        66059      0.10%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult      3226170      4.80%     81.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     81.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     81.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      3062792      4.55%     85.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      1989900      2.96%     88.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      5070804      7.54%     96.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      2606093      3.87%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      67259885                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        2.616862                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             275875                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.004102                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               104908587                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               40312587                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       39523455                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 55414581                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                28093469                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        27616748                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   39654914                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    27737793                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         67170706                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      8123461                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    89179                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          12712345                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       3890418                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     4588884                       # Number of stores executed (Count)
system.cpu0.numRate                          2.613392                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                            965                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         179115                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                      173829                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.committedInsts                   39450394                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     66501951                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              0.651514                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         0.651514                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              1.534885                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         1.534885                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  60179917                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 31592036                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   41791280                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  24521105                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   19260415                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  19889213                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 21963947                       # number of misc regfile reads (Count)
system.cpu0.MemDepUnit__0.insertedLoads       8156916                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      4619377                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       688403                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       168013                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                3936582                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          2825466                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect            27291                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             2300570                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                2298404                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999058                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                 464440                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 2                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           1506                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits               380                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            1126                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          203                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         922455                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            714                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts            26523                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples     25393795                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     2.618827                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     3.064146                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0       10600290     41.74%     41.74% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        3142567     12.38%     54.12% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        1549225      6.10%     60.22% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        2092533      8.24%     68.46% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        1265325      4.98%     73.44% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        1070917      4.22%     77.66% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         780796      3.07%     80.73% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         254462      1.00%     81.74% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        4637680     18.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     25393795                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            39450394                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              66501951                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   12604506                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      8043541                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        476                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   3846787                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  27414057                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   46880336                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls               460564                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass       135524      0.20%      0.20% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     39889457     59.98%     60.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult       131837      0.20%     60.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv        14686      0.02%     60.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      3850552      5.79%     66.20% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     66.20% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     66.20% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     66.20% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     66.20% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd          374      0.00%     66.20% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu      1749406      2.63%     68.83% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           14      0.00%     68.83% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt          602      0.00%     68.83% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc       343844      0.52%     69.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     69.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          186      0.00%     69.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     69.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     69.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      4074534      6.13%     75.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt       421829      0.63%     76.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv        65794      0.10%     76.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult      3218806      4.84%     81.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     81.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     81.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      3038482      4.57%     85.62% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      1978548      2.98%     88.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      5005059      7.53%     96.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      2582417      3.88%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     66501951                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      4637680                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data      9986760                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          9986760                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data      9986760                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         9986760                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data       280194                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total         280194                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data       280194                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total        280194                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data   6567762661                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total   6567762661                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data   6567762661                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total   6567762661                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     10266954                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     10266954                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     10266954                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     10266954                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.027291                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.027291                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.027291                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.027291                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 23440.054609                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 23440.054609                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 23440.054609                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 23440.054609                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs        29569                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets           10                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs         3309                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs      8.935932                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets           10                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks        92583                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total            92583                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data       170722                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total       170722                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data       170722                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total       170722                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       109472                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       109472                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       109472                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       109472                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data   4634418275                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total   4634418275                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data   4634418275                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total   4634418275                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.010663                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.010663                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.010663                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.010663                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 42334.279770                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 42334.279770                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 42334.279770                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 42334.279770                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                108886                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          203                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          203                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       818847                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       818847                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          238                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          238                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.147059                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.147059                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 23395.628571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 23395.628571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data      2340324                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      2340324                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.147059                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.147059                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 66866.400000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 66866.400000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          238                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          238                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          238                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          238                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data      5484505                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        5484505                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data       221699                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       221699                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data   2542898889                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total   2542898889                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      5706204                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      5706204                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.038852                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.038852                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 11470.051236                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 11470.051236                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data       170716                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total       170716                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data        50983                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total        50983                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data    648646038                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total    648646038                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.008935                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.008935                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 12722.790695                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 12722.790695                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      4502255                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       4502255                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data        58495                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total        58495                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data   4024863772                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total   4024863772                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      4560750                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      4560750                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.012826                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.012826                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 68806.971057                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 68806.971057                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data            6                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total            6                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data        58489                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total        58489                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data   3985772237                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total   3985772237                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.012824                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.012824                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 68145.672468                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 68145.672468                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          509.387139                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            10096721                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            109438                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             92.259736                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             187146                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   509.387139                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.994897                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.994897                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           37                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          475                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          82248878                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         82248878                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 4624862                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles             10449537                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 10116327                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles               305146                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 27513                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             2291461                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  946                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              67857069                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 4504                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           4651092                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      40344380                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    3936582                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           2763224                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     20842594                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  56876                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 207                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles          995                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  4586937                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 8312                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          25523385                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             2.665773                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.461660                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                14824308     58.08%     58.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  528439      2.07%     60.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  538179      2.11%     62.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                  768242      3.01%     65.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  372147      1.46%     66.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  950901      3.73%     70.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  953152      3.73%     74.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  536124      2.10%     76.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 6051893     23.71%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            25523385                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.153159                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       1.569668                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      4585168                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          4585168                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      4585168                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         4585168                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         1768                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           1768                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         1768                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          1768                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    136244619                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    136244619                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    136244619                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    136244619                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      4586936                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      4586936                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      4586936                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      4586936                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000385                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000385                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000385                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000385                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 77061.436086                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 77061.436086                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 77061.436086                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 77061.436086                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1347                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           13                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    103.615385                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks          905                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total              905                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          350                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          350                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          350                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          350                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         1418                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         1418                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         1418                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         1418                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    112076478                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    112076478                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    112076478                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    112076478                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000309                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000309                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000309                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000309                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 79038.418900                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 79038.418900                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 79038.418900                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 79038.418900                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                   905                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      4585168                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        4585168                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         1768                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         1768                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    136244619                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    136244619                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      4586936                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      4586936                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000385                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000385                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 77061.436086                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 77061.436086                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          350                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          350                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         1418                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         1418                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    112076478                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    112076478                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000309                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000309                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 79038.418900                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 79038.418900                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          508.899939                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             4586585                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              1417                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           3236.827805                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              92241                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   508.899939                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.993945                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.993945                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          116                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           53                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2           13                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3          330                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          36696905                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         36696905                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    27513                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                    198883                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                   11902                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              67453863                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1502                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 8156916                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                4619377                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  458                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     1939                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                    7756                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           295                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect         18594                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         8301                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               26895                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                67153068                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               67140203                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 48729399                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 82982392                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       2.612205                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.587226                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.demandHits::cpu0.inst          107                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu0.data        43223                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::total           43330                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.overallHits::cpu0.inst          107                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu0.data        43223                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::total          43330                       # number of overall hits (Count)
system.cpu0.l2cache.demandMisses::cpu0.inst         1311                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.data        66215                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::total         67526                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.inst         1311                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.data        66215                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::total        67526                       # number of overall misses (Count)
system.cpu0.l2cache.demandMissLatency::cpu0.inst    109891998                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::cpu0.data   4219712397                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::total   4329604395                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.inst    109891998                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.data   4219712397                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::total   4329604395                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.demandAccesses::cpu0.inst         1418                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.data       109438                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::total       110856                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.inst         1418                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.data       109438                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::total       110856                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.demandMissRate::cpu0.inst     0.924542                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.data     0.605046                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::total     0.609133                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.inst     0.924542                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.data     0.605046                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::total     0.609133                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMissLatency::cpu0.inst 83823.034325                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::cpu0.data 63727.439357                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::total 64117.590187                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.inst 83823.034325                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.data 63727.439357                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::total 64117.590187                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.writebacks::writebacks        23511                       # number of writebacks (Count)
system.cpu0.l2cache.writebacks::total           23511                       # number of writebacks (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.inst         1311                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.data        66215                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::total        67526                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.inst         1311                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.data        66215                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::total        67526                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.inst    101167398                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.data   3778720497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::total   3879887895                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.inst    101167398                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.data   3778720497                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::total   3879887895                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissRate::cpu0.inst     0.924542                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::cpu0.data     0.605046                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::total     0.609133                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.inst     0.924542                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.data     0.605046                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::total     0.609133                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.inst 77168.114416                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.data 57067.439357                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::total 57457.688816                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.inst 77168.114416                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.data 57067.439357                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::total 57457.688816                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.replacements                24685                       # number of replacements (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::total            1                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.hits::cpu0.inst          107                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::total          107                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.misses::cpu0.inst         1311                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::total         1311                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.missLatency::cpu0.inst    109891998                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::total    109891998                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.accesses::cpu0.inst         1418                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::total         1418                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.missRate::cpu0.inst     0.924542                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::total     0.924542                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::cpu0.inst 83823.034325                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::total 83823.034325                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.mshrMisses::cpu0.inst         1311                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::total         1311                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::cpu0.inst    101167398                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::total    101167398                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::cpu0.inst     0.924542                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::total     0.924542                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::cpu0.inst 77168.114416                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::total 77168.114416                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.hits::cpu0.data         8036                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::total         8036                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.misses::cpu0.data        50420                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::total        50420                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.missLatency::cpu0.data   3870267192                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::total   3870267192                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.accesses::cpu0.data        58456                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::total        58456                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.missRate::cpu0.data     0.862529                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::total     0.862529                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMissLatency::cpu0.data 76760.555177                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::total 76760.555177                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.mshrMisses::cpu0.data        50420                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::total        50420                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::cpu0.data   3534469992                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::total   3534469992                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.862529                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::total     0.862529                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 70100.555177                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::total 70100.555177                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.hits::cpu0.data        35187                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::total        35187                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.data        15795                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::total        15795                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu0.data    349445205                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::total    349445205                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.data        50982                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::total        50982                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.data     0.309815                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::total     0.309815                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 22123.786325                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::total 22123.786325                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu0.data        15795                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::total        15795                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data    244250505                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::total    244250505                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.309815                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::total     0.309815                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 15463.786325                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::total 15463.786325                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.hits::cpu0.data           35                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.hits::total           35                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.misses::cpu0.data           34                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::total           34                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.missLatency::cpu0.data       784548                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::total       784548                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.accesses::cpu0.data           69                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::total           69                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.missRate::cpu0.data     0.492754                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::total     0.492754                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMissLatency::cpu0.data 23074.941176                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::total 23074.941176                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.mshrMisses::cpu0.data           34                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::total           34                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::cpu0.data       558108                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::total       558108                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::cpu0.data     0.492754                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::total     0.492754                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::cpu0.data 16414.941176                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::total 16414.941176                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.WritebackClean.hits::writebacks          905                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.hits::total          905                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.accesses::writebacks          905                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackClean.accesses::total          905                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.hits::writebacks        92583                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.hits::total        92583                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.accesses::writebacks        92583                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.accesses::total        92583                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.tags.tagsInUse       23187.593951                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2cache.tags.totalRefs             220713                       # Total number of references to valid blocks. (Count)
system.cpu0.l2cache.tags.sampledRefs            63417                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2cache.tags.avgRefs             3.480344                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2cache.tags.warmupTick             85248                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2cache.tags.occupancies::writebacks    46.235929                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.inst   644.585157                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.data 22496.772865                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.avgOccs::writebacks     0.001411                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.inst     0.019671                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.data     0.686547                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::total      0.707629                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.occupanciesTaskId::1024        30713                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::0          239                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::1          972                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::2         3878                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::3        25624                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ratioOccsTaskId::1024     0.937286                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.tagAccesses          3594857                       # Number of tag accesses (Count)
system.cpu0.l2cache.tags.dataAccesses         3594857                       # Number of data accesses (Count)
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                    2411117                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                 113375                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                 128                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                295                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 58412                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  38                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                  3161                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           8043541                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             3.763944                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev            6.769044                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               7828284     97.32%     97.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               53765      0.67%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29               85979      1.07%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                 787      0.01%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                3217      0.04%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               16913      0.21%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               49119      0.61%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                4900      0.06%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                 126      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                  12      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                 4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                 1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                 1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                 1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149                 1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179                 1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189                 1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199                 2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209                 1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219                 2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229                 3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239               156      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                29      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                59      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                64      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows              85      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value             991                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             8043541                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                8117729                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                4588907                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     1407                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                   103277                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                4587107                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      288                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             18                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean      6432006                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 9851468.507799                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value       187479                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value     27849789                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   8558929170                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED     57888054                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 27513                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 4733257                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                 277240                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          2638                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 10306558                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             10176179                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              67706346                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                49707                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                 51887                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                   205                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents              10019448                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands          108196429                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  202054075                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                60754225                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 42114231                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            106157905                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 2038515                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     50                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 90                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                  1405920                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                        88171031                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      134978453                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                39450394                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  66501951                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.toL2Bus.transDist::ReadResp         52494                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackDirty       116094                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackClean          905                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanEvict        17477                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeReq         4019                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeResp           88                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExReq        62525                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExResp        58468                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadCleanReq         1418                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadSharedReq        69717                       # Transaction distribution (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         3740                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port       328026                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount::total            331766                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       148608                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     12936192                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize::total           13084800                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.snoops                      51565                       # Total snoops (Count)
system.cpu0.toL2Bus.snoopTraffic              1511552                       # Total snoop traffic (Byte)
system.cpu0.toL2Bus.snoopFanout::samples       162364                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::mean        0.005512                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::stdev       0.074040                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::0             161469     99.45%     99.45% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::1                895      0.55%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::total         162364                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.toL2Bus.reqLayer0.occupancy     135761436                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer0.occupancy      1415583                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer1.occupancy    109351539                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoopLayer0.occupancy       113220                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoop_filter.totRequests       220716                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleRequests       109860                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.totSnoops          894                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleSnoops          894                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.workload.numSyscalls                   84                       # Number of system calls (Count)
system.cpu1.numCycles                         8986793                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       23478550                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     569                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      23387944                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                  3328                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined              419998                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined           591439                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                257                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples            8963878                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              2.609132                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.747068                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                  3959585     44.17%     44.17% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   261389      2.92%     47.09% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                   427496      4.77%     51.86% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   941457     10.50%     62.36% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   741060      8.27%     70.63% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   776184      8.66%     79.29% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   953077     10.63%     89.92% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   345470      3.85%     93.77% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                   558160      6.23%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total              8963878                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                 192486     81.72%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     1      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     6      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     81.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult           26314     11.17%     92.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     92.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     92.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     92.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     92.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     92.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     92.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     92.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     92.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     92.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     92.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     92.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     92.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     92.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   119      0.05%     92.94% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                   70      0.03%     92.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead             4550      1.93%     94.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           12000      5.09%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass       141441      0.60%      0.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     14278204     61.05%     61.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult          171      0.00%     61.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv        14442      0.06%     61.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd      2058791      8.80%     70.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     70.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0      0.00%     70.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     70.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     70.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     70.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     70.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     70.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd          378      0.00%     70.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     70.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu       134769      0.58%     71.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     71.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt          148      0.00%     71.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc        67294      0.29%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift          188      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd      1638400      7.01%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt        67073      0.29%     78.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult      1474560      6.30%     84.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     84.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     84.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     84.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead        12681      0.05%     85.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite         4583      0.02%     85.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      2052463      8.78%     93.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      1442358      6.17%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      23387944                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        2.602479                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                             235546                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.010071                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                33605100                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               12612449                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       12179882                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 22373540                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                11286731                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        11129645                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   12273856                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    11208193                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         23329088                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      2059671                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                    58856                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           3502290                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       1274915                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     1442619                       # Number of stores executed (Count)
system.cpu1.numRate                          2.595930                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            217                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          22915                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                    16850017                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   15006047                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     23059121                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              0.598878                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         0.598878                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              1.669789                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         1.669789                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  19949843                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                  9509649                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                   15706779                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                   9696832                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                    7842339                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                   8923200                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                  6050396                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       2071892                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      1462012                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads        68045                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores        13078                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                1303424                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          1300846                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect            16043                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups              994635                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                 994082                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999444                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                   1034                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 2                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            269                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                33                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             236                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts         419601                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            312                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts            15883                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples      8903412                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     2.589920                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     3.048566                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0        4304834     48.35%     48.35% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1         421055      4.73%     53.08% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         482328      5.42%     58.50% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         425582      4.78%     63.28% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         751871      8.44%     71.72% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         570381      6.41%     78.13% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         495207      5.56%     83.69% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7          51199      0.58%     84.26% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1400955     15.74%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total      8903412                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            15006047                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              23059121                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    3473738                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      2035183                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                        208                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   1256385                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                  11086625                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   15359631                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  764                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass       134299      0.58%      0.58% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     14036989     60.87%     61.46% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult          161      0.00%     61.46% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv        14441      0.06%     61.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd      2023943      8.78%     70.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd          374      0.00%     70.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu       130868      0.57%     70.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     70.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt          132      0.00%     70.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc        65622      0.28%     71.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     71.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift          186      0.00%     71.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     71.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     71.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd      1638400      7.11%     78.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt        65408      0.28%     78.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult      1474560      6.39%     84.94% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.94% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.94% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.94% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.94% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.94% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.94% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.94% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     84.94% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     84.94% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.94% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.94% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.94% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.94% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.94% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.94% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.94% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead        11186      0.05%     84.98% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite         4177      0.02%     85.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      2023997      8.78%     93.78% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      1434378      6.22%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     23059121                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1400955                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      3243493                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          3243493                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      3243493                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         3243493                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       245964                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         245964                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       245964                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        245964                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data   4355153487                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total   4355153487                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data   4355153487                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total   4355153487                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data      3489457                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      3489457                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      3489457                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      3489457                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.070488                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.070488                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.070488                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.070488                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 17706.467154                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 17706.467154                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 17706.467154                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 17706.467154                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs        42376                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs         4727                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs      8.964671                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        49208                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            49208                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data       170500                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       170500                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data       170500                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       170500                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data        75464                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total        75464                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data        75464                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total        75464                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data   1973462895                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   1973462895                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data   1973462895                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   1973462895                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.021626                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.021626                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.021626                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.021626                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 26151.050766                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 26151.050766                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 26151.050766                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 26151.050766                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                 74886                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data           84                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total           84                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           20                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           20                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data       487845                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total       487845                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data          104                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total          104                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.192308                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.192308                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 24392.250000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 24392.250000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           20                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           20                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      1272060                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      1272060                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.192308                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.192308                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data        63603                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total        63603                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data          104                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total          104                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data          104                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total          104                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data      1830024                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        1830024                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       220979                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       220979                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data   3125224980                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total   3125224980                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      2051003                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      2051003                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.107742                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.107742                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 14142.633372                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 14142.633372                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data       170497                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       170497                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data        50482                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total        50482                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data    760317921                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total    760317921                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.024613                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.024613                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 15061.168753                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 15061.168753                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      1413469                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       1413469                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data        24985                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        24985                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data   1229928507                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total   1229928507                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      1438454                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      1438454                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.017369                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.017369                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 49226.676286                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 49226.676286                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data            3                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total            3                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data        24982                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        24982                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data   1213144974                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total   1213144974                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.017367                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.017367                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 48560.762709                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 48560.762709                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          177.486212                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             3319187                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs             75436                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             44.000040                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick         5608000386                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   177.486212                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.346653                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.346653                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          507                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          507                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.990234                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          27992756                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         27992756                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 1156638                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles              4171163                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  3421685                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               198293                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                 16099                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved              987761                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  210                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              23732095                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 1087                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           1228399                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      15506070                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    1303424                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches            995149                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                      7718803                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                  32612                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                  52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          318                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  1208642                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                 4778                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples           8963878                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             2.660015                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            3.429942                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                 5184440     57.84%     57.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                   27378      0.31%     58.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  274840      3.07%     61.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  531604      5.93%     67.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                   16390      0.18%     67.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  299061      3.34%     70.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  425324      4.74%     75.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                   79358      0.89%     76.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 2125483     23.71%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total             8963878                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.145038                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       1.725429                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      1208174                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          1208174                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      1208174                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         1208174                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          468                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            468                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          468                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           468                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     22155822                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     22155822                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     22155822                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     22155822                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      1208642                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      1208642                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      1208642                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      1208642                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000387                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000387                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000387                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000387                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 47341.500000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 47341.500000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 47341.500000                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 47341.500000                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs          347                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs     86.750000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                5                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           89                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           89                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           89                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           89                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          379                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          379                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          379                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          379                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     18493155                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     18493155                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     18493155                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     18493155                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000314                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000314                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000314                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000314                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 48794.604222                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 48794.604222                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 48794.604222                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 48794.604222                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     5                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      1208174                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        1208174                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          468                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          468                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     22155822                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     22155822                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      1208642                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      1208642                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000387                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000387                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 47341.500000                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 47341.500000                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           89                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           89                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          379                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          379                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     18493155                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     18493155                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000314                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000314                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 48794.604222                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 48794.604222                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          106.378118                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             1208553                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               379                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs           3188.794195                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick         5607975411                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   106.378118                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.207770                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.207770                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          374                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1           61                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3          308                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.730469                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           9669515                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          9669515                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                    16099                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                    196729                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                    9402                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              23479119                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                1133                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 2071892                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                1462012                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  190                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     2346                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                    2903                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents            64                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect         10828                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect         5132                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts               15960                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                23315109                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               23309527                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 16974165                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 29352197                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       2.593754                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.578293                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.demandHits::cpu1.data        30991                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::total           30991                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.overallHits::cpu1.data        30991                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::total          30991                       # number of overall hits (Count)
system.cpu1.l2cache.demandMisses::cpu1.inst          379                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::cpu1.data        44443                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::total         44822                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.inst          379                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.data        44443                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::total        44822                       # number of overall misses (Count)
system.cpu1.l2cache.demandMissLatency::cpu1.inst     18111870                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::cpu1.data   1678934718                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::total   1697046588                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.inst     18111870                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.data   1678934718                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::total   1697046588                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.demandAccesses::cpu1.inst          379                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::cpu1.data        75434                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::total        75813                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.inst          379                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.data        75434                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::total        75813                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.demandMissRate::cpu1.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::cpu1.data     0.589164                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::total     0.591218                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.data     0.589164                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::total     0.591218                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMissLatency::cpu1.inst 47788.575198                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::cpu1.data 37777.258916                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::total 37861.911294                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.inst 47788.575198                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.data 37777.258916                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::total 37861.911294                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.writebacks::writebacks          800                       # number of writebacks (Count)
system.cpu1.l2cache.writebacks::total             800                       # number of writebacks (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.inst          379                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.data        44443                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::total        44822                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.inst          379                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.data        44443                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::total        44822                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.inst     15587730                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.data   1382931018                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::total   1398518748                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.inst     15587730                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.data   1382931018                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::total   1398518748                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissRate::cpu1.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::cpu1.data     0.589164                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::total     0.591218                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.data     0.589164                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::total     0.591218                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.inst 41128.575198                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.data 31116.959206                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::total 31201.614118                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.inst 41128.575198                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.data 31116.959206                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::total 31201.614118                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.replacements                 4445                       # number of replacements (Count)
system.cpu1.l2cache.ReadCleanReq.misses::cpu1.inst          379                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::total          379                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.missLatency::cpu1.inst     18111870                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.missLatency::total     18111870                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.accesses::cpu1.inst          379                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::total          379                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.missRate::cpu1.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::cpu1.inst 47788.575198                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::total 47788.575198                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.mshrMisses::cpu1.inst          379                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::total          379                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::cpu1.inst     15587730                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::total     15587730                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::cpu1.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::cpu1.inst 41128.575198                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::total 41128.575198                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.hits::cpu1.data         5827                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::total         5827                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.misses::cpu1.data        19125                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::total        19125                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.missLatency::cpu1.data   1146642210                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::total   1146642210                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.accesses::cpu1.data        24952                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::total        24952                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.missRate::cpu1.data     0.766472                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::total     0.766472                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMissLatency::cpu1.data 59955.148235                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::total 59955.148235                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.mshrMisses::cpu1.data        19125                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::total        19125                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::cpu1.data   1019256390                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::total   1019256390                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissRate::cpu1.data     0.766472                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::total     0.766472                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::cpu1.data 53294.451765                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::total 53294.451765                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.hits::cpu1.data        25164                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::total        25164                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.misses::cpu1.data        25318                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::total        25318                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.missLatency::cpu1.data    532292508                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::total    532292508                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.accesses::cpu1.data        50482                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::total        50482                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.missRate::cpu1.data     0.501525                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::total     0.501525                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::cpu1.data 21024.271585                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::total 21024.271585                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.mshrMisses::cpu1.data        25318                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::total        25318                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::cpu1.data    363674628                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::total    363674628                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::cpu1.data     0.501525                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::total     0.501525                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.data 14364.271585                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::total 14364.271585                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.hits::cpu1.data           11                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.hits::total           11                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.misses::cpu1.data           39                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.misses::total           39                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.missLatency::cpu1.data       818181                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.missLatency::total       818181                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.accesses::cpu1.data           50                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.accesses::total           50                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.missRate::cpu1.data     0.780000                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.missRate::total     0.780000                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMissLatency::cpu1.data        20979                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMissLatency::total        20979                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.mshrMisses::cpu1.data           39                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMisses::total           39                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::cpu1.data       571761                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::total       571761                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::cpu1.data     0.780000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::total     0.780000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::cpu1.data 14660.538462                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::total 14660.538462                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.WritebackClean.hits::writebacks            5                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.hits::total            5                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.accesses::writebacks            5                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackClean.accesses::total            5                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.hits::writebacks        49208                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.hits::total        49208                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.accesses::writebacks        49208                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.accesses::total        49208                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.tags.tagsInUse        7028.577875                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2cache.tags.totalRefs             150756                       # Total number of references to valid blocks. (Count)
system.cpu1.l2cache.tags.sampledRefs            38844                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2cache.tags.avgRefs             3.881063                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2cache.tags.warmupTick        5607968418                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2cache.tags.occupancies::writebacks     0.003336                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.inst    82.867427                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.data  6945.707113                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.avgOccs::writebacks     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.inst     0.002529                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.data     0.211966                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::total      0.214495                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.occupanciesTaskId::1024        27248                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::1          887                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::2         4008                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::3        22353                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ratioOccsTaskId::1024     0.831543                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.tagAccesses          2450908                       # Number of tag accesses (Count)
system.cpu1.l2cache.tags.dataAccesses         2450908                       # Number of data accesses (Count)
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        217                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                  36709                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   7                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                 64                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                 23457                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   8                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                  4577                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           2035183                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             7.646437                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           14.665905                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               1819809     89.42%     89.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               36358      1.79%     91.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               56430      2.77%     93.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                1191      0.06%     94.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                5684      0.28%     94.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               29705      1.46%     95.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               81150      3.99%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                4729      0.23%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                  97      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                  18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows               1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value             323                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             2035183                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                2051362                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                1442622                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     1252                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                   101926                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1208698                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      109                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              6                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            3                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean      1037184                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 934989.779640                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value        83583                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value      1952379                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            3                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   8613705672                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED      3111552                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                 16099                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1239784                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                 267694                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           258                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  3530844                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles              3909199                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              23635257                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                50120                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                 59767                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                    96                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents               3763048                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           43549536                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   75261493                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                20345215                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 15814861                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             42268647                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 1280889                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                   955797                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        30979203                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       47017924                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                15006047                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  23059121                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.toL2Bus.transDist::ReadResp         50886                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackDirty        50008                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackClean            5                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanEvict        29323                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeReq         4310                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeResp           69                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExReq        27845                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExResp        24970                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadCleanReq          379                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadSharedReq        59132                       # Transaction distribution (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          763                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       225916                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount::total            226679                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        24576                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      7979840                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize::total            8004416                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.snoops                      20310                       # Total snoops (Count)
system.cpu1.toL2Bus.snoopTraffic                53824                       # Total snoop traffic (Byte)
system.cpu1.toL2Bus.snoopFanout::samples        96111                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::mean        0.002882                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::stdev       0.053608                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::0              95834     99.71%     99.71% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::1                277      0.29%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::total          96111                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.toL2Bus.reqLayer0.occupancy      82976940                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer0.occupancy       378621                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer1.occupancy     75376548                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoopLayer0.occupancy        47952                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoop_filter.totRequests       150754                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleRequests        74941                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.totSnoops          277                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleSnoops          277                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l3.demandHits::cpu0.inst                    57                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                  9656                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   243                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                  7973                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                     17929                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                   57                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data                 9656                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  243                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                 7973                       # number of overall hits (Count)
system.l3.overallHits::total                    17929                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                1253                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data               41809                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                 136                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data                8398                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                   51596                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst               1253                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data              41809                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst                136                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data               8398                       # number of overall misses (Count)
system.l3.overallMisses::total                  51596                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst       90855387                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data     3086403507                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst        9389268                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data      775821735                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total         3962469897                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst      90855387                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data    3086403507                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst       9389268                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data     775821735                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total        3962469897                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst              1310                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data             51465                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst               379                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data             16371                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                 69525                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst             1310                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data            51465                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst              379                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data            16371                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                69525                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.956489                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.812377                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.358839                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.512980                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.742122                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.956489                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.812377                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.358839                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.512980                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.742122                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 72510.284916                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu0.data 73821.509890                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.inst 69038.735294                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.data 92381.726006                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::total    76798.005601                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.inst 72510.284916                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.data 73821.509890                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.inst 69038.735294                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.data 92381.726006                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::total   76798.005601                       # average overall miss latency ((Tick/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.demandMshrHits::cpu0.inst                 3                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                     3                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu0.inst                3                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total                    3                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.inst            1250                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data           41809                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst             136                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data            8398                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total               51593                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst           1250                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data          41809                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst            136                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data           8398                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total              51593                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst     82181776                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data   2801025552                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst      8461653                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data    718494980                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total     3610163961                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst     82181776                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data   2801025552                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst      8461653                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data    718494980                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total    3610163961                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.954198                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.812377                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.358839                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.512980                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.742078                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.954198                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.812377                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.358839                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.512980                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.742078                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 65745.420800                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 66995.755746                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 62218.036765                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 85555.487021                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::total 69973.910434                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 65745.420800                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 66995.755746                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 62218.036765                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 85555.487021                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::total 69973.910434                       # average overall mshr miss latency ((Tick/Count))
system.l3.replacements                              0                       # number of replacements (Count)
system.l3.ReadExReq.hits::cpu0.data              2662                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data              1141                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                  3803                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data           41571                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data            8391                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               49962                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data   3067414848                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data    775336554                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total     3842751402                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data         44233                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data          9532                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             53765                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.939819                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.880298                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.929266                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 73787.372158                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 92400.971755                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 76913.482287                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data        41571                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data         8391                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           49962                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data   2783661294                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data    718057487                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total   3501718781                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.939819                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.880298                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.929266                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 66961.614924                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 85574.721368                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 70087.642228                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst            57                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data          6994                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           243                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data          6832                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total             14126                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst         1253                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data          238                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst          136                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data            7                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total            1634                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst     90855387                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data     18988659                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst      9389268                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data       485181                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total    119718495                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst         1310                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data         7232                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst          379                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data         6839                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total         15760                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.956489                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.032909                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.358839                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.001024                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.103680                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 72510.284916                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 79784.281513                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 69038.735294                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data 69311.571429                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 73267.132803                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu0.inst            3                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total             3                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.inst         1250                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data          238                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst          136                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data            7                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total         1631                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst     82181776                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data     17364258                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst      8461653                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data       437493                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total    108445180                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.954198                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.032909                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.358839                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.001024                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.103490                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 65745.420800                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 72959.067227                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 62218.036765                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data        62499                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 66489.993869                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu0.data             4393                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data             5841                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                10234                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.accesses::cpu0.data         4393                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data         5841                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total            10234                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.WritebackDirty.hits::writebacks        24310                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total            24310                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks        24310                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total        24310                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 28839.392179                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                       106634                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                      51593                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       2.066831                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       78000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::cpu0.inst      885.901388                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data    25464.445004                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst       31.173675                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data     2457.872113                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.009012                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.259038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.000317                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.025003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.293369                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          51593                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  122                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                   89                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                   12                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                51370                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024         0.524831                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                    2610881                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                   2610881                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_cpu0.inst::samples      1250.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples     41809.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples       136.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples      8398.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000663514                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              105214                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       51593                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     51593                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 51593                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   44348                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    7085                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     123                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 3301952                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              383198565.56818157                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    8616734640                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     167013.64                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst        80000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data      2675776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst         8704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data       537472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 9284170.468091154471                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 310529506.480338454247                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 1010117.746928317589                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 62374770.872823610902                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst         1250                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data        41809                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst          136                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data         8398                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     34798718                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data   1218834507                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst      3306242                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data    400119868                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     27838.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     29152.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     24310.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     47644.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst        80000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data      2675776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst         8704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data       537472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        3301952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst        80000                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst         8704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        88704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst         1250                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data        41809                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst          136                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data         8398                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           51593                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst       9284170                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data     310529506                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst       1010118                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data      62374771                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         383198566                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst      9284170                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst      1010118                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      10294288                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst      9284170                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data    310529506                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst      1010118                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data     62374771                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        383198566                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                51593                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         3326                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         3320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         3238                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         3191                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         3209                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         3208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         3123                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         3172                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         3167                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         3172                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         3222                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         3127                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         3193                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         3308                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         3304                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         3313                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               689690585                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             257965000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1657059335                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13367.91                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32117.91                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               32320                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            62.64                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        19262                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   171.310144                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    90.988497                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   286.823806                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        16181     84.00%     84.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          642      3.33%     87.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          125      0.65%     87.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          104      0.54%     88.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          157      0.82%     89.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          152      0.79%     90.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          111      0.58%     90.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          101      0.52%     91.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1689      8.77%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        19262                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               3301952                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              383.198566                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.99                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.99                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               62.64                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        68508300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        36394050                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      184119180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 679791840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1811621880                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1783281600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    4563716850                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   529.629065                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4611411551                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    287560000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3717845673                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        69100920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        36705240                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      184254840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 679791840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1807547520                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1786712640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    4564113000                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   529.675039                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4620581936                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    287560000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3708675288                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1631                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               268                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              49989                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             49962                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1631                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port       103481                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total       103481                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  103481                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port      3301952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total      3301952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  3301952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                              295                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              51888                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    51888    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                51888                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy            74811104                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          278915816                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          51888                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          295                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.monitor.readBurstLengthHist::samples        69552                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::mean           64                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::gmean    64.000000                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::0-3             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::4-7             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::8-11            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::12-15            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::16-19            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::20-23            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::24-27            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::28-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::32-35            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::36-39            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::40-43            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::44-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::48-51            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::52-55            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::56-59            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::60-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::64-67        69552    100.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::68-71            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::72-75            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::76-79            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::total        69552                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::samples        24310                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::mean           64                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::gmean    64.000000                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::0-3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::4-7            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::8-11            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::12-15            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::16-19            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::20-23            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::24-27            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::28-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::32-35            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::36-39            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::40-43            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::44-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::48-51            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::52-55            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::56-59            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::60-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::64-67        24310    100.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::68-71            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::72-75            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::76-79            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::total        24310                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBandwidthHist::samples            8                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::mean      547464000                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::gmean  500427720.752363                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::stdev  284953514.324204                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::0-6.71089e+07            0      0.00%      0.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::6.71089e+07-1.34218e+08            0      0.00%      0.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.34218e+08-2.01327e+08            0      0.00%      0.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.01327e+08-2.68435e+08            0      0.00%      0.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.68435e+08-3.35544e+08            0      0.00%      0.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::3.35544e+08-4.02653e+08            2     25.00%     25.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::4.02653e+08-4.69762e+08            4     50.00%     75.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::4.69762e+08-5.36871e+08            0      0.00%     75.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::5.36871e+08-6.0398e+08            0      0.00%     75.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::6.0398e+08-6.71089e+08            0      0.00%     75.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::6.71089e+08-7.38198e+08            0      0.00%     75.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::7.38198e+08-8.05306e+08            1     12.50%     87.50% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%     87.50% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%     87.50% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%     87.50% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%     87.50% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%     87.50% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.14085e+09-1.20796e+09            1     12.50%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::total             8                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.totalReadBytes                 4449600                       # Number of bytes read (Byte)
system.monitor.averageReadBandwidth      516385561.435230      0.00%      0.00% # Average read bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::samples            8                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::mean     170080000                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::stdev 249300304.766303                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::0-3.35544e+07            5     62.50%     62.50% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::3.35544e+07-6.71089e+07            0      0.00%     62.50% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::6.71089e+07-1.00663e+08            0      0.00%     62.50% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.00663e+08-1.34218e+08            0      0.00%     62.50% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.34218e+08-1.67772e+08            0      0.00%     62.50% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.67772e+08-2.01327e+08            0      0.00%     62.50% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.01327e+08-2.34881e+08            0      0.00%     62.50% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.34881e+08-2.68435e+08            0      0.00%     62.50% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     62.50% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::3.0199e+08-3.35544e+08            1     12.50%     75.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     75.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     75.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::4.02653e+08-4.36208e+08            1     12.50%     87.50% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     87.50% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     87.50% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%     87.50% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%     87.50% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%     87.50% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::6.0398e+08-6.37534e+08            1     12.50%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::total            8                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.totalWrittenBytes              1555840                       # Number of bytes written ((Byte/Second))
system.monitor.averageWriteBandwidth     180558547.263437      0.00%      0.00% # Average write bandwidth ((Byte/Second))
system.monitor.readLatencyHist::samples         69525                       # Read request-response latency (Tick)
system.monitor.readLatencyHist::mean     58988.230953                       # Read request-response latency (Tick)
system.monitor.readLatencyHist::gmean    40845.001243                       # Read request-response latency (Tick)
system.monitor.readLatencyHist::stdev    41778.286593                       # Read request-response latency (Tick)
system.monitor.readLatencyHist::0-32767         17930     25.79%     25.79% # Read request-response latency (Tick)
system.monitor.readLatencyHist::32768-65535        31865     45.83%     71.62% # Read request-response latency (Tick)
system.monitor.readLatencyHist::65536-98303        18707     26.91%     98.53% # Read request-response latency (Tick)
system.monitor.readLatencyHist::98304-131071           37      0.05%     98.58% # Read request-response latency (Tick)
system.monitor.readLatencyHist::131072-163839           19      0.03%     98.61% # Read request-response latency (Tick)
system.monitor.readLatencyHist::163840-196607           41      0.06%     98.67% # Read request-response latency (Tick)
system.monitor.readLatencyHist::196608-229375           64      0.09%     98.76% # Read request-response latency (Tick)
system.monitor.readLatencyHist::229376-262143           85      0.12%     98.88% # Read request-response latency (Tick)
system.monitor.readLatencyHist::262144-294911          201      0.29%     99.17% # Read request-response latency (Tick)
system.monitor.readLatencyHist::294912-327679          296      0.43%     99.60% # Read request-response latency (Tick)
system.monitor.readLatencyHist::327680-360447          274      0.39%     99.99% # Read request-response latency (Tick)
system.monitor.readLatencyHist::360448-393215            6      0.01%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::total           69525                       # Read request-response latency (Tick)
system.monitor.writeLatencyHist::samples            0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::mean             nan                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::gmean            nan                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::stdev            nan                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::0                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::1                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::2                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::3                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::4                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::5                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::6                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::7                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::8                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::9                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::10                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::11                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::12                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::13                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::14                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::15                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::16                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::17                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::18                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::19                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::total              0                       # Write request-response latency (Tick)
system.monitor.ittReadRead::samples             69551                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::mean         123890.880649                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::stdev        2720306.162853                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::underflows              0      0.00%      0.00% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::1-5000               5551      7.98%      7.98% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::5001-10000           8359     12.02%     20.00% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::10001-15000          1140      1.64%     21.64% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::15001-20000           549      0.79%     22.43% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::20001-25000          5332      7.67%     30.09% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::25001-30000           639      0.92%     31.01% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::30001-35000          1718      2.47%     33.48% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::35001-40000           618      0.89%     34.37% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::40001-45000           292      0.42%     34.79% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::45001-50000          1104      1.59%     36.38% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::50001-55000           609      0.88%     37.25% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::55001-60000          1010      1.45%     38.71% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::60001-65000           758      1.09%     39.80% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::65001-70000           269      0.39%     40.18% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::70001-75000           749      1.08%     41.26% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::75001-80000           829      1.19%     42.45% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::80001-85000           899      1.29%     43.74% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::85001-90000           936      1.35%     45.09% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::90001-95000           526      0.76%     45.85% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::95001-100000          878      1.26%     47.11% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::overflows           36786     52.89%    100.00% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::min_value             333                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::max_value       712259028                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::total               69551                       # Read-to-read inter transaction time (Tick)
system.monitor.ittWriteWrite::samples           24309                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::mean       164131.150685                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::stdev      4841815.491901                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::underflows            0      0.00%      0.00% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::1-5000             1683      6.92%      6.92% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::5001-10000         4428     18.22%     25.14% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::10001-15000          833      3.43%     28.57% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::15001-20000          210      0.86%     29.43% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::20001-25000         2939     12.09%     41.52% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::25001-30000         1360      5.59%     47.11% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::30001-35000          332      1.37%     48.48% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::35001-40000          101      0.42%     48.90% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::40001-45000           63      0.26%     49.15% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::45001-50000          544      2.24%     51.39% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::50001-55000          261      1.07%     52.47% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::55001-60000          279      1.15%     53.61% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::60001-65000          904      3.72%     57.33% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::65001-70000          158      0.65%     57.98% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::70001-75000           82      0.34%     58.32% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::75001-80000           76      0.31%     58.63% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::80001-85000         1280      5.27%     63.90% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::85001-90000           35      0.14%     64.04% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::90001-95000          452      1.86%     65.90% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::95001-100000          242      1.00%     66.90% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::overflows          8047     33.10%    100.00% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::min_value           999                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::max_value     712254366                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::total             24309                       # Write-to-write inter transaction time (Tick)
system.monitor.ittReqReq::samples               93861                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::mean           91803.893374                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::stdev          2341555.938541                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::underflows                0      0.00%      0.00% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::1-5000                11544     12.30%     12.30% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::5001-10000            16734     17.83%     30.13% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::10001-15000           10551     11.24%     41.37% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::15001-20000            1578      1.68%     43.05% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::20001-25000            3582      3.82%     46.87% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::25001-30000             762      0.81%     47.68% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::30001-35000            1399      1.49%     49.17% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::35001-40000             792      0.84%     50.01% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::40001-45000             525      0.56%     50.57% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::45001-50000            1577      1.68%     52.25% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::50001-55000             724      0.77%     53.02% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::55001-60000             611      0.65%     53.67% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::60001-65000            1388      1.48%     55.15% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::65001-70000             877      0.93%     56.09% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::70001-75000            1496      1.59%     57.68% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::75001-80000             912      0.97%     58.65% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::80001-85000            1468      1.56%     60.22% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::85001-90000            1007      1.07%     61.29% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::90001-95000             872      0.93%     62.22% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::95001-100000           1436      1.53%     63.75% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::overflows             34026     36.25%    100.00% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::min_value               333                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::max_value         712237716                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::total                 93861                       # Request-to-request inter transaction time (Tick)
system.monitor.outstandingReadsHist::samples            8                       # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::mean     0.375000                       # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::gmean            0                       # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::stdev     0.744024                       # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::0              6     75.00%     75.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::1              1     12.50%     87.50% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::2              1     12.50%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::3              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::4              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::5              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::6              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::7              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::8              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::9              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::10             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::11             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::12             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::13             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::14             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::15             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::16             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::17             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::18             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::19             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::total            8                       # Outstanding read transactions (Count)
system.monitor.outstandingWritesHist::samples            8                       # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::mean            0                       # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::gmean            0                       # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::stdev            0                       # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::0             8    100.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::1             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::2             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::3             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::4             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::5             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::6             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::7             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::8             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::9             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::total            8                       # Outstanding write transactions (Count)
system.monitor.readTransHist::samples               8                       # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::mean        8556.375000                       # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::gmean       7821.032991                       # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::stdev       4453.111815                       # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::0-1023                0      0.00%      0.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::1024-2047             0      0.00%      0.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::2048-3071             0      0.00%      0.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::3072-4095             0      0.00%      0.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::4096-5119             0      0.00%      0.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::5120-6143             2     25.00%     25.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::6144-7167             4     50.00%     75.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::7168-8191             0      0.00%     75.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::8192-9215             0      0.00%     75.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::9216-10239            0      0.00%     75.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::10240-11263            0      0.00%     75.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::11264-12287            1     12.50%     87.50% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::12288-13311            0      0.00%     87.50% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::13312-14335            0      0.00%     87.50% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::14336-15359            0      0.00%     87.50% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::15360-16383            0      0.00%     87.50% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::16384-17407            0      0.00%     87.50% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::17408-18431            1     12.50%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::18432-19455            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::19456-20479            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::total                 8                       # Histogram of read transactions per sample period (Count)
system.monitor.writeTransHist::samples              8                       # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::mean       2657.500000                       # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::gmean                0                       # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::stdev      3895.317262                       # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::0-511                5     62.50%     62.50% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::512-1023             0      0.00%     62.50% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::1024-1535            0      0.00%     62.50% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::1536-2047            0      0.00%     62.50% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::2048-2559            0      0.00%     62.50% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::2560-3071            0      0.00%     62.50% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::3072-3583            0      0.00%     62.50% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::3584-4095            0      0.00%     62.50% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::4096-4607            0      0.00%     62.50% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::4608-5119            1     12.50%     75.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::5120-5631            0      0.00%     75.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::5632-6143            0      0.00%     75.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::6144-6655            0      0.00%     75.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::6656-7167            1     12.50%     87.50% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::7168-7679            0      0.00%     87.50% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::7680-8191            0      0.00%     87.50% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::8192-8703            0      0.00%     87.50% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::8704-9215            0      0.00%     87.50% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::9216-9727            0      0.00%     87.50% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::9728-10239            1     12.50%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::total                8                       # Histogram of write transactions per sample period (Count)
system.tollcbus.transDist::ReadResp             42802                       # Transaction distribution (Count)
system.tollcbus.transDist::WritebackDirty        24310                       # Transaction distribution (Count)
system.tollcbus.transDist::CleanEvict            4126                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeReq           10502                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeResp          10502                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExReq            59116                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExResp           59116                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadSharedReq        42802                       # Transaction distribution (Count)
system.tollcbus.pktCount_system.cpu0.l2cache.mem_side_port::system.monitor-cpu_side_port       148880                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount_system.cpu1.l2cache.mem_side_port::system.monitor-cpu_side_port        71735                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount::total                220615                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktSize_system.cpu0.l2cache.mem_side_port::system.monitor-cpu_side_port      4882304                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize_system.cpu1.l2cache.mem_side_port::system.monitor-cpu_side_port      1123136                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize::total                6005440                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.snoops                          32661                       # Total snoops (Count)
system.tollcbus.snoopTraffic                  2073152                       # Total snoop traffic (Byte)
system.tollcbus.snoopFanout::samples           112420                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::mean            0.378554                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::stdev           0.485029                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::underflows             0      0.00%      0.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::0                  69863     62.14%     62.14% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::1                  42557     37.86%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::2                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::overflows              0      0.00%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::min_value              0                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::max_value              1                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::total             112420                       # Request fanout histogram (Count)
system.tollcbus.power_state.pwrStateResidencyTicks::UNDEFINED   8616817224                       # Cumulative time (in ticks) in various power states (Tick)
system.tollcbus.reqLayer0.occupancy          63101816                       # Layer occupancy (ticks) (Tick)
system.tollcbus.reqLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer0.occupancy         64510079                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer1.occupancy         40809809                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer1.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.snoop_filter.totRequests       140856                       # Total number of requests made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleRequests        55433                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiRequests        17852                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tollcbus.snoop_filter.totSnoops              0                       # Total number of snoops made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
