

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Thu Mar 28 17:21:44 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Audio_Equalizer_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|      0 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     246|    424|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     32|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     248|    460|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  246|  424|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        0|   0|  246|  424|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   4|           2|           2|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |SIGNAL_IN_TDATA_blk_n   |   9|          2|    1|          2|
    |SIGNAL_OUT_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm               |  14|          3|    1|          3|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  32|          7|    3|          7|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|              control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|              control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|              control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|              control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|              control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|              control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|              control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|            equalizer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|            equalizer|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|            equalizer|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|                 gmem|       pointer|
|SIGNAL_IN_TDATA        |   in|   32|        axis|   SIGNAL_IN_V_data_V|       pointer|
|SIGNAL_IN_TVALID       |   in|    1|        axis|   SIGNAL_IN_V_dest_V|       pointer|
|SIGNAL_IN_TREADY       |  out|    1|        axis|   SIGNAL_IN_V_dest_V|       pointer|
|SIGNAL_IN_TDEST        |   in|    6|        axis|   SIGNAL_IN_V_dest_V|       pointer|
|SIGNAL_IN_TKEEP        |   in|    4|        axis|   SIGNAL_IN_V_keep_V|       pointer|
|SIGNAL_IN_TSTRB        |   in|    4|        axis|   SIGNAL_IN_V_strb_V|       pointer|
|SIGNAL_IN_TUSER        |   in|    2|        axis|   SIGNAL_IN_V_user_V|       pointer|
|SIGNAL_IN_TLAST        |   in|    1|        axis|   SIGNAL_IN_V_last_V|       pointer|
|SIGNAL_IN_TID          |   in|    5|        axis|     SIGNAL_IN_V_id_V|       pointer|
|SIGNAL_OUT_TDATA       |  out|   32|        axis|  SIGNAL_OUT_V_data_V|       pointer|
|SIGNAL_OUT_TVALID      |  out|    1|        axis|  SIGNAL_OUT_V_dest_V|       pointer|
|SIGNAL_OUT_TREADY      |   in|    1|        axis|  SIGNAL_OUT_V_dest_V|       pointer|
|SIGNAL_OUT_TDEST       |  out|    6|        axis|  SIGNAL_OUT_V_dest_V|       pointer|
|SIGNAL_OUT_TKEEP       |  out|    4|        axis|  SIGNAL_OUT_V_keep_V|       pointer|
|SIGNAL_OUT_TSTRB       |  out|    4|        axis|  SIGNAL_OUT_V_strb_V|       pointer|
|SIGNAL_OUT_TUSER       |  out|    2|        axis|  SIGNAL_OUT_V_user_V|       pointer|
|SIGNAL_OUT_TLAST       |  out|    1|        axis|  SIGNAL_OUT_V_last_V|       pointer|
|SIGNAL_OUT_TID         |  out|    5|        axis|    SIGNAL_OUT_V_id_V|       pointer|
+-----------------------+-----+-----+------------+---------------------+--------------+

