WARNING:  file defined by STDMACROS environment variable was not found at:
          '/eda/synopsys/2017-18/RHELx86/SYN_2017.09-SP3/auxx/syn/stdmacros.dat'

WARNING:  User's Guide 'tmax_ug.pdf' missing or no read permission. Was expected at:
          '/eda/synopsys/2017-18/RHELx86/SYN_2017.09-SP3/doc/test/tmax/tmax_ug.pdf'

WARNING:  Test Pattern Validation Users Guide 'tpv_ug.pdf' missing or no read permission. Was expected at:
          '/eda/synopsys/2017-18/RHELx86/SYN_2017.09-SP3/doc/test/tpv_ug.pdf'

                                  TetraMAX(R) 


               Version N-2017.09-SP3 for linux64 - Jan 18, 2018  

                    Copyright (c) 1996 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.


read netlist c7552_synth.v
 Begin reading netlist ( c7552_synth.v )...
 End parsing Verilog file c7552_synth.v with 0 errors.
 End reading netlist: #modules=72, top=c7552, #lines=1077, CPU_time=0.01 sec, Memory=0MB
read netlist $UMC_LIB/verilog_simulation_models/*.v
 Begin reading netlists ( $UMC_LIB/verilog_simulation_models/*.v )...
 End reading netlists: #files=506, #errors=0, #modules=459, top=NOR4M2D4, #lines=29130, CPU_time=0.25 sec, Memory=11MB
run build_model c7552
 ------------------------------------------------------------------------------
 Begin build model for topcut = c7552 ...
 ------------------------------------------------------------------------------
 There were 103 primitives and 0 faultable pins removed during model optimizations
 End build model: #primitives=1633, CPU_time=0.01 sec, Memory=1MB
 ------------------------------------------------------------------------------
 Begin learning analyses...
 End learning analyses, total learning CPU time=0.02 sec.
 ------------------------------------------------------------------------------
run drc
 ------------------------------------------------------------------------------
 Begin scan design rules checking...
 ------------------------------------------------------------------------------
 Begin simulating test protocol procedures...
 Test protocol simulation completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin scan chain operation checking...
 Scan chain operation checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin nonscan rules checking...
 Nonscan cell summary: #DFF=0  #DLAT=0  #RAM_outs=0  tla_usage_type=none
 Nonscan rules checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin DRC dependent learning...
 Fast-sequential depth results: control=0(0), observe=0(0), detect=0(0), CPU time=0.00 sec
 DRC dependent learning completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 DRC Summary Report
 ------------------------------------------------------------------------------
 No violations occurred during DRC process.
 Design rules checking was successful, total CPU time=0.00 sec.
 ------------------------------------------------------------------------------
add faults -all
 6892 faults were added to fault list.
set pattern random
run atpg
 ATPG performed for stuck fault model using random pattern source.
 Simulation performed for 6892 faults on circuit size of 1633 gates.
 pattern source = 1024 random patterns, capture clock = none
 --------------------------------------------
 #patterns     #faults     test      process
 stored     detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 31           5500   1392    79.80%      0.00
 58            419    973    85.88%      0.00
 75            180    793    88.49%      0.00
 88             72    721    89.54%      0.00
 97             50    671    90.26%      0.01
 106            41    630    90.86%      0.01
 111            23    607    91.19%      0.01
 120            26    581    91.57%      0.01
 122             7    574    91.67%      0.01
 127            19    555    91.95%      0.01
 128            23    532    92.28%      0.01
 129             5    527    92.35%      0.01
 130             6    521    92.44%      0.01
 132            19    502    92.72%      0.01
 136             6    496    92.80%      0.01
 137             1    495    92.82%      0.01
 138             3    492    92.86%      0.01
 140            11    481    93.02%      0.01
 141             6    475    93.11%      0.01
 142             1    474    93.12%      0.01
 143             1    473    93.14%      0.01
 144             2    471    93.17%      0.01
 146             7    464    93.27%      0.01
 147             1    463    93.28%      0.01
 149             3    460    93.33%      0.01
 Fault simulation completed: #patterns=1024, CPU time=0.01
 
     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT       6432
 Possibly detected                PT          0
 Undetectable                     UD          0
 ATPG untestable                  AU          0
 Not detected                     ND        460
 -----------------------------------------------
 total faults                              6892
 test coverage                            93.33%
 -----------------------------------------------
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                         149
     #basic_scan patterns                   149
 -----------------------------------------------


set pattern external c7552_test_set_50.v
 End reading 48 patterns, CPU_time = 0.03 sec, Memory = 0MB
add faults -all
 Error: Faulting can not be changed when internal patterns are active. (M104)

TEST>  Warning: Unsaved test patterns (M29) - confirm session exit (Yes,No) : 