//si5315.h
#define Si5328cADDR7 0x68
#define Si5328cADDR8 0xd0
//#define Si5328cADDR7 0x62//Si5328c-b04486-GT for XMOS preprogrammed.
#define Si5328_READBIT            (0x01)
#define ERROR_NONE 0
#define ERROR_INVALIDPARAMETER 1
#define ERROR_DEVICENOTINITIALISED 2

/* See http://www.silabs.com/Support%20Documents/TechnicalDocs/AN619.pdf for registers 26..41 */
enum
{
  Si5328_REGISTER_0_FREERUNEN_CLKOUTON_BYPASS                       = 0,
  Si5328_REGISTER_1_CK_PRIO2_PRIO1             = 1,
  Si5328_REGISTER_2_BWSEL               = 2,
  Si5328_REGISTER_3_CKINSEL_DHOLD_SQICAL               = 3,
  Si5328_REGISTER_4_AUTOCKINSEL_HISTDEL               = 4,
  Si5328_REGISTER_5_ICMOS_STRENGTH               = 5,
  Si5328_REGISTER_9_HISTAVG              = 9,
  //Si5328_REGISTER_15_PLL_INPUT_SOURCE                   = 15,
  //Si5328_REGISTER_16_CLK0_CONTROL                       = 16,
  //Si5328_REGISTER_17_CLK1_CONTROL                       = 17,
  //Si5328_REGISTER_18_CLK2_CONTROL                       = 18,
  Si5328_REGISTER_19_FOSEN_THR_VAKTIME_LOCKT            = 19,
  Si5328_REGISTER_20_CKBADPIN_LOLPIN_INTPIN             = 20,
  Si5328_REGISTER_21_CK1ACTVPIN_CKSELPIN                = 21
/* TBD..
 *   Si5328_REGISTER_22_CLK6_CONTROL                       = 22,
  Si5328_REGISTER_23_CLK7_CONTROL                       = 23,
  Si5328_REGISTER_24_CLK3_0_DISABLE_STATE               = 24,
  Si5328_REGISTER_25_CLK7_4_DISABLE_STATE               = 25,
  Si5328_REGISTER_42_MULTISYNTH0_PARAMETERS_1           = 42,
  Si5328_REGISTER_43_MULTISYNTH0_PARAMETERS_2           = 43,
  Si5328_REGISTER_44_MULTISYNTH0_PARAMETERS_3           = 44,
  Si5328_REGISTER_45_MULTISYNTH0_PARAMETERS_4           = 45,
  Si5328_REGISTER_46_MULTISYNTH0_PARAMETERS_5           = 46,
  Si5328_REGISTER_47_MULTISYNTH0_PARAMETERS_6           = 47,
  Si5328_REGISTER_48_MULTISYNTH0_PARAMETERS_7           = 48,
  Si5328_REGISTER_49_MULTISYNTH0_PARAMETERS_8           = 49,
  Si5328_REGISTER_50_MULTISYNTH1_PARAMETERS_1           = 50,
  Si5328_REGISTER_51_MULTISYNTH1_PARAMETERS_2           = 51,
  Si5328_REGISTER_52_MULTISYNTH1_PARAMETERS_3           = 52,
  Si5328_REGISTER_53_MULTISYNTH1_PARAMETERS_4           = 53,
  Si5328_REGISTER_54_MULTISYNTH1_PARAMETERS_5           = 54,
  Si5328_REGISTER_55_MULTISYNTH1_PARAMETERS_6           = 55,
  Si5328_REGISTER_56_MULTISYNTH1_PARAMETERS_7           = 56,
  Si5328_REGISTER_57_MULTISYNTH1_PARAMETERS_8           = 57,
  Si5328_REGISTER_58_MULTISYNTH2_PARAMETERS_1           = 58,
  Si5328_REGISTER_59_MULTISYNTH2_PARAMETERS_2           = 59,
  Si5328_REGISTER_60_MULTISYNTH2_PARAMETERS_3           = 60,
  Si5328_REGISTER_61_MULTISYNTH2_PARAMETERS_4           = 61,
  Si5328_REGISTER_62_MULTISYNTH2_PARAMETERS_5           = 62,
  Si5328_REGISTER_63_MULTISYNTH2_PARAMETERS_6           = 63,
  Si5328_REGISTER_64_MULTISYNTH2_PARAMETERS_7           = 64,
  Si5328_REGISTER_65_MULTISYNTH2_PARAMETERS_8           = 65,
  Si5328_REGISTER_66_MULTISYNTH3_PARAMETERS_1           = 66,
  Si5328_REGISTER_67_MULTISYNTH3_PARAMETERS_2           = 67,
  Si5328_REGISTER_68_MULTISYNTH3_PARAMETERS_3           = 68,
  Si5328_REGISTER_69_MULTISYNTH3_PARAMETERS_4           = 69,
  Si5328_REGISTER_70_MULTISYNTH3_PARAMETERS_5           = 70,
  Si5328_REGISTER_71_MULTISYNTH3_PARAMETERS_6           = 71,
  Si5328_REGISTER_72_MULTISYNTH3_PARAMETERS_7           = 72,
  Si5328_REGISTER_73_MULTISYNTH3_PARAMETERS_8           = 73,
  Si5328_REGISTER_74_MULTISYNTH4_PARAMETERS_1           = 74,
  Si5328_REGISTER_75_MULTISYNTH4_PARAMETERS_2           = 75,
  Si5328_REGISTER_76_MULTISYNTH4_PARAMETERS_3           = 76,
  Si5328_REGISTER_77_MULTISYNTH4_PARAMETERS_4           = 77,
  Si5328_REGISTER_78_MULTISYNTH4_PARAMETERS_5           = 78,
  Si5328_REGISTER_79_MULTISYNTH4_PARAMETERS_6           = 79,
  Si5328_REGISTER_80_MULTISYNTH4_PARAMETERS_7           = 80,
  Si5328_REGISTER_81_MULTISYNTH4_PARAMETERS_8           = 81,
  Si5328_REGISTER_82_MULTISYNTH5_PARAMETERS_1           = 82,
  Si5328_REGISTER_83_MULTISYNTH5_PARAMETERS_2           = 83,
  Si5328_REGISTER_84_MULTISYNTH5_PARAMETERS_3           = 84,
  Si5328_REGISTER_85_MULTISYNTH5_PARAMETERS_4           = 85,
  Si5328_REGISTER_86_MULTISYNTH5_PARAMETERS_5           = 86,
  Si5328_REGISTER_87_MULTISYNTH5_PARAMETERS_6           = 87,
  Si5328_REGISTER_88_MULTISYNTH5_PARAMETERS_7           = 88,
  Si5328_REGISTER_89_MULTISYNTH5_PARAMETERS_8           = 89,
  Si5328_REGISTER_90_MULTISYNTH6_PARAMETERS             = 90,
  Si5328_REGISTER_91_MULTISYNTH7_PARAMETERS             = 91,
  Si5328_REGISTER_092_CLOCK_6_7_OUTPUT_DIVIDER          = 92,
  Si5328_REGISTER_165_CLK0_INITIAL_PHASE_OFFSET         = 165,
  Si5328_REGISTER_166_CLK1_INITIAL_PHASE_OFFSET         = 166,
  Si5328_REGISTER_167_CLK2_INITIAL_PHASE_OFFSET         = 167,
  Si5328_REGISTER_168_CLK3_INITIAL_PHASE_OFFSET         = 168,
  Si5328_REGISTER_169_CLK4_INITIAL_PHASE_OFFSET         = 169,
  Si5328_REGISTER_170_CLK5_INITIAL_PHASE_OFFSET         = 170,
  Si5328_REGISTER_177_PLL_RESET                         = 177,
  Si5328_REGISTER_183_CRYSTAL_INTERNAL_LOAD_CAPACITANCE	= 183
*/
};

typedef enum
{
  Si5328_PLL_A = 0,
  Si5328_PLL_B,
} Si5328PLL_t;

typedef enum
{
  Si5328_CRYSTAL_LOAD_6PF  = (1<<6),
  Si5328_CRYSTAL_LOAD_8PF  = (2<<6),
  Si5328_CRYSTAL_LOAD_10PF = (3<<6)
} Si5328CrystalLoad_t;

typedef enum
{
  Si5328_CRYSTAL_FREQ_25MHZ = (25000000),
  Si5328_CRYSTAL_FREQ_27MHZ = (27000000)
} Si5328CrystalFreq_t;

typedef enum
{
  Si5328_MULTISYNTH_DIV_4  = 4,
  Si5328_MULTISYNTH_DIV_6  = 6,
  Si5328_MULTISYNTH_DIV_8  = 8
} Si5328MultisynthDiv_t;

typedef enum
{
  Si5328_R_DIV_1   = 0,
  Si5328_R_DIV_2   = 1,
  Si5328_R_DIV_4   = 2,
  Si5328_R_DIV_8   = 3,
  Si5328_R_DIV_16  = 4,
  Si5328_R_DIV_32  = 5,
  Si5328_R_DIV_64  = 6,
  Si5328_R_DIV_128 = 7,
} Si5328RDiv_t;

typedef struct
{
  bool                initialised;
  Si5328CrystalFreq_t crystalFreq;
  Si5328CrystalLoad_t crystalLoad;
  uint32_t            crystalPPM;
  bool                plla_configured;
  uint32_t            plla_freq;
  bool                pllb_configured;
  uint32_t            pllb_freq;
} Si5328Config_t;
