Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'in_1' [D:/vivado/project/mips_cpu/mips_cpu.srcs/sources_1/new/top.v:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/vivado/project/mips_cpu/mips_cpu.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/project/mips_cpu/mips_cpu.srcs/sources_1/new/Add.v" Line 1. Module Add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/project/mips_cpu/mips_cpu.srcs/sources_1/new/Mux.v" Line 1. Module Mux(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/project/mips_cpu/mips_cpu.srcs/sources_1/new/Mux.v" Line 1. Module Mux(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/project/mips_cpu/mips_cpu.srcs/sources_1/new/PC.v" Line 2. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/project/mips_cpu/mips_cpu.srcs/sources_1/new/Instruction_Memory.v" Line 2. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/project/mips_cpu/mips_cpu.srcs/sources_1/new/RegFile.v" Line 1. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/project/mips_cpu/mips_cpu.srcs/sources_1/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/project/mips_cpu/mips_cpu.srcs/sources_1/new/Sign_Extend.v" Line 1. Module Sign_Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/project/mips_cpu/mips_cpu.srcs/sources_1/new/Control_Unit.v" Line 1. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/project/mips_cpu/mips_cpu.srcs/sources_1/new/Mux.v" Line 1. Module Mux(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/project/mips_cpu/mips_cpu.srcs/sources_1/new/ALU_Control.v" Line 1. Module ALU_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/project/mips_cpu/mips_cpu.srcs/sources_1/new/Add.v" Line 1. Module Add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/project/mips_cpu/mips_cpu.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/project/mips_cpu/mips_cpu.srcs/sources_1/new/Branch_And.v" Line 1. Module Branch_And doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/project/mips_cpu/mips_cpu.srcs/sources_1/new/Data_Memory.v" Line 1. Module Data_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/project/mips_cpu/mips_cpu.srcs/sources_1/new/Mux.v" Line 1. Module Mux(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.Mux(WIDTH=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch_And
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
