// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
//
// ===========================================================

`timescale 1 ns / 1 ps

module PEG_Bmtx_PEG_Bmtx_Pipeline_computation (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        fifo_aBvec_0_din,
        fifo_aBvec_0_full_n,
        fifo_aBvec_0_write,
        fifo_aBvec_1_din,
        fifo_aBvec_1_full_n,
        fifo_aBvec_1_write,
        fifo_aBvec_2_din,
        fifo_aBvec_2_full_n,
        fifo_aBvec_2_write,
        fifo_aBvec_3_din,
        fifo_aBvec_3_full_n,
        fifo_aBvec_3_write,
        start_32_3,
        end_32,
        fifo_A_s_dout,
        fifo_A_s_empty_n,
        fifo_A_s_read,
        local_B_address0,
        local_B_ce0,
        local_B_q0,
        local_B_address1,
        local_B_ce1,
        local_B_q1,
        local_B_1_address0,
        local_B_1_ce0,
        local_B_1_q0,
        local_B_1_address1,
        local_B_1_ce1,
        local_B_1_q1,
        local_B_2_address0,
        local_B_2_ce0,
        local_B_2_q0,
        local_B_2_address1,
        local_B_2_ce1,
        local_B_2_q1,
        local_B_3_address0,
        local_B_3_ce0,
        local_B_3_q0,
        local_B_3_address1,
        local_B_3_ce1,
        local_B_3_q1,
        local_B_4_address0,
        local_B_4_ce0,
        local_B_4_q0,
        local_B_4_address1,
        local_B_4_ce1,
        local_B_4_q1,
        local_B_5_address0,
        local_B_5_ce0,
        local_B_5_q0,
        local_B_5_address1,
        local_B_5_ce1,
        local_B_5_q1,
        local_B_6_address0,
        local_B_6_ce0,
        local_B_6_q0,
        local_B_6_address1,
        local_B_6_ce1,
        local_B_6_q1,
        local_B_7_address0,
        local_B_7_ce0,
        local_B_7_q0,
        local_B_7_address1,
        local_B_7_ce1,
        local_B_7_q1,
        local_B_8_address0,
        local_B_8_ce0,
        local_B_8_q0,
        local_B_8_address1,
        local_B_8_ce1,
        local_B_8_q1,
        local_B_9_address0,
        local_B_9_ce0,
        local_B_9_q0,
        local_B_9_address1,
        local_B_9_ce1,
        local_B_9_q1,
        local_B_10_address0,
        local_B_10_ce0,
        local_B_10_q0,
        local_B_10_address1,
        local_B_10_ce1,
        local_B_10_q1,
        local_B_11_address0,
        local_B_11_ce0,
        local_B_11_q0,
        local_B_11_address1,
        local_B_11_ce1,
        local_B_11_q1,
        local_B_12_address0,
        local_B_12_ce0,
        local_B_12_q0,
        local_B_12_address1,
        local_B_12_ce1,
        local_B_12_q1,
        local_B_13_address0,
        local_B_13_ce0,
        local_B_13_q0,
        local_B_13_address1,
        local_B_13_ce1,
        local_B_13_q1,
        local_B_14_address0,
        local_B_14_ce0,
        local_B_14_q0,
        local_B_14_address1,
        local_B_14_ce1,
        local_B_14_q1,
        local_B_15_address0,
        local_B_15_ce0,
        local_B_15_q0,
        local_B_15_address1,
        local_B_15_ce1,
        local_B_15_q1,
        local_B_16_address0,
        local_B_16_ce0,
        local_B_16_q0,
        local_B_16_address1,
        local_B_16_ce1,
        local_B_16_q1,
        local_B_17_address0,
        local_B_17_ce0,
        local_B_17_q0,
        local_B_17_address1,
        local_B_17_ce1,
        local_B_17_q1,
        local_B_18_address0,
        local_B_18_ce0,
        local_B_18_q0,
        local_B_18_address1,
        local_B_18_ce1,
        local_B_18_q1,
        local_B_19_address0,
        local_B_19_ce0,
        local_B_19_q0,
        local_B_19_address1,
        local_B_19_ce1,
        local_B_19_q1,
        local_B_20_address0,
        local_B_20_ce0,
        local_B_20_q0,
        local_B_20_address1,
        local_B_20_ce1,
        local_B_20_q1,
        local_B_21_address0,
        local_B_21_ce0,
        local_B_21_q0,
        local_B_21_address1,
        local_B_21_ce1,
        local_B_21_q1,
        local_B_22_address0,
        local_B_22_ce0,
        local_B_22_q0,
        local_B_22_address1,
        local_B_22_ce1,
        local_B_22_q1,
        local_B_23_address0,
        local_B_23_ce0,
        local_B_23_q0,
        local_B_23_address1,
        local_B_23_ce1,
        local_B_23_q1,
        local_B_24_address0,
        local_B_24_ce0,
        local_B_24_q0,
        local_B_24_address1,
        local_B_24_ce1,
        local_B_24_q1,
        local_B_25_address0,
        local_B_25_ce0,
        local_B_25_q0,
        local_B_25_address1,
        local_B_25_ce1,
        local_B_25_q1,
        local_B_26_address0,
        local_B_26_ce0,
        local_B_26_q0,
        local_B_26_address1,
        local_B_26_ce1,
        local_B_26_q1,
        local_B_27_address0,
        local_B_27_ce0,
        local_B_27_q0,
        local_B_27_address1,
        local_B_27_ce1,
        local_B_27_q1,
        local_B_28_address0,
        local_B_28_ce0,
        local_B_28_q0,
        local_B_28_address1,
        local_B_28_ce1,
        local_B_28_q1,
        local_B_29_address0,
        local_B_29_ce0,
        local_B_29_q0,
        local_B_29_address1,
        local_B_29_ce1,
        local_B_29_q1,
        local_B_30_address0,
        local_B_30_ce0,
        local_B_30_q0,
        local_B_30_address1,
        local_B_30_ce1,
        local_B_30_q1,
        local_B_31_address0,
        local_B_31_ce0,
        local_B_31_q0,
        local_B_31_address1,
        local_B_31_ce1,
        local_B_31_q1,
        local_B_32_address0,
        local_B_32_ce0,
        local_B_32_q0,
        local_B_32_address1,
        local_B_32_ce1,
        local_B_32_q1,
        local_B_33_address0,
        local_B_33_ce0,
        local_B_33_q0,
        local_B_33_address1,
        local_B_33_ce1,
        local_B_33_q1,
        local_B_34_address0,
        local_B_34_ce0,
        local_B_34_q0,
        local_B_34_address1,
        local_B_34_ce1,
        local_B_34_q1,
        local_B_35_address0,
        local_B_35_ce0,
        local_B_35_q0,
        local_B_35_address1,
        local_B_35_ce1,
        local_B_35_q1,
        local_B_36_address0,
        local_B_36_ce0,
        local_B_36_q0,
        local_B_36_address1,
        local_B_36_ce1,
        local_B_36_q1,
        local_B_37_address0,
        local_B_37_ce0,
        local_B_37_q0,
        local_B_37_address1,
        local_B_37_ce1,
        local_B_37_q1,
        local_B_38_address0,
        local_B_38_ce0,
        local_B_38_q0,
        local_B_38_address1,
        local_B_38_ce1,
        local_B_38_q1,
        local_B_39_address0,
        local_B_39_ce0,
        local_B_39_q0,
        local_B_39_address1,
        local_B_39_ce1,
        local_B_39_q1,
        local_B_40_address0,
        local_B_40_ce0,
        local_B_40_q0,
        local_B_40_address1,
        local_B_40_ce1,
        local_B_40_q1,
        local_B_41_address0,
        local_B_41_ce0,
        local_B_41_q0,
        local_B_41_address1,
        local_B_41_ce1,
        local_B_41_q1,
        local_B_42_address0,
        local_B_42_ce0,
        local_B_42_q0,
        local_B_42_address1,
        local_B_42_ce1,
        local_B_42_q1,
        local_B_43_address0,
        local_B_43_ce0,
        local_B_43_q0,
        local_B_43_address1,
        local_B_43_ce1,
        local_B_43_q1,
        local_B_44_address0,
        local_B_44_ce0,
        local_B_44_q0,
        local_B_44_address1,
        local_B_44_ce1,
        local_B_44_q1,
        local_B_45_address0,
        local_B_45_ce0,
        local_B_45_q0,
        local_B_45_address1,
        local_B_45_ce1,
        local_B_45_q1,
        local_B_46_address0,
        local_B_46_ce0,
        local_B_46_q0,
        local_B_46_address1,
        local_B_46_ce1,
        local_B_46_q1,
        local_B_47_address0,
        local_B_47_ce0,
        local_B_47_q0,
        local_B_47_address1,
        local_B_47_ce1,
        local_B_47_q1,
        local_B_48_address0,
        local_B_48_ce0,
        local_B_48_q0,
        local_B_48_address1,
        local_B_48_ce1,
        local_B_48_q1,
        local_B_49_address0,
        local_B_49_ce0,
        local_B_49_q0,
        local_B_49_address1,
        local_B_49_ce1,
        local_B_49_q1,
        local_B_50_address0,
        local_B_50_ce0,
        local_B_50_q0,
        local_B_50_address1,
        local_B_50_ce1,
        local_B_50_q1,
        local_B_51_address0,
        local_B_51_ce0,
        local_B_51_q0,
        local_B_51_address1,
        local_B_51_ce1,
        local_B_51_q1,
        local_B_52_address0,
        local_B_52_ce0,
        local_B_52_q0,
        local_B_52_address1,
        local_B_52_ce1,
        local_B_52_q1,
        local_B_53_address0,
        local_B_53_ce0,
        local_B_53_q0,
        local_B_53_address1,
        local_B_53_ce1,
        local_B_53_q1,
        local_B_54_address0,
        local_B_54_ce0,
        local_B_54_q0,
        local_B_54_address1,
        local_B_54_ce1,
        local_B_54_q1,
        local_B_55_address0,
        local_B_55_ce0,
        local_B_55_q0,
        local_B_55_address1,
        local_B_55_ce1,
        local_B_55_q1,
        local_B_56_address0,
        local_B_56_ce0,
        local_B_56_q0,
        local_B_56_address1,
        local_B_56_ce1,
        local_B_56_q1,
        local_B_57_address0,
        local_B_57_ce0,
        local_B_57_q0,
        local_B_57_address1,
        local_B_57_ce1,
        local_B_57_q1,
        local_B_58_address0,
        local_B_58_ce0,
        local_B_58_q0,
        local_B_58_address1,
        local_B_58_ce1,
        local_B_58_q1,
        local_B_59_address0,
        local_B_59_ce0,
        local_B_59_q0,
        local_B_59_address1,
        local_B_59_ce1,
        local_B_59_q1,
        local_B_60_address0,
        local_B_60_ce0,
        local_B_60_q0,
        local_B_60_address1,
        local_B_60_ce1,
        local_B_60_q1,
        local_B_61_address0,
        local_B_61_ce0,
        local_B_61_q0,
        local_B_61_address1,
        local_B_61_ce1,
        local_B_61_q1,
        local_B_62_address0,
        local_B_62_ce0,
        local_B_62_q0,
        local_B_62_address1,
        local_B_62_ce1,
        local_B_62_q1,
        local_B_63_address0,
        local_B_63_ce0,
        local_B_63_q0,
        local_B_63_address1,
        local_B_63_ce1,
        local_B_63_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [274:0] fifo_aBvec_0_din;
input   fifo_aBvec_0_full_n;
output   fifo_aBvec_0_write;
output  [274:0] fifo_aBvec_1_din;
input   fifo_aBvec_1_full_n;
output   fifo_aBvec_1_write;
output  [274:0] fifo_aBvec_2_din;
input   fifo_aBvec_2_full_n;
output   fifo_aBvec_2_write;
output  [274:0] fifo_aBvec_3_din;
input   fifo_aBvec_3_full_n;
output   fifo_aBvec_3_write;
input  [31:0] start_32_3;
input  [31:0] end_32;
input  [256:0] fifo_A_s_dout;
input   fifo_A_s_empty_n;
output   fifo_A_s_read;
output  [9:0] local_B_address0;
output   local_B_ce0;
input  [31:0] local_B_q0;
output  [9:0] local_B_address1;
output   local_B_ce1;
input  [31:0] local_B_q1;
output  [9:0] local_B_1_address0;
output   local_B_1_ce0;
input  [31:0] local_B_1_q0;
output  [9:0] local_B_1_address1;
output   local_B_1_ce1;
input  [31:0] local_B_1_q1;
output  [9:0] local_B_2_address0;
output   local_B_2_ce0;
input  [31:0] local_B_2_q0;
output  [9:0] local_B_2_address1;
output   local_B_2_ce1;
input  [31:0] local_B_2_q1;
output  [9:0] local_B_3_address0;
output   local_B_3_ce0;
input  [31:0] local_B_3_q0;
output  [9:0] local_B_3_address1;
output   local_B_3_ce1;
input  [31:0] local_B_3_q1;
output  [9:0] local_B_4_address0;
output   local_B_4_ce0;
input  [31:0] local_B_4_q0;
output  [9:0] local_B_4_address1;
output   local_B_4_ce1;
input  [31:0] local_B_4_q1;
output  [9:0] local_B_5_address0;
output   local_B_5_ce0;
input  [31:0] local_B_5_q0;
output  [9:0] local_B_5_address1;
output   local_B_5_ce1;
input  [31:0] local_B_5_q1;
output  [9:0] local_B_6_address0;
output   local_B_6_ce0;
input  [31:0] local_B_6_q0;
output  [9:0] local_B_6_address1;
output   local_B_6_ce1;
input  [31:0] local_B_6_q1;
output  [9:0] local_B_7_address0;
output   local_B_7_ce0;
input  [31:0] local_B_7_q0;
output  [9:0] local_B_7_address1;
output   local_B_7_ce1;
input  [31:0] local_B_7_q1;
output  [9:0] local_B_8_address0;
output   local_B_8_ce0;
input  [31:0] local_B_8_q0;
output  [9:0] local_B_8_address1;
output   local_B_8_ce1;
input  [31:0] local_B_8_q1;
output  [9:0] local_B_9_address0;
output   local_B_9_ce0;
input  [31:0] local_B_9_q0;
output  [9:0] local_B_9_address1;
output   local_B_9_ce1;
input  [31:0] local_B_9_q1;
output  [9:0] local_B_10_address0;
output   local_B_10_ce0;
input  [31:0] local_B_10_q0;
output  [9:0] local_B_10_address1;
output   local_B_10_ce1;
input  [31:0] local_B_10_q1;
output  [9:0] local_B_11_address0;
output   local_B_11_ce0;
input  [31:0] local_B_11_q0;
output  [9:0] local_B_11_address1;
output   local_B_11_ce1;
input  [31:0] local_B_11_q1;
output  [9:0] local_B_12_address0;
output   local_B_12_ce0;
input  [31:0] local_B_12_q0;
output  [9:0] local_B_12_address1;
output   local_B_12_ce1;
input  [31:0] local_B_12_q1;
output  [9:0] local_B_13_address0;
output   local_B_13_ce0;
input  [31:0] local_B_13_q0;
output  [9:0] local_B_13_address1;
output   local_B_13_ce1;
input  [31:0] local_B_13_q1;
output  [9:0] local_B_14_address0;
output   local_B_14_ce0;
input  [31:0] local_B_14_q0;
output  [9:0] local_B_14_address1;
output   local_B_14_ce1;
input  [31:0] local_B_14_q1;
output  [9:0] local_B_15_address0;
output   local_B_15_ce0;
input  [31:0] local_B_15_q0;
output  [9:0] local_B_15_address1;
output   local_B_15_ce1;
input  [31:0] local_B_15_q1;
output  [9:0] local_B_16_address0;
output   local_B_16_ce0;
input  [31:0] local_B_16_q0;
output  [9:0] local_B_16_address1;
output   local_B_16_ce1;
input  [31:0] local_B_16_q1;
output  [9:0] local_B_17_address0;
output   local_B_17_ce0;
input  [31:0] local_B_17_q0;
output  [9:0] local_B_17_address1;
output   local_B_17_ce1;
input  [31:0] local_B_17_q1;
output  [9:0] local_B_18_address0;
output   local_B_18_ce0;
input  [31:0] local_B_18_q0;
output  [9:0] local_B_18_address1;
output   local_B_18_ce1;
input  [31:0] local_B_18_q1;
output  [9:0] local_B_19_address0;
output   local_B_19_ce0;
input  [31:0] local_B_19_q0;
output  [9:0] local_B_19_address1;
output   local_B_19_ce1;
input  [31:0] local_B_19_q1;
output  [9:0] local_B_20_address0;
output   local_B_20_ce0;
input  [31:0] local_B_20_q0;
output  [9:0] local_B_20_address1;
output   local_B_20_ce1;
input  [31:0] local_B_20_q1;
output  [9:0] local_B_21_address0;
output   local_B_21_ce0;
input  [31:0] local_B_21_q0;
output  [9:0] local_B_21_address1;
output   local_B_21_ce1;
input  [31:0] local_B_21_q1;
output  [9:0] local_B_22_address0;
output   local_B_22_ce0;
input  [31:0] local_B_22_q0;
output  [9:0] local_B_22_address1;
output   local_B_22_ce1;
input  [31:0] local_B_22_q1;
output  [9:0] local_B_23_address0;
output   local_B_23_ce0;
input  [31:0] local_B_23_q0;
output  [9:0] local_B_23_address1;
output   local_B_23_ce1;
input  [31:0] local_B_23_q1;
output  [9:0] local_B_24_address0;
output   local_B_24_ce0;
input  [31:0] local_B_24_q0;
output  [9:0] local_B_24_address1;
output   local_B_24_ce1;
input  [31:0] local_B_24_q1;
output  [9:0] local_B_25_address0;
output   local_B_25_ce0;
input  [31:0] local_B_25_q0;
output  [9:0] local_B_25_address1;
output   local_B_25_ce1;
input  [31:0] local_B_25_q1;
output  [9:0] local_B_26_address0;
output   local_B_26_ce0;
input  [31:0] local_B_26_q0;
output  [9:0] local_B_26_address1;
output   local_B_26_ce1;
input  [31:0] local_B_26_q1;
output  [9:0] local_B_27_address0;
output   local_B_27_ce0;
input  [31:0] local_B_27_q0;
output  [9:0] local_B_27_address1;
output   local_B_27_ce1;
input  [31:0] local_B_27_q1;
output  [9:0] local_B_28_address0;
output   local_B_28_ce0;
input  [31:0] local_B_28_q0;
output  [9:0] local_B_28_address1;
output   local_B_28_ce1;
input  [31:0] local_B_28_q1;
output  [9:0] local_B_29_address0;
output   local_B_29_ce0;
input  [31:0] local_B_29_q0;
output  [9:0] local_B_29_address1;
output   local_B_29_ce1;
input  [31:0] local_B_29_q1;
output  [9:0] local_B_30_address0;
output   local_B_30_ce0;
input  [31:0] local_B_30_q0;
output  [9:0] local_B_30_address1;
output   local_B_30_ce1;
input  [31:0] local_B_30_q1;
output  [9:0] local_B_31_address0;
output   local_B_31_ce0;
input  [31:0] local_B_31_q0;
output  [9:0] local_B_31_address1;
output   local_B_31_ce1;
input  [31:0] local_B_31_q1;
output  [9:0] local_B_32_address0;
output   local_B_32_ce0;
input  [31:0] local_B_32_q0;
output  [9:0] local_B_32_address1;
output   local_B_32_ce1;
input  [31:0] local_B_32_q1;
output  [9:0] local_B_33_address0;
output   local_B_33_ce0;
input  [31:0] local_B_33_q0;
output  [9:0] local_B_33_address1;
output   local_B_33_ce1;
input  [31:0] local_B_33_q1;
output  [9:0] local_B_34_address0;
output   local_B_34_ce0;
input  [31:0] local_B_34_q0;
output  [9:0] local_B_34_address1;
output   local_B_34_ce1;
input  [31:0] local_B_34_q1;
output  [9:0] local_B_35_address0;
output   local_B_35_ce0;
input  [31:0] local_B_35_q0;
output  [9:0] local_B_35_address1;
output   local_B_35_ce1;
input  [31:0] local_B_35_q1;
output  [9:0] local_B_36_address0;
output   local_B_36_ce0;
input  [31:0] local_B_36_q0;
output  [9:0] local_B_36_address1;
output   local_B_36_ce1;
input  [31:0] local_B_36_q1;
output  [9:0] local_B_37_address0;
output   local_B_37_ce0;
input  [31:0] local_B_37_q0;
output  [9:0] local_B_37_address1;
output   local_B_37_ce1;
input  [31:0] local_B_37_q1;
output  [9:0] local_B_38_address0;
output   local_B_38_ce0;
input  [31:0] local_B_38_q0;
output  [9:0] local_B_38_address1;
output   local_B_38_ce1;
input  [31:0] local_B_38_q1;
output  [9:0] local_B_39_address0;
output   local_B_39_ce0;
input  [31:0] local_B_39_q0;
output  [9:0] local_B_39_address1;
output   local_B_39_ce1;
input  [31:0] local_B_39_q1;
output  [9:0] local_B_40_address0;
output   local_B_40_ce0;
input  [31:0] local_B_40_q0;
output  [9:0] local_B_40_address1;
output   local_B_40_ce1;
input  [31:0] local_B_40_q1;
output  [9:0] local_B_41_address0;
output   local_B_41_ce0;
input  [31:0] local_B_41_q0;
output  [9:0] local_B_41_address1;
output   local_B_41_ce1;
input  [31:0] local_B_41_q1;
output  [9:0] local_B_42_address0;
output   local_B_42_ce0;
input  [31:0] local_B_42_q0;
output  [9:0] local_B_42_address1;
output   local_B_42_ce1;
input  [31:0] local_B_42_q1;
output  [9:0] local_B_43_address0;
output   local_B_43_ce0;
input  [31:0] local_B_43_q0;
output  [9:0] local_B_43_address1;
output   local_B_43_ce1;
input  [31:0] local_B_43_q1;
output  [9:0] local_B_44_address0;
output   local_B_44_ce0;
input  [31:0] local_B_44_q0;
output  [9:0] local_B_44_address1;
output   local_B_44_ce1;
input  [31:0] local_B_44_q1;
output  [9:0] local_B_45_address0;
output   local_B_45_ce0;
input  [31:0] local_B_45_q0;
output  [9:0] local_B_45_address1;
output   local_B_45_ce1;
input  [31:0] local_B_45_q1;
output  [9:0] local_B_46_address0;
output   local_B_46_ce0;
input  [31:0] local_B_46_q0;
output  [9:0] local_B_46_address1;
output   local_B_46_ce1;
input  [31:0] local_B_46_q1;
output  [9:0] local_B_47_address0;
output   local_B_47_ce0;
input  [31:0] local_B_47_q0;
output  [9:0] local_B_47_address1;
output   local_B_47_ce1;
input  [31:0] local_B_47_q1;
output  [9:0] local_B_48_address0;
output   local_B_48_ce0;
input  [31:0] local_B_48_q0;
output  [9:0] local_B_48_address1;
output   local_B_48_ce1;
input  [31:0] local_B_48_q1;
output  [9:0] local_B_49_address0;
output   local_B_49_ce0;
input  [31:0] local_B_49_q0;
output  [9:0] local_B_49_address1;
output   local_B_49_ce1;
input  [31:0] local_B_49_q1;
output  [9:0] local_B_50_address0;
output   local_B_50_ce0;
input  [31:0] local_B_50_q0;
output  [9:0] local_B_50_address1;
output   local_B_50_ce1;
input  [31:0] local_B_50_q1;
output  [9:0] local_B_51_address0;
output   local_B_51_ce0;
input  [31:0] local_B_51_q0;
output  [9:0] local_B_51_address1;
output   local_B_51_ce1;
input  [31:0] local_B_51_q1;
output  [9:0] local_B_52_address0;
output   local_B_52_ce0;
input  [31:0] local_B_52_q0;
output  [9:0] local_B_52_address1;
output   local_B_52_ce1;
input  [31:0] local_B_52_q1;
output  [9:0] local_B_53_address0;
output   local_B_53_ce0;
input  [31:0] local_B_53_q0;
output  [9:0] local_B_53_address1;
output   local_B_53_ce1;
input  [31:0] local_B_53_q1;
output  [9:0] local_B_54_address0;
output   local_B_54_ce0;
input  [31:0] local_B_54_q0;
output  [9:0] local_B_54_address1;
output   local_B_54_ce1;
input  [31:0] local_B_54_q1;
output  [9:0] local_B_55_address0;
output   local_B_55_ce0;
input  [31:0] local_B_55_q0;
output  [9:0] local_B_55_address1;
output   local_B_55_ce1;
input  [31:0] local_B_55_q1;
output  [9:0] local_B_56_address0;
output   local_B_56_ce0;
input  [31:0] local_B_56_q0;
output  [9:0] local_B_56_address1;
output   local_B_56_ce1;
input  [31:0] local_B_56_q1;
output  [9:0] local_B_57_address0;
output   local_B_57_ce0;
input  [31:0] local_B_57_q0;
output  [9:0] local_B_57_address1;
output   local_B_57_ce1;
input  [31:0] local_B_57_q1;
output  [9:0] local_B_58_address0;
output   local_B_58_ce0;
input  [31:0] local_B_58_q0;
output  [9:0] local_B_58_address1;
output   local_B_58_ce1;
input  [31:0] local_B_58_q1;
output  [9:0] local_B_59_address0;
output   local_B_59_ce0;
input  [31:0] local_B_59_q0;
output  [9:0] local_B_59_address1;
output   local_B_59_ce1;
input  [31:0] local_B_59_q1;
output  [9:0] local_B_60_address0;
output   local_B_60_ce0;
input  [31:0] local_B_60_q0;
output  [9:0] local_B_60_address1;
output   local_B_60_ce1;
input  [31:0] local_B_60_q1;
output  [9:0] local_B_61_address0;
output   local_B_61_ce0;
input  [31:0] local_B_61_q0;
output  [9:0] local_B_61_address1;
output   local_B_61_ce1;
input  [31:0] local_B_61_q1;
output  [9:0] local_B_62_address0;
output   local_B_62_ce0;
input  [31:0] local_B_62_q0;
output  [9:0] local_B_62_address1;
output   local_B_62_ce1;
input  [31:0] local_B_62_q1;
output  [9:0] local_B_63_address0;
output   local_B_63_ce0;
input  [31:0] local_B_63_q0;
output  [9:0] local_B_63_address1;
output   local_B_63_ce1;
input  [31:0] local_B_63_q1;

reg ap_idle;
reg fifo_aBvec_0_write;
reg fifo_aBvec_1_write;
reg fifo_aBvec_2_write;
reg fifo_aBvec_3_write;
reg fifo_A_s_read;
reg local_B_ce0;
reg local_B_ce1;
reg local_B_1_ce0;
reg local_B_1_ce1;
reg local_B_2_ce0;
reg local_B_2_ce1;
reg local_B_3_ce0;
reg local_B_3_ce1;
reg local_B_4_ce0;
reg local_B_4_ce1;
reg local_B_5_ce0;
reg local_B_5_ce1;
reg local_B_6_ce0;
reg local_B_6_ce1;
reg local_B_7_ce0;
reg local_B_7_ce1;
reg local_B_8_ce0;
reg local_B_8_ce1;
reg local_B_9_ce0;
reg local_B_9_ce1;
reg local_B_10_ce0;
reg local_B_10_ce1;
reg local_B_11_ce0;
reg local_B_11_ce1;
reg local_B_12_ce0;
reg local_B_12_ce1;
reg local_B_13_ce0;
reg local_B_13_ce1;
reg local_B_14_ce0;
reg local_B_14_ce1;
reg local_B_15_ce0;
reg local_B_15_ce1;
reg local_B_16_ce0;
reg local_B_16_ce1;
reg local_B_17_ce0;
reg local_B_17_ce1;
reg local_B_18_ce0;
reg local_B_18_ce1;
reg local_B_19_ce0;
reg local_B_19_ce1;
reg local_B_20_ce0;
reg local_B_20_ce1;
reg local_B_21_ce0;
reg local_B_21_ce1;
reg local_B_22_ce0;
reg local_B_22_ce1;
reg local_B_23_ce0;
reg local_B_23_ce1;
reg local_B_24_ce0;
reg local_B_24_ce1;
reg local_B_25_ce0;
reg local_B_25_ce1;
reg local_B_26_ce0;
reg local_B_26_ce1;
reg local_B_27_ce0;
reg local_B_27_ce1;
reg local_B_28_ce0;
reg local_B_28_ce1;
reg local_B_29_ce0;
reg local_B_29_ce1;
reg local_B_30_ce0;
reg local_B_30_ce1;
reg local_B_31_ce0;
reg local_B_31_ce1;
reg local_B_32_ce0;
reg local_B_32_ce1;
reg local_B_33_ce0;
reg local_B_33_ce1;
reg local_B_34_ce0;
reg local_B_34_ce1;
reg local_B_35_ce0;
reg local_B_35_ce1;
reg local_B_36_ce0;
reg local_B_36_ce1;
reg local_B_37_ce0;
reg local_B_37_ce1;
reg local_B_38_ce0;
reg local_B_38_ce1;
reg local_B_39_ce0;
reg local_B_39_ce1;
reg local_B_40_ce0;
reg local_B_40_ce1;
reg local_B_41_ce0;
reg local_B_41_ce1;
reg local_B_42_ce0;
reg local_B_42_ce1;
reg local_B_43_ce0;
reg local_B_43_ce1;
reg local_B_44_ce0;
reg local_B_44_ce1;
reg local_B_45_ce0;
reg local_B_45_ce1;
reg local_B_46_ce0;
reg local_B_46_ce1;
reg local_B_47_ce0;
reg local_B_47_ce1;
reg local_B_48_ce0;
reg local_B_48_ce1;
reg local_B_49_ce0;
reg local_B_49_ce1;
reg local_B_50_ce0;
reg local_B_50_ce1;
reg local_B_51_ce0;
reg local_B_51_ce1;
reg local_B_52_ce0;
reg local_B_52_ce1;
reg local_B_53_ce0;
reg local_B_53_ce1;
reg local_B_54_ce0;
reg local_B_54_ce1;
reg local_B_55_ce0;
reg local_B_55_ce1;
reg local_B_56_ce0;
reg local_B_56_ce1;
reg local_B_57_ce0;
reg local_B_57_ce1;
reg local_B_58_ce0;
reg local_B_58_ce1;
reg local_B_59_ce0;
reg local_B_59_ce1;
reg local_B_60_ce0;
reg local_B_60_ce1;
reg local_B_61_ce0;
reg local_B_61_ce1;
reg local_B_62_ce0;
reg local_B_62_ce1;
reg local_B_63_ce0;
reg local_B_63_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
reg   [0:0] is_success_reg_3105;
reg   [0:0] is_success_reg_3105_pp0_iter6_reg;
reg    ap_block_state8_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln311_fu_2042_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    fifo_aBvec_0_blk_n;
wire    ap_block_pp0_stage0;
reg    fifo_aBvec_1_blk_n;
reg    fifo_aBvec_2_blk_n;
reg    fifo_aBvec_3_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] is_success_fu_2048_p1;
reg   [0:0] is_success_reg_3105_pp0_iter1_reg;
reg   [0:0] is_success_reg_3105_pp0_iter2_reg;
reg   [0:0] is_success_reg_3105_pp0_iter3_reg;
reg   [0:0] is_success_reg_3105_pp0_iter4_reg;
reg   [0:0] is_success_reg_3105_pp0_iter5_reg;
reg   [17:0] a_row_V_reg_3109;
reg   [17:0] a_row_V_reg_3109_pp0_iter1_reg;
reg   [17:0] a_row_V_reg_3109_pp0_iter2_reg;
reg   [17:0] a_row_V_reg_3109_pp0_iter3_reg;
reg   [17:0] a_row_V_reg_3109_pp0_iter4_reg;
reg   [17:0] a_row_V_reg_3109_pp0_iter5_reg;
reg   [17:0] a_row_V_reg_3109_pp0_iter6_reg;
wire   [31:0] a_val_V_fu_2066_p1;
reg   [31:0] a_val_V_reg_3114;
reg   [31:0] a_val_V_reg_3114_pp0_iter1_reg;
reg   [31:0] a_val_V_reg_3114_pp0_iter2_reg;
reg   [9:0] lshr_ln1_reg_3119;
reg   [1:0] trunc_ln1_reg_3124;
reg   [1:0] trunc_ln1_reg_3124_pp0_iter1_reg;
reg   [17:0] a_row_V_1_reg_3136;
reg   [17:0] a_row_V_1_reg_3136_pp0_iter1_reg;
reg   [17:0] a_row_V_1_reg_3136_pp0_iter2_reg;
reg   [17:0] a_row_V_1_reg_3136_pp0_iter3_reg;
reg   [17:0] a_row_V_1_reg_3136_pp0_iter4_reg;
reg   [17:0] a_row_V_1_reg_3136_pp0_iter5_reg;
reg   [17:0] a_row_V_1_reg_3136_pp0_iter6_reg;
reg   [31:0] a_val_V_1_reg_3141;
reg   [31:0] a_val_V_1_reg_3141_pp0_iter1_reg;
reg   [31:0] a_val_V_1_reg_3141_pp0_iter2_reg;
reg   [0:0] p_Result_s_reg_3146;
reg   [0:0] p_Result_s_reg_3146_pp0_iter1_reg;
reg   [0:0] p_Result_s_reg_3146_pp0_iter2_reg;
reg   [0:0] p_Result_s_reg_3146_pp0_iter3_reg;
reg   [0:0] p_Result_s_reg_3146_pp0_iter4_reg;
reg   [0:0] p_Result_s_reg_3146_pp0_iter5_reg;
reg   [0:0] p_Result_s_reg_3146_pp0_iter6_reg;
reg   [9:0] lshr_ln127_1_reg_3151;
reg   [1:0] trunc_ln127_1_reg_3156;
reg   [1:0] trunc_ln127_1_reg_3156_pp0_iter1_reg;
reg   [17:0] a_row_V_2_reg_3168;
reg   [17:0] a_row_V_2_reg_3168_pp0_iter1_reg;
reg   [17:0] a_row_V_2_reg_3168_pp0_iter2_reg;
reg   [17:0] a_row_V_2_reg_3168_pp0_iter3_reg;
reg   [17:0] a_row_V_2_reg_3168_pp0_iter4_reg;
reg   [17:0] a_row_V_2_reg_3168_pp0_iter5_reg;
reg   [17:0] a_row_V_2_reg_3168_pp0_iter6_reg;
reg   [31:0] a_val_V_2_reg_3173;
reg   [31:0] a_val_V_2_reg_3173_pp0_iter1_reg;
reg   [31:0] a_val_V_2_reg_3173_pp0_iter2_reg;
reg   [0:0] p_Result_1_reg_3178;
reg   [0:0] p_Result_1_reg_3178_pp0_iter1_reg;
reg   [0:0] p_Result_1_reg_3178_pp0_iter2_reg;
reg   [0:0] p_Result_1_reg_3178_pp0_iter3_reg;
reg   [0:0] p_Result_1_reg_3178_pp0_iter4_reg;
reg   [0:0] p_Result_1_reg_3178_pp0_iter5_reg;
reg   [0:0] p_Result_1_reg_3178_pp0_iter6_reg;
reg   [9:0] lshr_ln127_2_reg_3183;
reg   [1:0] trunc_ln127_2_reg_3188;
reg   [1:0] trunc_ln127_2_reg_3188_pp0_iter1_reg;
reg   [17:0] a_row_V_3_reg_3200;
reg   [17:0] a_row_V_3_reg_3200_pp0_iter1_reg;
reg   [17:0] a_row_V_3_reg_3200_pp0_iter2_reg;
reg   [17:0] a_row_V_3_reg_3200_pp0_iter3_reg;
reg   [17:0] a_row_V_3_reg_3200_pp0_iter4_reg;
reg   [17:0] a_row_V_3_reg_3200_pp0_iter5_reg;
reg   [17:0] a_row_V_3_reg_3200_pp0_iter6_reg;
reg   [31:0] a_val_V_3_reg_3205;
reg   [31:0] a_val_V_3_reg_3205_pp0_iter1_reg;
reg   [31:0] a_val_V_3_reg_3205_pp0_iter2_reg;
reg   [0:0] p_Result_2_reg_3210;
reg   [0:0] p_Result_2_reg_3210_pp0_iter1_reg;
reg   [0:0] p_Result_2_reg_3210_pp0_iter2_reg;
reg   [0:0] p_Result_2_reg_3210_pp0_iter3_reg;
reg   [0:0] p_Result_2_reg_3210_pp0_iter4_reg;
reg   [0:0] p_Result_2_reg_3210_pp0_iter5_reg;
reg   [0:0] p_Result_2_reg_3210_pp0_iter6_reg;
reg   [9:0] lshr_ln127_3_reg_3215;
reg   [1:0] trunc_ln127_3_reg_3220;
reg   [1:0] trunc_ln127_3_reg_3220_pp0_iter1_reg;
wire   [31:0] tmp_s_fu_2385_p6;
reg   [31:0] tmp_s_reg_3872;
wire   [31:0] tmp_58_fu_2398_p6;
reg   [31:0] tmp_58_reg_3877;
wire   [31:0] tmp_59_fu_2411_p6;
reg   [31:0] tmp_59_reg_3882;
wire   [31:0] tmp_60_fu_2424_p6;
reg   [31:0] tmp_60_reg_3887;
wire   [31:0] tmp_61_fu_2437_p6;
reg   [31:0] tmp_61_reg_3892;
wire   [31:0] tmp_62_fu_2450_p6;
reg   [31:0] tmp_62_reg_3897;
wire   [31:0] tmp_63_fu_2463_p6;
reg   [31:0] tmp_63_reg_3902;
wire   [31:0] tmp_64_fu_2476_p6;
reg   [31:0] tmp_64_reg_3907;
wire   [31:0] tmp_65_fu_2489_p6;
reg   [31:0] tmp_65_reg_3912;
wire   [31:0] tmp_66_fu_2502_p6;
reg   [31:0] tmp_66_reg_3917;
wire   [31:0] tmp_67_fu_2515_p6;
reg   [31:0] tmp_67_reg_3922;
wire   [31:0] tmp_68_fu_2528_p6;
reg   [31:0] tmp_68_reg_3927;
wire   [31:0] tmp_69_fu_2541_p6;
reg   [31:0] tmp_69_reg_3932;
wire   [31:0] tmp_70_fu_2554_p6;
reg   [31:0] tmp_70_reg_3937;
wire   [31:0] tmp_71_fu_2567_p6;
reg   [31:0] tmp_71_reg_3942;
wire   [31:0] tmp_72_fu_2580_p6;
reg   [31:0] tmp_72_reg_3947;
wire   [31:0] tmp_73_fu_2593_p6;
reg   [31:0] tmp_73_reg_3952;
wire   [31:0] tmp_74_fu_2606_p6;
reg   [31:0] tmp_74_reg_3957;
wire   [31:0] tmp_75_fu_2619_p6;
reg   [31:0] tmp_75_reg_3962;
wire   [31:0] tmp_76_fu_2632_p6;
reg   [31:0] tmp_76_reg_3967;
wire   [31:0] tmp_77_fu_2645_p6;
reg   [31:0] tmp_77_reg_3972;
wire   [31:0] tmp_78_fu_2658_p6;
reg   [31:0] tmp_78_reg_3977;
wire   [31:0] tmp_79_fu_2671_p6;
reg   [31:0] tmp_79_reg_3982;
wire   [31:0] tmp_80_fu_2684_p6;
reg   [31:0] tmp_80_reg_3987;
wire   [31:0] tmp_81_fu_2697_p6;
reg   [31:0] tmp_81_reg_3992;
wire   [31:0] tmp_82_fu_2710_p6;
reg   [31:0] tmp_82_reg_3997;
wire   [31:0] tmp_83_fu_2723_p6;
reg   [31:0] tmp_83_reg_4002;
wire   [31:0] tmp_84_fu_2736_p6;
reg   [31:0] tmp_84_reg_4007;
wire   [31:0] tmp_85_fu_2749_p6;
reg   [31:0] tmp_85_reg_4012;
wire   [31:0] tmp_86_fu_2762_p6;
reg   [31:0] tmp_86_reg_4017;
wire   [31:0] tmp_87_fu_2775_p6;
reg   [31:0] tmp_87_reg_4022;
wire   [31:0] tmp_88_fu_2788_p6;
reg   [31:0] tmp_88_reg_4027;
wire   [31:0] empty_fu_2801_p1;
wire   [31:0] empty_127_fu_2812_p1;
wire   [31:0] empty_128_fu_2823_p1;
wire   [31:0] empty_129_fu_2834_p1;
wire   [31:0] grp_fu_1906_p2;
reg   [31:0] mul_i_reg_4080;
wire   [31:0] grp_fu_1910_p2;
reg   [31:0] mul_i_s_reg_4085;
wire   [31:0] grp_fu_1914_p2;
reg   [31:0] mul_i_8_reg_4090;
wire   [31:0] grp_fu_1918_p2;
reg   [31:0] mul_i_9_reg_4095;
wire   [31:0] grp_fu_1922_p2;
reg   [31:0] mul_i_4_reg_4100;
wire   [31:0] grp_fu_1926_p2;
reg   [31:0] mul_i_5_reg_4105;
wire   [31:0] grp_fu_1930_p2;
reg   [31:0] mul_i_6_reg_4110;
wire   [31:0] grp_fu_1934_p2;
reg   [31:0] mul_i_7_reg_4115;
wire   [31:0] grp_fu_1938_p2;
reg   [31:0] mul_i_1_reg_4120;
wire   [31:0] grp_fu_1942_p2;
reg   [31:0] mul_i_1_1_reg_4125;
wire   [31:0] grp_fu_1946_p2;
reg   [31:0] mul_i_1_2_reg_4130;
wire   [31:0] grp_fu_1950_p2;
reg   [31:0] mul_i_1_3_reg_4135;
wire   [31:0] grp_fu_1954_p2;
reg   [31:0] mul_i_1_4_reg_4140;
wire   [31:0] grp_fu_1958_p2;
reg   [31:0] mul_i_1_5_reg_4145;
wire   [31:0] grp_fu_1962_p2;
reg   [31:0] mul_i_1_6_reg_4150;
wire   [31:0] grp_fu_1966_p2;
reg   [31:0] mul_i_1_7_reg_4155;
wire   [31:0] grp_fu_1970_p2;
reg   [31:0] mul_i_2_reg_4160;
wire   [31:0] grp_fu_1974_p2;
reg   [31:0] mul_i_2_1_reg_4165;
wire   [31:0] grp_fu_1978_p2;
reg   [31:0] mul_i_2_2_reg_4170;
wire   [31:0] grp_fu_1982_p2;
reg   [31:0] mul_i_2_3_reg_4175;
wire   [31:0] grp_fu_1986_p2;
reg   [31:0] mul_i_2_4_reg_4180;
wire   [31:0] grp_fu_1990_p2;
reg   [31:0] mul_i_2_5_reg_4185;
wire   [31:0] grp_fu_1994_p2;
reg   [31:0] mul_i_2_6_reg_4190;
wire   [31:0] grp_fu_1998_p2;
reg   [31:0] mul_i_2_7_reg_4195;
wire   [31:0] grp_fu_2002_p2;
reg   [31:0] mul_i_3_reg_4200;
wire   [31:0] grp_fu_2006_p2;
reg   [31:0] mul_i_3_1_reg_4205;
wire   [31:0] grp_fu_2010_p2;
reg   [31:0] mul_i_3_2_reg_4210;
wire   [31:0] grp_fu_2014_p2;
reg   [31:0] mul_i_3_3_reg_4215;
wire   [31:0] grp_fu_2018_p2;
reg   [31:0] mul_i_3_4_reg_4220;
wire   [31:0] grp_fu_2022_p2;
reg   [31:0] mul_i_3_5_reg_4225;
wire   [31:0] grp_fu_2026_p2;
reg   [31:0] mul_i_3_6_reg_4230;
wire   [31:0] grp_fu_2030_p2;
reg   [31:0] mul_i_3_7_reg_4235;
wire   [63:0] zext_ln127_fu_2245_p1;
wire   [63:0] zext_ln127_1_fu_2280_p1;
wire   [63:0] zext_ln127_2_fu_2315_p1;
wire   [63:0] zext_ln127_3_fu_2350_p1;
reg   [31:0] j_fu_256;
wire   [31:0] j_4_fu_2234_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_j_3;
wire   [0:0] fifo_A_s_read_nbread_fu_272_p2_0;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] bitcast_ln127_7_fu_2866_p1;
wire   [31:0] bitcast_ln127_6_fu_2863_p1;
wire   [31:0] bitcast_ln127_5_fu_2860_p1;
wire   [31:0] bitcast_ln127_4_fu_2857_p1;
wire   [31:0] bitcast_ln127_3_fu_2854_p1;
wire   [31:0] bitcast_ln127_2_fu_2851_p1;
wire   [31:0] bitcast_ln127_1_fu_2848_p1;
wire   [31:0] bitcast_ln127_fu_2845_p1;
wire   [31:0] bitcast_ln127_15_fu_2914_p1;
wire   [31:0] bitcast_ln127_14_fu_2911_p1;
wire   [31:0] bitcast_ln127_13_fu_2908_p1;
wire   [31:0] bitcast_ln127_12_fu_2905_p1;
wire   [31:0] bitcast_ln127_11_fu_2902_p1;
wire   [31:0] bitcast_ln127_10_fu_2899_p1;
wire   [31:0] bitcast_ln127_9_fu_2896_p1;
wire   [223:0] tmp_fu_2917_p8;
wire   [223:0] tmp_1_fu_2935_p8;
wire   [223:0] select_ln779_fu_2953_p3;
wire   [31:0] bitcast_ln127_8_fu_2893_p1;
wire   [31:0] bitcast_ln127_23_fu_2993_p1;
wire   [31:0] bitcast_ln127_22_fu_2990_p1;
wire   [31:0] bitcast_ln127_21_fu_2987_p1;
wire   [31:0] bitcast_ln127_20_fu_2984_p1;
wire   [31:0] bitcast_ln127_19_fu_2981_p1;
wire   [31:0] bitcast_ln127_18_fu_2978_p1;
wire   [31:0] bitcast_ln127_17_fu_2975_p1;
wire   [223:0] tmp_3_fu_2996_p8;
wire   [223:0] select_ln779_1_fu_3014_p3;
wire   [31:0] bitcast_ln127_16_fu_2972_p1;
wire   [31:0] bitcast_ln127_31_fu_3054_p1;
wire   [31:0] bitcast_ln127_30_fu_3051_p1;
wire   [31:0] bitcast_ln127_29_fu_3048_p1;
wire   [31:0] bitcast_ln127_28_fu_3045_p1;
wire   [31:0] bitcast_ln127_27_fu_3042_p1;
wire   [31:0] bitcast_ln127_26_fu_3039_p1;
wire   [31:0] bitcast_ln127_25_fu_3036_p1;
wire   [223:0] tmp_89_fu_3057_p8;
wire   [223:0] select_ln779_2_fu_3075_p3;
wire   [31:0] bitcast_ln127_24_fu_3033_p1;
reg    grp_fu_1906_ce;
reg    grp_fu_1910_ce;
reg    grp_fu_1914_ce;
reg    grp_fu_1918_ce;
reg    grp_fu_1922_ce;
reg    grp_fu_1926_ce;
reg    grp_fu_1930_ce;
reg    grp_fu_1934_ce;
reg    grp_fu_1938_ce;
reg    grp_fu_1942_ce;
reg    grp_fu_1946_ce;
reg    grp_fu_1950_ce;
reg    grp_fu_1954_ce;
reg    grp_fu_1958_ce;
reg    grp_fu_1962_ce;
reg    grp_fu_1966_ce;
reg    grp_fu_1970_ce;
reg    grp_fu_1974_ce;
reg    grp_fu_1978_ce;
reg    grp_fu_1982_ce;
reg    grp_fu_1986_ce;
reg    grp_fu_1990_ce;
reg    grp_fu_1994_ce;
reg    grp_fu_1998_ce;
reg    grp_fu_2002_ce;
reg    grp_fu_2006_ce;
reg    grp_fu_2010_ce;
reg    grp_fu_2014_ce;
reg    grp_fu_2018_ce;
reg    grp_fu_2022_ce;
reg    grp_fu_2026_ce;
reg    grp_fu_2030_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_2402;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_done_reg = 1'b0;
end

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_fu_2801_p1),
    .din1(tmp_s_reg_3872),
    .ce(grp_fu_1906_ce),
    .dout(grp_fu_1906_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_fu_2801_p1),
    .din1(tmp_58_reg_3877),
    .ce(grp_fu_1910_ce),
    .dout(grp_fu_1910_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_fu_2801_p1),
    .din1(tmp_59_reg_3882),
    .ce(grp_fu_1914_ce),
    .dout(grp_fu_1914_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_fu_2801_p1),
    .din1(tmp_60_reg_3887),
    .ce(grp_fu_1918_ce),
    .dout(grp_fu_1918_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_fu_2801_p1),
    .din1(tmp_61_reg_3892),
    .ce(grp_fu_1922_ce),
    .dout(grp_fu_1922_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_fu_2801_p1),
    .din1(tmp_62_reg_3897),
    .ce(grp_fu_1926_ce),
    .dout(grp_fu_1926_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_fu_2801_p1),
    .din1(tmp_63_reg_3902),
    .ce(grp_fu_1930_ce),
    .dout(grp_fu_1930_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_fu_2801_p1),
    .din1(tmp_64_reg_3907),
    .ce(grp_fu_1934_ce),
    .dout(grp_fu_1934_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_127_fu_2812_p1),
    .din1(tmp_65_reg_3912),
    .ce(grp_fu_1938_ce),
    .dout(grp_fu_1938_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_127_fu_2812_p1),
    .din1(tmp_66_reg_3917),
    .ce(grp_fu_1942_ce),
    .dout(grp_fu_1942_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_127_fu_2812_p1),
    .din1(tmp_67_reg_3922),
    .ce(grp_fu_1946_ce),
    .dout(grp_fu_1946_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_127_fu_2812_p1),
    .din1(tmp_68_reg_3927),
    .ce(grp_fu_1950_ce),
    .dout(grp_fu_1950_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_127_fu_2812_p1),
    .din1(tmp_69_reg_3932),
    .ce(grp_fu_1954_ce),
    .dout(grp_fu_1954_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_127_fu_2812_p1),
    .din1(tmp_70_reg_3937),
    .ce(grp_fu_1958_ce),
    .dout(grp_fu_1958_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_127_fu_2812_p1),
    .din1(tmp_71_reg_3942),
    .ce(grp_fu_1962_ce),
    .dout(grp_fu_1962_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_127_fu_2812_p1),
    .din1(tmp_72_reg_3947),
    .ce(grp_fu_1966_ce),
    .dout(grp_fu_1966_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_128_fu_2823_p1),
    .din1(tmp_73_reg_3952),
    .ce(grp_fu_1970_ce),
    .dout(grp_fu_1970_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_128_fu_2823_p1),
    .din1(tmp_74_reg_3957),
    .ce(grp_fu_1974_ce),
    .dout(grp_fu_1974_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_128_fu_2823_p1),
    .din1(tmp_75_reg_3962),
    .ce(grp_fu_1978_ce),
    .dout(grp_fu_1978_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_128_fu_2823_p1),
    .din1(tmp_76_reg_3967),
    .ce(grp_fu_1982_ce),
    .dout(grp_fu_1982_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_128_fu_2823_p1),
    .din1(tmp_77_reg_3972),
    .ce(grp_fu_1986_ce),
    .dout(grp_fu_1986_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_128_fu_2823_p1),
    .din1(tmp_78_reg_3977),
    .ce(grp_fu_1990_ce),
    .dout(grp_fu_1990_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_128_fu_2823_p1),
    .din1(tmp_79_reg_3982),
    .ce(grp_fu_1994_ce),
    .dout(grp_fu_1994_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_128_fu_2823_p1),
    .din1(tmp_80_reg_3987),
    .ce(grp_fu_1998_ce),
    .dout(grp_fu_1998_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_129_fu_2834_p1),
    .din1(tmp_81_reg_3992),
    .ce(grp_fu_2002_ce),
    .dout(grp_fu_2002_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_129_fu_2834_p1),
    .din1(tmp_82_reg_3997),
    .ce(grp_fu_2006_ce),
    .dout(grp_fu_2006_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_129_fu_2834_p1),
    .din1(tmp_83_reg_4002),
    .ce(grp_fu_2010_ce),
    .dout(grp_fu_2010_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_129_fu_2834_p1),
    .din1(tmp_84_reg_4007),
    .ce(grp_fu_2014_ce),
    .dout(grp_fu_2014_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_129_fu_2834_p1),
    .din1(tmp_85_reg_4012),
    .ce(grp_fu_2018_ce),
    .dout(grp_fu_2018_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_129_fu_2834_p1),
    .din1(tmp_86_reg_4017),
    .ce(grp_fu_2022_ce),
    .dout(grp_fu_2022_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_129_fu_2834_p1),
    .din1(tmp_87_reg_4022),
    .ce(grp_fu_2026_ce),
    .dout(grp_fu_2026_p2)
);

PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_129_fu_2834_p1),
    .din1(tmp_88_reg_4027),
    .ce(grp_fu_2030_ce),
    .dout(grp_fu_2030_p2)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U106(
    .din0(local_B_q1),
    .din1(local_B_1_q1),
    .din2(local_B_2_q1),
    .din3(local_B_3_q1),
    .din4(trunc_ln1_reg_3124_pp0_iter1_reg),
    .dout(tmp_s_fu_2385_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U107(
    .din0(local_B_4_q1),
    .din1(local_B_5_q1),
    .din2(local_B_6_q1),
    .din3(local_B_7_q1),
    .din4(trunc_ln1_reg_3124_pp0_iter1_reg),
    .dout(tmp_58_fu_2398_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U108(
    .din0(local_B_8_q1),
    .din1(local_B_9_q1),
    .din2(local_B_10_q1),
    .din3(local_B_11_q1),
    .din4(trunc_ln1_reg_3124_pp0_iter1_reg),
    .dout(tmp_59_fu_2411_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U109(
    .din0(local_B_12_q1),
    .din1(local_B_13_q1),
    .din2(local_B_14_q1),
    .din3(local_B_15_q1),
    .din4(trunc_ln1_reg_3124_pp0_iter1_reg),
    .dout(tmp_60_fu_2424_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U110(
    .din0(local_B_16_q1),
    .din1(local_B_17_q1),
    .din2(local_B_18_q1),
    .din3(local_B_19_q1),
    .din4(trunc_ln1_reg_3124_pp0_iter1_reg),
    .dout(tmp_61_fu_2437_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U111(
    .din0(local_B_20_q1),
    .din1(local_B_21_q1),
    .din2(local_B_22_q1),
    .din3(local_B_23_q1),
    .din4(trunc_ln1_reg_3124_pp0_iter1_reg),
    .dout(tmp_62_fu_2450_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U112(
    .din0(local_B_24_q1),
    .din1(local_B_25_q1),
    .din2(local_B_26_q1),
    .din3(local_B_27_q1),
    .din4(trunc_ln1_reg_3124_pp0_iter1_reg),
    .dout(tmp_63_fu_2463_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U113(
    .din0(local_B_28_q1),
    .din1(local_B_29_q1),
    .din2(local_B_30_q1),
    .din3(local_B_31_q1),
    .din4(trunc_ln1_reg_3124_pp0_iter1_reg),
    .dout(tmp_64_fu_2476_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U114(
    .din0(local_B_q0),
    .din1(local_B_1_q0),
    .din2(local_B_2_q0),
    .din3(local_B_3_q0),
    .din4(trunc_ln127_1_reg_3156_pp0_iter1_reg),
    .dout(tmp_65_fu_2489_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U115(
    .din0(local_B_4_q0),
    .din1(local_B_5_q0),
    .din2(local_B_6_q0),
    .din3(local_B_7_q0),
    .din4(trunc_ln127_1_reg_3156_pp0_iter1_reg),
    .dout(tmp_66_fu_2502_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U116(
    .din0(local_B_8_q0),
    .din1(local_B_9_q0),
    .din2(local_B_10_q0),
    .din3(local_B_11_q0),
    .din4(trunc_ln127_1_reg_3156_pp0_iter1_reg),
    .dout(tmp_67_fu_2515_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U117(
    .din0(local_B_12_q0),
    .din1(local_B_13_q0),
    .din2(local_B_14_q0),
    .din3(local_B_15_q0),
    .din4(trunc_ln127_1_reg_3156_pp0_iter1_reg),
    .dout(tmp_68_fu_2528_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U118(
    .din0(local_B_16_q0),
    .din1(local_B_17_q0),
    .din2(local_B_18_q0),
    .din3(local_B_19_q0),
    .din4(trunc_ln127_1_reg_3156_pp0_iter1_reg),
    .dout(tmp_69_fu_2541_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U119(
    .din0(local_B_20_q0),
    .din1(local_B_21_q0),
    .din2(local_B_22_q0),
    .din3(local_B_23_q0),
    .din4(trunc_ln127_1_reg_3156_pp0_iter1_reg),
    .dout(tmp_70_fu_2554_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U120(
    .din0(local_B_24_q0),
    .din1(local_B_25_q0),
    .din2(local_B_26_q0),
    .din3(local_B_27_q0),
    .din4(trunc_ln127_1_reg_3156_pp0_iter1_reg),
    .dout(tmp_71_fu_2567_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U121(
    .din0(local_B_28_q0),
    .din1(local_B_29_q0),
    .din2(local_B_30_q0),
    .din3(local_B_31_q0),
    .din4(trunc_ln127_1_reg_3156_pp0_iter1_reg),
    .dout(tmp_72_fu_2580_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U122(
    .din0(local_B_32_q1),
    .din1(local_B_33_q1),
    .din2(local_B_34_q1),
    .din3(local_B_35_q1),
    .din4(trunc_ln127_2_reg_3188_pp0_iter1_reg),
    .dout(tmp_73_fu_2593_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U123(
    .din0(local_B_36_q1),
    .din1(local_B_37_q1),
    .din2(local_B_38_q1),
    .din3(local_B_39_q1),
    .din4(trunc_ln127_2_reg_3188_pp0_iter1_reg),
    .dout(tmp_74_fu_2606_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U124(
    .din0(local_B_40_q1),
    .din1(local_B_41_q1),
    .din2(local_B_42_q1),
    .din3(local_B_43_q1),
    .din4(trunc_ln127_2_reg_3188_pp0_iter1_reg),
    .dout(tmp_75_fu_2619_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U125(
    .din0(local_B_44_q1),
    .din1(local_B_45_q1),
    .din2(local_B_46_q1),
    .din3(local_B_47_q1),
    .din4(trunc_ln127_2_reg_3188_pp0_iter1_reg),
    .dout(tmp_76_fu_2632_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U126(
    .din0(local_B_48_q1),
    .din1(local_B_49_q1),
    .din2(local_B_50_q1),
    .din3(local_B_51_q1),
    .din4(trunc_ln127_2_reg_3188_pp0_iter1_reg),
    .dout(tmp_77_fu_2645_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U127(
    .din0(local_B_52_q1),
    .din1(local_B_53_q1),
    .din2(local_B_54_q1),
    .din3(local_B_55_q1),
    .din4(trunc_ln127_2_reg_3188_pp0_iter1_reg),
    .dout(tmp_78_fu_2658_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U128(
    .din0(local_B_56_q1),
    .din1(local_B_57_q1),
    .din2(local_B_58_q1),
    .din3(local_B_59_q1),
    .din4(trunc_ln127_2_reg_3188_pp0_iter1_reg),
    .dout(tmp_79_fu_2671_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U129(
    .din0(local_B_60_q1),
    .din1(local_B_61_q1),
    .din2(local_B_62_q1),
    .din3(local_B_63_q1),
    .din4(trunc_ln127_2_reg_3188_pp0_iter1_reg),
    .dout(tmp_80_fu_2684_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U130(
    .din0(local_B_32_q0),
    .din1(local_B_33_q0),
    .din2(local_B_34_q0),
    .din3(local_B_35_q0),
    .din4(trunc_ln127_3_reg_3220_pp0_iter1_reg),
    .dout(tmp_81_fu_2697_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U131(
    .din0(local_B_36_q0),
    .din1(local_B_37_q0),
    .din2(local_B_38_q0),
    .din3(local_B_39_q0),
    .din4(trunc_ln127_3_reg_3220_pp0_iter1_reg),
    .dout(tmp_82_fu_2710_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U132(
    .din0(local_B_40_q0),
    .din1(local_B_41_q0),
    .din2(local_B_42_q0),
    .din3(local_B_43_q0),
    .din4(trunc_ln127_3_reg_3220_pp0_iter1_reg),
    .dout(tmp_83_fu_2723_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U133(
    .din0(local_B_44_q0),
    .din1(local_B_45_q0),
    .din2(local_B_46_q0),
    .din3(local_B_47_q0),
    .din4(trunc_ln127_3_reg_3220_pp0_iter1_reg),
    .dout(tmp_84_fu_2736_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U134(
    .din0(local_B_48_q0),
    .din1(local_B_49_q0),
    .din2(local_B_50_q0),
    .din3(local_B_51_q0),
    .din4(trunc_ln127_3_reg_3220_pp0_iter1_reg),
    .dout(tmp_85_fu_2749_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U135(
    .din0(local_B_52_q0),
    .din1(local_B_53_q0),
    .din2(local_B_54_q0),
    .din3(local_B_55_q0),
    .din4(trunc_ln127_3_reg_3220_pp0_iter1_reg),
    .dout(tmp_86_fu_2762_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U136(
    .din0(local_B_56_q0),
    .din1(local_B_57_q0),
    .din2(local_B_58_q0),
    .din3(local_B_59_q0),
    .din4(trunc_ln127_3_reg_3220_pp0_iter1_reg),
    .dout(tmp_87_fu_2775_p6)
);

PEG_Bmtx_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U137(
    .din0(local_B_60_q0),
    .din1(local_B_61_q0),
    .din2(local_B_62_q0),
    .din3(local_B_63_q0),
    .din4(trunc_ln127_3_reg_3220_pp0_iter1_reg),
    .dout(tmp_88_fu_2788_p6)
);

PEG_Bmtx_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_2402)) begin
            j_fu_256 <= j_4_fu_2234_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_256 <= start_32_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln311_fu_2042_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (is_success_fu_2048_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_row_V_1_reg_3136 <= {{fifo_A_s_dout[113:96]}};
        a_row_V_2_reg_3168 <= {{fifo_A_s_dout[177:160]}};
        a_row_V_3_reg_3200 <= {{fifo_A_s_dout[241:224]}};
        a_row_V_reg_3109 <= {{fifo_A_s_dout[49:32]}};
        a_val_V_1_reg_3141 <= {{fifo_A_s_dout[95:64]}};
        a_val_V_2_reg_3173 <= {{fifo_A_s_dout[159:128]}};
        a_val_V_3_reg_3205 <= {{fifo_A_s_dout[223:192]}};
        a_val_V_reg_3114 <= a_val_V_fu_2066_p1;
        lshr_ln127_1_reg_3151 <= {{fifo_A_s_dout[125:116]}};
        lshr_ln127_2_reg_3183 <= {{fifo_A_s_dout[189:180]}};
        lshr_ln127_3_reg_3215 <= {{fifo_A_s_dout[253:244]}};
        lshr_ln1_reg_3119 <= {{fifo_A_s_dout[61:52]}};
        p_Result_1_reg_3178 <= fifo_A_s_dout[32'd177];
        p_Result_2_reg_3210 <= fifo_A_s_dout[32'd241];
        p_Result_s_reg_3146 <= fifo_A_s_dout[32'd113];
        trunc_ln127_1_reg_3156 <= {{fifo_A_s_dout[115:114]}};
        trunc_ln127_2_reg_3188 <= {{fifo_A_s_dout[179:178]}};
        trunc_ln127_3_reg_3220 <= {{fifo_A_s_dout[243:242]}};
        trunc_ln1_reg_3124 <= {{fifo_A_s_dout[51:50]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_row_V_1_reg_3136_pp0_iter1_reg <= a_row_V_1_reg_3136;
        a_row_V_2_reg_3168_pp0_iter1_reg <= a_row_V_2_reg_3168;
        a_row_V_3_reg_3200_pp0_iter1_reg <= a_row_V_3_reg_3200;
        a_row_V_reg_3109_pp0_iter1_reg <= a_row_V_reg_3109;
        a_val_V_1_reg_3141_pp0_iter1_reg <= a_val_V_1_reg_3141;
        a_val_V_2_reg_3173_pp0_iter1_reg <= a_val_V_2_reg_3173;
        a_val_V_3_reg_3205_pp0_iter1_reg <= a_val_V_3_reg_3205;
        a_val_V_reg_3114_pp0_iter1_reg <= a_val_V_reg_3114;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        is_success_reg_3105_pp0_iter1_reg <= is_success_reg_3105;
        p_Result_1_reg_3178_pp0_iter1_reg <= p_Result_1_reg_3178;
        p_Result_2_reg_3210_pp0_iter1_reg <= p_Result_2_reg_3210;
        p_Result_s_reg_3146_pp0_iter1_reg <= p_Result_s_reg_3146;
        trunc_ln127_1_reg_3156_pp0_iter1_reg <= trunc_ln127_1_reg_3156;
        trunc_ln127_2_reg_3188_pp0_iter1_reg <= trunc_ln127_2_reg_3188;
        trunc_ln127_3_reg_3220_pp0_iter1_reg <= trunc_ln127_3_reg_3220;
        trunc_ln1_reg_3124_pp0_iter1_reg <= trunc_ln1_reg_3124;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        a_row_V_1_reg_3136_pp0_iter2_reg <= a_row_V_1_reg_3136_pp0_iter1_reg;
        a_row_V_1_reg_3136_pp0_iter3_reg <= a_row_V_1_reg_3136_pp0_iter2_reg;
        a_row_V_1_reg_3136_pp0_iter4_reg <= a_row_V_1_reg_3136_pp0_iter3_reg;
        a_row_V_1_reg_3136_pp0_iter5_reg <= a_row_V_1_reg_3136_pp0_iter4_reg;
        a_row_V_1_reg_3136_pp0_iter6_reg <= a_row_V_1_reg_3136_pp0_iter5_reg;
        a_row_V_2_reg_3168_pp0_iter2_reg <= a_row_V_2_reg_3168_pp0_iter1_reg;
        a_row_V_2_reg_3168_pp0_iter3_reg <= a_row_V_2_reg_3168_pp0_iter2_reg;
        a_row_V_2_reg_3168_pp0_iter4_reg <= a_row_V_2_reg_3168_pp0_iter3_reg;
        a_row_V_2_reg_3168_pp0_iter5_reg <= a_row_V_2_reg_3168_pp0_iter4_reg;
        a_row_V_2_reg_3168_pp0_iter6_reg <= a_row_V_2_reg_3168_pp0_iter5_reg;
        a_row_V_3_reg_3200_pp0_iter2_reg <= a_row_V_3_reg_3200_pp0_iter1_reg;
        a_row_V_3_reg_3200_pp0_iter3_reg <= a_row_V_3_reg_3200_pp0_iter2_reg;
        a_row_V_3_reg_3200_pp0_iter4_reg <= a_row_V_3_reg_3200_pp0_iter3_reg;
        a_row_V_3_reg_3200_pp0_iter5_reg <= a_row_V_3_reg_3200_pp0_iter4_reg;
        a_row_V_3_reg_3200_pp0_iter6_reg <= a_row_V_3_reg_3200_pp0_iter5_reg;
        a_row_V_reg_3109_pp0_iter2_reg <= a_row_V_reg_3109_pp0_iter1_reg;
        a_row_V_reg_3109_pp0_iter3_reg <= a_row_V_reg_3109_pp0_iter2_reg;
        a_row_V_reg_3109_pp0_iter4_reg <= a_row_V_reg_3109_pp0_iter3_reg;
        a_row_V_reg_3109_pp0_iter5_reg <= a_row_V_reg_3109_pp0_iter4_reg;
        a_row_V_reg_3109_pp0_iter6_reg <= a_row_V_reg_3109_pp0_iter5_reg;
        a_val_V_1_reg_3141_pp0_iter2_reg <= a_val_V_1_reg_3141_pp0_iter1_reg;
        a_val_V_2_reg_3173_pp0_iter2_reg <= a_val_V_2_reg_3173_pp0_iter1_reg;
        a_val_V_3_reg_3205_pp0_iter2_reg <= a_val_V_3_reg_3205_pp0_iter1_reg;
        a_val_V_reg_3114_pp0_iter2_reg <= a_val_V_reg_3114_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        is_success_reg_3105_pp0_iter2_reg <= is_success_reg_3105_pp0_iter1_reg;
        is_success_reg_3105_pp0_iter3_reg <= is_success_reg_3105_pp0_iter2_reg;
        is_success_reg_3105_pp0_iter4_reg <= is_success_reg_3105_pp0_iter3_reg;
        is_success_reg_3105_pp0_iter5_reg <= is_success_reg_3105_pp0_iter4_reg;
        is_success_reg_3105_pp0_iter6_reg <= is_success_reg_3105_pp0_iter5_reg;
        p_Result_1_reg_3178_pp0_iter2_reg <= p_Result_1_reg_3178_pp0_iter1_reg;
        p_Result_1_reg_3178_pp0_iter3_reg <= p_Result_1_reg_3178_pp0_iter2_reg;
        p_Result_1_reg_3178_pp0_iter4_reg <= p_Result_1_reg_3178_pp0_iter3_reg;
        p_Result_1_reg_3178_pp0_iter5_reg <= p_Result_1_reg_3178_pp0_iter4_reg;
        p_Result_1_reg_3178_pp0_iter6_reg <= p_Result_1_reg_3178_pp0_iter5_reg;
        p_Result_2_reg_3210_pp0_iter2_reg <= p_Result_2_reg_3210_pp0_iter1_reg;
        p_Result_2_reg_3210_pp0_iter3_reg <= p_Result_2_reg_3210_pp0_iter2_reg;
        p_Result_2_reg_3210_pp0_iter4_reg <= p_Result_2_reg_3210_pp0_iter3_reg;
        p_Result_2_reg_3210_pp0_iter5_reg <= p_Result_2_reg_3210_pp0_iter4_reg;
        p_Result_2_reg_3210_pp0_iter6_reg <= p_Result_2_reg_3210_pp0_iter5_reg;
        p_Result_s_reg_3146_pp0_iter2_reg <= p_Result_s_reg_3146_pp0_iter1_reg;
        p_Result_s_reg_3146_pp0_iter3_reg <= p_Result_s_reg_3146_pp0_iter2_reg;
        p_Result_s_reg_3146_pp0_iter4_reg <= p_Result_s_reg_3146_pp0_iter3_reg;
        p_Result_s_reg_3146_pp0_iter5_reg <= p_Result_s_reg_3146_pp0_iter4_reg;
        p_Result_s_reg_3146_pp0_iter6_reg <= p_Result_s_reg_3146_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln311_fu_2042_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        is_success_reg_3105 <= fifo_A_s_read_nbread_fu_272_p2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_s_reg_3146_pp0_iter5_reg == 1'd0) & (is_success_reg_3105_pp0_iter5_reg == 1'd1))) begin
        mul_i_1_1_reg_4125 <= grp_fu_1942_p2;
        mul_i_1_2_reg_4130 <= grp_fu_1946_p2;
        mul_i_1_3_reg_4135 <= grp_fu_1950_p2;
        mul_i_1_4_reg_4140 <= grp_fu_1954_p2;
        mul_i_1_5_reg_4145 <= grp_fu_1958_p2;
        mul_i_1_6_reg_4150 <= grp_fu_1962_p2;
        mul_i_1_7_reg_4155 <= grp_fu_1966_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (is_success_reg_3105_pp0_iter5_reg == 1'd1))) begin
        mul_i_1_reg_4120 <= grp_fu_1938_p2;
        mul_i_2_reg_4160 <= grp_fu_1970_p2;
        mul_i_3_reg_4200 <= grp_fu_2002_p2;
        mul_i_4_reg_4100 <= grp_fu_1922_p2;
        mul_i_5_reg_4105 <= grp_fu_1926_p2;
        mul_i_6_reg_4110 <= grp_fu_1930_p2;
        mul_i_7_reg_4115 <= grp_fu_1934_p2;
        mul_i_8_reg_4090 <= grp_fu_1914_p2;
        mul_i_9_reg_4095 <= grp_fu_1918_p2;
        mul_i_reg_4080 <= grp_fu_1906_p2;
        mul_i_s_reg_4085 <= grp_fu_1910_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_1_reg_3178_pp0_iter5_reg == 1'd0) & (is_success_reg_3105_pp0_iter5_reg == 1'd1))) begin
        mul_i_2_1_reg_4165 <= grp_fu_1974_p2;
        mul_i_2_2_reg_4170 <= grp_fu_1978_p2;
        mul_i_2_3_reg_4175 <= grp_fu_1982_p2;
        mul_i_2_4_reg_4180 <= grp_fu_1986_p2;
        mul_i_2_5_reg_4185 <= grp_fu_1990_p2;
        mul_i_2_6_reg_4190 <= grp_fu_1994_p2;
        mul_i_2_7_reg_4195 <= grp_fu_1998_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_2_reg_3210_pp0_iter5_reg == 1'd0) & (is_success_reg_3105_pp0_iter5_reg == 1'd1))) begin
        mul_i_3_1_reg_4205 <= grp_fu_2006_p2;
        mul_i_3_2_reg_4210 <= grp_fu_2010_p2;
        mul_i_3_3_reg_4215 <= grp_fu_2014_p2;
        mul_i_3_4_reg_4220 <= grp_fu_2018_p2;
        mul_i_3_5_reg_4225 <= grp_fu_2022_p2;
        mul_i_3_6_reg_4230 <= grp_fu_2026_p2;
        mul_i_3_7_reg_4235 <= grp_fu_2030_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (is_success_reg_3105_pp0_iter1_reg == 1'd1))) begin
        tmp_58_reg_3877 <= tmp_58_fu_2398_p6;
        tmp_59_reg_3882 <= tmp_59_fu_2411_p6;
        tmp_60_reg_3887 <= tmp_60_fu_2424_p6;
        tmp_61_reg_3892 <= tmp_61_fu_2437_p6;
        tmp_62_reg_3897 <= tmp_62_fu_2450_p6;
        tmp_63_reg_3902 <= tmp_63_fu_2463_p6;
        tmp_64_reg_3907 <= tmp_64_fu_2476_p6;
        tmp_65_reg_3912 <= tmp_65_fu_2489_p6;
        tmp_73_reg_3952 <= tmp_73_fu_2593_p6;
        tmp_81_reg_3992 <= tmp_81_fu_2697_p6;
        tmp_s_reg_3872 <= tmp_s_fu_2385_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_s_reg_3146_pp0_iter1_reg == 1'd0) & (is_success_reg_3105_pp0_iter1_reg == 1'd1))) begin
        tmp_66_reg_3917 <= tmp_66_fu_2502_p6;
        tmp_67_reg_3922 <= tmp_67_fu_2515_p6;
        tmp_68_reg_3927 <= tmp_68_fu_2528_p6;
        tmp_69_reg_3932 <= tmp_69_fu_2541_p6;
        tmp_70_reg_3937 <= tmp_70_fu_2554_p6;
        tmp_71_reg_3942 <= tmp_71_fu_2567_p6;
        tmp_72_reg_3947 <= tmp_72_fu_2580_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_1_reg_3178_pp0_iter1_reg == 1'd0) & (is_success_reg_3105_pp0_iter1_reg == 1'd1))) begin
        tmp_74_reg_3957 <= tmp_74_fu_2606_p6;
        tmp_75_reg_3962 <= tmp_75_fu_2619_p6;
        tmp_76_reg_3967 <= tmp_76_fu_2632_p6;
        tmp_77_reg_3972 <= tmp_77_fu_2645_p6;
        tmp_78_reg_3977 <= tmp_78_fu_2658_p6;
        tmp_79_reg_3982 <= tmp_79_fu_2671_p6;
        tmp_80_reg_3987 <= tmp_80_fu_2684_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_2_reg_3210_pp0_iter1_reg == 1'd0) & (is_success_reg_3105_pp0_iter1_reg == 1'd1))) begin
        tmp_82_reg_3997 <= tmp_82_fu_2710_p6;
        tmp_83_reg_4002 <= tmp_83_fu_2723_p6;
        tmp_84_reg_4007 <= tmp_84_fu_2736_p6;
        tmp_85_reg_4012 <= tmp_85_fu_2749_p6;
        tmp_86_reg_4017 <= tmp_86_fu_2762_p6;
        tmp_87_reg_4022 <= tmp_87_fu_2775_p6;
        tmp_88_reg_4027 <= tmp_88_fu_2788_p6;
    end
end

always @ (*) begin
    if (((icmp_ln311_fu_2042_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_3 = start_32_3;
    end else begin
        ap_sig_allocacmp_j_3 = j_fu_256;
    end
end

always @ (*) begin
    if (((icmp_ln311_fu_2042_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (fifo_A_s_empty_n == 1'b1))) begin
        fifo_A_s_read = 1'b1;
    end else begin
        fifo_A_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (is_success_reg_3105_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fifo_aBvec_0_blk_n = fifo_aBvec_0_full_n;
    end else begin
        fifo_aBvec_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (is_success_reg_3105_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fifo_aBvec_0_write = 1'b1;
    end else begin
        fifo_aBvec_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (is_success_reg_3105_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fifo_aBvec_1_blk_n = fifo_aBvec_1_full_n;
    end else begin
        fifo_aBvec_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (is_success_reg_3105_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fifo_aBvec_1_write = 1'b1;
    end else begin
        fifo_aBvec_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (is_success_reg_3105_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fifo_aBvec_2_blk_n = fifo_aBvec_2_full_n;
    end else begin
        fifo_aBvec_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (is_success_reg_3105_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fifo_aBvec_2_write = 1'b1;
    end else begin
        fifo_aBvec_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (is_success_reg_3105_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fifo_aBvec_3_blk_n = fifo_aBvec_3_full_n;
    end else begin
        fifo_aBvec_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (is_success_reg_3105_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fifo_aBvec_3_write = 1'b1;
    end else begin
        fifo_aBvec_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1906_ce = 1'b1;
    end else begin
        grp_fu_1906_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1910_ce = 1'b1;
    end else begin
        grp_fu_1910_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1914_ce = 1'b1;
    end else begin
        grp_fu_1914_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1918_ce = 1'b1;
    end else begin
        grp_fu_1918_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1922_ce = 1'b1;
    end else begin
        grp_fu_1922_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1926_ce = 1'b1;
    end else begin
        grp_fu_1926_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1930_ce = 1'b1;
    end else begin
        grp_fu_1930_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1934_ce = 1'b1;
    end else begin
        grp_fu_1934_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1938_ce = 1'b1;
    end else begin
        grp_fu_1938_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1942_ce = 1'b1;
    end else begin
        grp_fu_1942_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1946_ce = 1'b1;
    end else begin
        grp_fu_1946_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1950_ce = 1'b1;
    end else begin
        grp_fu_1950_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1954_ce = 1'b1;
    end else begin
        grp_fu_1954_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1958_ce = 1'b1;
    end else begin
        grp_fu_1958_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1962_ce = 1'b1;
    end else begin
        grp_fu_1962_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1966_ce = 1'b1;
    end else begin
        grp_fu_1966_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1970_ce = 1'b1;
    end else begin
        grp_fu_1970_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1974_ce = 1'b1;
    end else begin
        grp_fu_1974_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1978_ce = 1'b1;
    end else begin
        grp_fu_1978_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1982_ce = 1'b1;
    end else begin
        grp_fu_1982_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1986_ce = 1'b1;
    end else begin
        grp_fu_1986_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1990_ce = 1'b1;
    end else begin
        grp_fu_1990_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1994_ce = 1'b1;
    end else begin
        grp_fu_1994_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1998_ce = 1'b1;
    end else begin
        grp_fu_1998_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2002_ce = 1'b1;
    end else begin
        grp_fu_2002_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2006_ce = 1'b1;
    end else begin
        grp_fu_2006_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2010_ce = 1'b1;
    end else begin
        grp_fu_2010_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2014_ce = 1'b1;
    end else begin
        grp_fu_2014_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2018_ce = 1'b1;
    end else begin
        grp_fu_2018_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2022_ce = 1'b1;
    end else begin
        grp_fu_2022_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2026_ce = 1'b1;
    end else begin
        grp_fu_2026_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2030_ce = 1'b1;
    end else begin
        grp_fu_2030_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_10_ce0 = 1'b1;
    end else begin
        local_B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_10_ce1 = 1'b1;
    end else begin
        local_B_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_11_ce0 = 1'b1;
    end else begin
        local_B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_11_ce1 = 1'b1;
    end else begin
        local_B_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_12_ce0 = 1'b1;
    end else begin
        local_B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_12_ce1 = 1'b1;
    end else begin
        local_B_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_13_ce0 = 1'b1;
    end else begin
        local_B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_13_ce1 = 1'b1;
    end else begin
        local_B_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_14_ce0 = 1'b1;
    end else begin
        local_B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_14_ce1 = 1'b1;
    end else begin
        local_B_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_15_ce0 = 1'b1;
    end else begin
        local_B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_15_ce1 = 1'b1;
    end else begin
        local_B_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_16_ce0 = 1'b1;
    end else begin
        local_B_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_16_ce1 = 1'b1;
    end else begin
        local_B_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_17_ce0 = 1'b1;
    end else begin
        local_B_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_17_ce1 = 1'b1;
    end else begin
        local_B_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_18_ce0 = 1'b1;
    end else begin
        local_B_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_18_ce1 = 1'b1;
    end else begin
        local_B_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_19_ce0 = 1'b1;
    end else begin
        local_B_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_19_ce1 = 1'b1;
    end else begin
        local_B_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_1_ce0 = 1'b1;
    end else begin
        local_B_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_1_ce1 = 1'b1;
    end else begin
        local_B_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_20_ce0 = 1'b1;
    end else begin
        local_B_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_20_ce1 = 1'b1;
    end else begin
        local_B_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_21_ce0 = 1'b1;
    end else begin
        local_B_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_21_ce1 = 1'b1;
    end else begin
        local_B_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_22_ce0 = 1'b1;
    end else begin
        local_B_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_22_ce1 = 1'b1;
    end else begin
        local_B_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_23_ce0 = 1'b1;
    end else begin
        local_B_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_23_ce1 = 1'b1;
    end else begin
        local_B_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_24_ce0 = 1'b1;
    end else begin
        local_B_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_24_ce1 = 1'b1;
    end else begin
        local_B_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_25_ce0 = 1'b1;
    end else begin
        local_B_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_25_ce1 = 1'b1;
    end else begin
        local_B_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_26_ce0 = 1'b1;
    end else begin
        local_B_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_26_ce1 = 1'b1;
    end else begin
        local_B_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_27_ce0 = 1'b1;
    end else begin
        local_B_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_27_ce1 = 1'b1;
    end else begin
        local_B_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_28_ce0 = 1'b1;
    end else begin
        local_B_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_28_ce1 = 1'b1;
    end else begin
        local_B_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_29_ce0 = 1'b1;
    end else begin
        local_B_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_29_ce1 = 1'b1;
    end else begin
        local_B_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_2_ce0 = 1'b1;
    end else begin
        local_B_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_2_ce1 = 1'b1;
    end else begin
        local_B_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_30_ce0 = 1'b1;
    end else begin
        local_B_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_30_ce1 = 1'b1;
    end else begin
        local_B_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_31_ce0 = 1'b1;
    end else begin
        local_B_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_31_ce1 = 1'b1;
    end else begin
        local_B_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_32_ce0 = 1'b1;
    end else begin
        local_B_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_32_ce1 = 1'b1;
    end else begin
        local_B_32_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_33_ce0 = 1'b1;
    end else begin
        local_B_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_33_ce1 = 1'b1;
    end else begin
        local_B_33_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_34_ce0 = 1'b1;
    end else begin
        local_B_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_34_ce1 = 1'b1;
    end else begin
        local_B_34_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_35_ce0 = 1'b1;
    end else begin
        local_B_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_35_ce1 = 1'b1;
    end else begin
        local_B_35_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_36_ce0 = 1'b1;
    end else begin
        local_B_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_36_ce1 = 1'b1;
    end else begin
        local_B_36_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_37_ce0 = 1'b1;
    end else begin
        local_B_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_37_ce1 = 1'b1;
    end else begin
        local_B_37_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_38_ce0 = 1'b1;
    end else begin
        local_B_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_38_ce1 = 1'b1;
    end else begin
        local_B_38_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_39_ce0 = 1'b1;
    end else begin
        local_B_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_39_ce1 = 1'b1;
    end else begin
        local_B_39_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_3_ce0 = 1'b1;
    end else begin
        local_B_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_3_ce1 = 1'b1;
    end else begin
        local_B_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_40_ce0 = 1'b1;
    end else begin
        local_B_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_40_ce1 = 1'b1;
    end else begin
        local_B_40_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_41_ce0 = 1'b1;
    end else begin
        local_B_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_41_ce1 = 1'b1;
    end else begin
        local_B_41_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_42_ce0 = 1'b1;
    end else begin
        local_B_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_42_ce1 = 1'b1;
    end else begin
        local_B_42_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_43_ce0 = 1'b1;
    end else begin
        local_B_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_43_ce1 = 1'b1;
    end else begin
        local_B_43_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_44_ce0 = 1'b1;
    end else begin
        local_B_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_44_ce1 = 1'b1;
    end else begin
        local_B_44_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_45_ce0 = 1'b1;
    end else begin
        local_B_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_45_ce1 = 1'b1;
    end else begin
        local_B_45_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_46_ce0 = 1'b1;
    end else begin
        local_B_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_46_ce1 = 1'b1;
    end else begin
        local_B_46_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_47_ce0 = 1'b1;
    end else begin
        local_B_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_47_ce1 = 1'b1;
    end else begin
        local_B_47_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_48_ce0 = 1'b1;
    end else begin
        local_B_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_48_ce1 = 1'b1;
    end else begin
        local_B_48_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_49_ce0 = 1'b1;
    end else begin
        local_B_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_49_ce1 = 1'b1;
    end else begin
        local_B_49_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_4_ce0 = 1'b1;
    end else begin
        local_B_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_4_ce1 = 1'b1;
    end else begin
        local_B_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_50_ce0 = 1'b1;
    end else begin
        local_B_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_50_ce1 = 1'b1;
    end else begin
        local_B_50_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_51_ce0 = 1'b1;
    end else begin
        local_B_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_51_ce1 = 1'b1;
    end else begin
        local_B_51_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_52_ce0 = 1'b1;
    end else begin
        local_B_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_52_ce1 = 1'b1;
    end else begin
        local_B_52_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_53_ce0 = 1'b1;
    end else begin
        local_B_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_53_ce1 = 1'b1;
    end else begin
        local_B_53_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_54_ce0 = 1'b1;
    end else begin
        local_B_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_54_ce1 = 1'b1;
    end else begin
        local_B_54_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_55_ce0 = 1'b1;
    end else begin
        local_B_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_55_ce1 = 1'b1;
    end else begin
        local_B_55_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_56_ce0 = 1'b1;
    end else begin
        local_B_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_56_ce1 = 1'b1;
    end else begin
        local_B_56_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_57_ce0 = 1'b1;
    end else begin
        local_B_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_57_ce1 = 1'b1;
    end else begin
        local_B_57_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_58_ce0 = 1'b1;
    end else begin
        local_B_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_58_ce1 = 1'b1;
    end else begin
        local_B_58_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_59_ce0 = 1'b1;
    end else begin
        local_B_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_59_ce1 = 1'b1;
    end else begin
        local_B_59_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_5_ce0 = 1'b1;
    end else begin
        local_B_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_5_ce1 = 1'b1;
    end else begin
        local_B_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_60_ce0 = 1'b1;
    end else begin
        local_B_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_60_ce1 = 1'b1;
    end else begin
        local_B_60_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_61_ce0 = 1'b1;
    end else begin
        local_B_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_61_ce1 = 1'b1;
    end else begin
        local_B_61_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_62_ce0 = 1'b1;
    end else begin
        local_B_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_62_ce1 = 1'b1;
    end else begin
        local_B_62_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_63_ce0 = 1'b1;
    end else begin
        local_B_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_63_ce1 = 1'b1;
    end else begin
        local_B_63_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_6_ce0 = 1'b1;
    end else begin
        local_B_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_6_ce1 = 1'b1;
    end else begin
        local_B_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_7_ce0 = 1'b1;
    end else begin
        local_B_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_7_ce1 = 1'b1;
    end else begin
        local_B_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_8_ce0 = 1'b1;
    end else begin
        local_B_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_8_ce1 = 1'b1;
    end else begin
        local_B_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_9_ce0 = 1'b1;
    end else begin
        local_B_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_9_ce1 = 1'b1;
    end else begin
        local_B_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_ce0 = 1'b1;
    end else begin
        local_B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_B_ce1 = 1'b1;
    end else begin
        local_B_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_val_V_fu_2066_p1 = fifo_A_s_dout[31:0];

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter7 == 1'b1) & (((fifo_aBvec_3_full_n == 1'b0) & (is_success_reg_3105_pp0_iter6_reg == 1'd1)) | ((fifo_aBvec_2_full_n == 1'b0) & (is_success_reg_3105_pp0_iter6_reg == 1'd1)) | ((fifo_aBvec_1_full_n == 1'b0) & (is_success_reg_3105_pp0_iter6_reg == 1'd1)) | ((is_success_reg_3105_pp0_iter6_reg == 1'd1) & (fifo_aBvec_0_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter7 == 1'b1) & (((fifo_aBvec_3_full_n == 1'b0) & (is_success_reg_3105_pp0_iter6_reg == 1'd1)) | ((fifo_aBvec_2_full_n == 1'b0) & (is_success_reg_3105_pp0_iter6_reg == 1'd1)) | ((fifo_aBvec_1_full_n == 1'b0) & (is_success_reg_3105_pp0_iter6_reg == 1'd1)) | ((is_success_reg_3105_pp0_iter6_reg == 1'd1) & (fifo_aBvec_0_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter7 == 1'b1) & (((fifo_aBvec_3_full_n == 1'b0) & (is_success_reg_3105_pp0_iter6_reg == 1'd1)) | ((fifo_aBvec_2_full_n == 1'b0) & (is_success_reg_3105_pp0_iter6_reg == 1'd1)) | ((fifo_aBvec_1_full_n == 1'b0) & (is_success_reg_3105_pp0_iter6_reg == 1'd1)) | ((is_success_reg_3105_pp0_iter6_reg == 1'd1) & (fifo_aBvec_0_full_n == 1'b0))));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp0_stage0_iter7 = (((fifo_aBvec_3_full_n == 1'b0) & (is_success_reg_3105_pp0_iter6_reg == 1'd1)) | ((fifo_aBvec_2_full_n == 1'b0) & (is_success_reg_3105_pp0_iter6_reg == 1'd1)) | ((fifo_aBvec_1_full_n == 1'b0) & (is_success_reg_3105_pp0_iter6_reg == 1'd1)) | ((is_success_reg_3105_pp0_iter6_reg == 1'd1) & (fifo_aBvec_0_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_2402 = ((icmp_ln311_fu_2042_p2 == 1'd1) & (is_success_fu_2048_p1 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln127_10_fu_2899_p1 = mul_i_1_2_reg_4130;

assign bitcast_ln127_11_fu_2902_p1 = mul_i_1_3_reg_4135;

assign bitcast_ln127_12_fu_2905_p1 = mul_i_1_4_reg_4140;

assign bitcast_ln127_13_fu_2908_p1 = mul_i_1_5_reg_4145;

assign bitcast_ln127_14_fu_2911_p1 = mul_i_1_6_reg_4150;

assign bitcast_ln127_15_fu_2914_p1 = mul_i_1_7_reg_4155;

assign bitcast_ln127_16_fu_2972_p1 = mul_i_2_reg_4160;

assign bitcast_ln127_17_fu_2975_p1 = mul_i_2_1_reg_4165;

assign bitcast_ln127_18_fu_2978_p1 = mul_i_2_2_reg_4170;

assign bitcast_ln127_19_fu_2981_p1 = mul_i_2_3_reg_4175;

assign bitcast_ln127_1_fu_2848_p1 = mul_i_s_reg_4085;

assign bitcast_ln127_20_fu_2984_p1 = mul_i_2_4_reg_4180;

assign bitcast_ln127_21_fu_2987_p1 = mul_i_2_5_reg_4185;

assign bitcast_ln127_22_fu_2990_p1 = mul_i_2_6_reg_4190;

assign bitcast_ln127_23_fu_2993_p1 = mul_i_2_7_reg_4195;

assign bitcast_ln127_24_fu_3033_p1 = mul_i_3_reg_4200;

assign bitcast_ln127_25_fu_3036_p1 = mul_i_3_1_reg_4205;

assign bitcast_ln127_26_fu_3039_p1 = mul_i_3_2_reg_4210;

assign bitcast_ln127_27_fu_3042_p1 = mul_i_3_3_reg_4215;

assign bitcast_ln127_28_fu_3045_p1 = mul_i_3_4_reg_4220;

assign bitcast_ln127_29_fu_3048_p1 = mul_i_3_5_reg_4225;

assign bitcast_ln127_2_fu_2851_p1 = mul_i_8_reg_4090;

assign bitcast_ln127_30_fu_3051_p1 = mul_i_3_6_reg_4230;

assign bitcast_ln127_31_fu_3054_p1 = mul_i_3_7_reg_4235;

assign bitcast_ln127_3_fu_2854_p1 = mul_i_9_reg_4095;

assign bitcast_ln127_4_fu_2857_p1 = mul_i_4_reg_4100;

assign bitcast_ln127_5_fu_2860_p1 = mul_i_5_reg_4105;

assign bitcast_ln127_6_fu_2863_p1 = mul_i_6_reg_4110;

assign bitcast_ln127_7_fu_2866_p1 = mul_i_7_reg_4115;

assign bitcast_ln127_8_fu_2893_p1 = mul_i_1_reg_4120;

assign bitcast_ln127_9_fu_2896_p1 = mul_i_1_1_reg_4125;

assign bitcast_ln127_fu_2845_p1 = mul_i_reg_4080;

assign empty_127_fu_2812_p1 = a_val_V_1_reg_3141_pp0_iter2_reg;

assign empty_128_fu_2823_p1 = a_val_V_2_reg_3173_pp0_iter2_reg;

assign empty_129_fu_2834_p1 = a_val_V_3_reg_3205_pp0_iter2_reg;

assign empty_fu_2801_p1 = a_val_V_reg_3114_pp0_iter2_reg;

assign fifo_A_s_read_nbread_fu_272_p2_0 = fifo_A_s_empty_n;

assign fifo_aBvec_0_din = {{{{{{{{{{{{{{{{{{1'd0}, {bitcast_ln127_7_fu_2866_p1}}}, {bitcast_ln127_6_fu_2863_p1}}}, {bitcast_ln127_5_fu_2860_p1}}}, {bitcast_ln127_4_fu_2857_p1}}}, {bitcast_ln127_3_fu_2854_p1}}}, {bitcast_ln127_2_fu_2851_p1}}}, {bitcast_ln127_1_fu_2848_p1}}}, {bitcast_ln127_fu_2845_p1}}}, {a_row_V_reg_3109_pp0_iter6_reg}};

assign fifo_aBvec_1_din = {{{{{{1'd0}, {select_ln779_fu_2953_p3}}}, {bitcast_ln127_8_fu_2893_p1}}}, {a_row_V_1_reg_3136_pp0_iter6_reg}};

assign fifo_aBvec_2_din = {{{{{{1'd0}, {select_ln779_1_fu_3014_p3}}}, {bitcast_ln127_16_fu_2972_p1}}}, {a_row_V_2_reg_3168_pp0_iter6_reg}};

assign fifo_aBvec_3_din = {{{{{{1'd0}, {select_ln779_2_fu_3075_p3}}}, {bitcast_ln127_24_fu_3033_p1}}}, {a_row_V_3_reg_3200_pp0_iter6_reg}};

assign icmp_ln311_fu_2042_p2 = (($signed(ap_sig_allocacmp_j_3) < $signed(end_32)) ? 1'b1 : 1'b0);

assign is_success_fu_2048_p1 = fifo_A_s_read_nbread_fu_272_p2_0;

assign j_4_fu_2234_p2 = (ap_sig_allocacmp_j_3 + 32'd1);

assign local_B_10_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_10_address1 = zext_ln127_fu_2245_p1;

assign local_B_11_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_11_address1 = zext_ln127_fu_2245_p1;

assign local_B_12_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_12_address1 = zext_ln127_fu_2245_p1;

assign local_B_13_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_13_address1 = zext_ln127_fu_2245_p1;

assign local_B_14_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_14_address1 = zext_ln127_fu_2245_p1;

assign local_B_15_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_15_address1 = zext_ln127_fu_2245_p1;

assign local_B_16_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_16_address1 = zext_ln127_fu_2245_p1;

assign local_B_17_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_17_address1 = zext_ln127_fu_2245_p1;

assign local_B_18_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_18_address1 = zext_ln127_fu_2245_p1;

assign local_B_19_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_19_address1 = zext_ln127_fu_2245_p1;

assign local_B_1_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_1_address1 = zext_ln127_fu_2245_p1;

assign local_B_20_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_20_address1 = zext_ln127_fu_2245_p1;

assign local_B_21_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_21_address1 = zext_ln127_fu_2245_p1;

assign local_B_22_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_22_address1 = zext_ln127_fu_2245_p1;

assign local_B_23_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_23_address1 = zext_ln127_fu_2245_p1;

assign local_B_24_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_24_address1 = zext_ln127_fu_2245_p1;

assign local_B_25_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_25_address1 = zext_ln127_fu_2245_p1;

assign local_B_26_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_26_address1 = zext_ln127_fu_2245_p1;

assign local_B_27_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_27_address1 = zext_ln127_fu_2245_p1;

assign local_B_28_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_28_address1 = zext_ln127_fu_2245_p1;

assign local_B_29_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_29_address1 = zext_ln127_fu_2245_p1;

assign local_B_2_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_2_address1 = zext_ln127_fu_2245_p1;

assign local_B_30_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_30_address1 = zext_ln127_fu_2245_p1;

assign local_B_31_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_31_address1 = zext_ln127_fu_2245_p1;

assign local_B_32_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_32_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_33_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_33_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_34_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_34_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_35_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_35_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_36_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_36_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_37_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_37_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_38_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_38_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_39_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_39_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_3_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_3_address1 = zext_ln127_fu_2245_p1;

assign local_B_40_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_40_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_41_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_41_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_42_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_42_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_43_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_43_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_44_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_44_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_45_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_45_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_46_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_46_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_47_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_47_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_48_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_48_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_49_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_49_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_4_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_4_address1 = zext_ln127_fu_2245_p1;

assign local_B_50_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_50_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_51_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_51_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_52_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_52_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_53_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_53_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_54_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_54_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_55_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_55_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_56_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_56_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_57_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_57_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_58_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_58_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_59_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_59_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_5_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_5_address1 = zext_ln127_fu_2245_p1;

assign local_B_60_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_60_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_61_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_61_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_62_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_62_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_63_address0 = zext_ln127_3_fu_2350_p1;

assign local_B_63_address1 = zext_ln127_2_fu_2315_p1;

assign local_B_6_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_6_address1 = zext_ln127_fu_2245_p1;

assign local_B_7_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_7_address1 = zext_ln127_fu_2245_p1;

assign local_B_8_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_8_address1 = zext_ln127_fu_2245_p1;

assign local_B_9_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_9_address1 = zext_ln127_fu_2245_p1;

assign local_B_address0 = zext_ln127_1_fu_2280_p1;

assign local_B_address1 = zext_ln127_fu_2245_p1;

assign select_ln779_1_fu_3014_p3 = ((p_Result_1_reg_3178_pp0_iter6_reg[0:0] == 1'b1) ? select_ln779_fu_2953_p3 : tmp_3_fu_2996_p8);

assign select_ln779_2_fu_3075_p3 = ((p_Result_2_reg_3210_pp0_iter6_reg[0:0] == 1'b1) ? select_ln779_1_fu_3014_p3 : tmp_89_fu_3057_p8);

assign select_ln779_fu_2953_p3 = ((p_Result_s_reg_3146_pp0_iter6_reg[0:0] == 1'b1) ? tmp_fu_2917_p8 : tmp_1_fu_2935_p8);

assign tmp_1_fu_2935_p8 = {{{{{{{bitcast_ln127_15_fu_2914_p1}, {bitcast_ln127_14_fu_2911_p1}}, {bitcast_ln127_13_fu_2908_p1}}, {bitcast_ln127_12_fu_2905_p1}}, {bitcast_ln127_11_fu_2902_p1}}, {bitcast_ln127_10_fu_2899_p1}}, {bitcast_ln127_9_fu_2896_p1}};

assign tmp_3_fu_2996_p8 = {{{{{{{bitcast_ln127_23_fu_2993_p1}, {bitcast_ln127_22_fu_2990_p1}}, {bitcast_ln127_21_fu_2987_p1}}, {bitcast_ln127_20_fu_2984_p1}}, {bitcast_ln127_19_fu_2981_p1}}, {bitcast_ln127_18_fu_2978_p1}}, {bitcast_ln127_17_fu_2975_p1}};

assign tmp_89_fu_3057_p8 = {{{{{{{bitcast_ln127_31_fu_3054_p1}, {bitcast_ln127_30_fu_3051_p1}}, {bitcast_ln127_29_fu_3048_p1}}, {bitcast_ln127_28_fu_3045_p1}}, {bitcast_ln127_27_fu_3042_p1}}, {bitcast_ln127_26_fu_3039_p1}}, {bitcast_ln127_25_fu_3036_p1}};

assign tmp_fu_2917_p8 = {{{{{{{bitcast_ln127_7_fu_2866_p1}, {bitcast_ln127_6_fu_2863_p1}}, {bitcast_ln127_5_fu_2860_p1}}, {bitcast_ln127_4_fu_2857_p1}}, {bitcast_ln127_3_fu_2854_p1}}, {bitcast_ln127_2_fu_2851_p1}}, {bitcast_ln127_1_fu_2848_p1}};

assign zext_ln127_1_fu_2280_p1 = lshr_ln127_1_reg_3151;

assign zext_ln127_2_fu_2315_p1 = lshr_ln127_2_reg_3183;

assign zext_ln127_3_fu_2350_p1 = lshr_ln127_3_reg_3215;

assign zext_ln127_fu_2245_p1 = lshr_ln1_reg_3119;

endmodule //PEG_Bmtx_PEG_Bmtx_Pipeline_computation
