# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:06 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins_valid[0] ins_valid[1] ins_valid[2] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] outs[0] outs[1] outs[2] \
 outs[3] outs[4] outs[5] outs[6] outs[7] outs[8] outs_valid index[0] \
 index[1] index_valid

.latch       n102 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n107 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n112 control.tehb.dataReg[0]  0
.latch       n117 control.tehb.dataReg[1]  0
.latch       n122 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n67
01 1
.names control.tehb.control.fullReg new_n67 ins_ready[1]
01 1
.names ins_valid[0] new_n67 new_n69
00 1
.names ins_valid[2] new_n69 new_n70
11 1
.names control.tehb.control.fullReg new_n70 ins_ready[2]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n72
11 1
.names ins_ready[2] new_n72 index[1]
00 0
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n74
11 1
.names ins_ready[1] new_n74 index[0]
00 0
.names ins[9] index[0] new_n76
11 1
.names ins[0] index[0] new_n77
10 1
.names new_n76 new_n77 new_n78
00 1
.names index[1] new_n78 new_n79
00 1
.names index[1] index[0] new_n80
10 1
.names ins[18] new_n80 new_n81
11 1
.names new_n79 new_n81 outs[0]
00 0
.names ins[10] index[0] new_n83
11 1
.names ins[1] index[0] new_n84
10 1
.names new_n83 new_n84 new_n85
00 1
.names index[1] new_n85 new_n86
00 1
.names ins[19] new_n80 new_n87
11 1
.names new_n86 new_n87 outs[1]
00 0
.names ins[11] index[0] new_n89
11 1
.names ins[2] index[0] new_n90
10 1
.names new_n89 new_n90 new_n91
00 1
.names index[1] new_n91 new_n92
00 1
.names ins[20] new_n80 new_n93
11 1
.names new_n92 new_n93 outs[2]
00 0
.names ins[12] index[0] new_n95
11 1
.names ins[3] index[0] new_n96
10 1
.names new_n95 new_n96 new_n97
00 1
.names index[1] new_n97 new_n98
00 1
.names ins[21] new_n80 new_n99
11 1
.names new_n98 new_n99 outs[3]
00 0
.names ins[13] index[0] new_n101
11 1
.names ins[4] index[0] new_n102_1
10 1
.names new_n101 new_n102_1 new_n103
00 1
.names index[1] new_n103 new_n104
00 1
.names ins[22] new_n80 new_n105
11 1
.names new_n104 new_n105 outs[4]
00 0
.names ins[14] index[0] new_n107_1
11 1
.names ins[5] index[0] new_n108
10 1
.names new_n107_1 new_n108 new_n109
00 1
.names index[1] new_n109 new_n110
00 1
.names ins[23] new_n80 new_n111
11 1
.names new_n110 new_n111 outs[5]
00 0
.names ins[15] index[0] new_n113
11 1
.names ins[6] index[0] new_n114
10 1
.names new_n113 new_n114 new_n115
00 1
.names index[1] new_n115 new_n116
00 1
.names ins[24] new_n80 new_n117_1
11 1
.names new_n116 new_n117_1 outs[6]
00 0
.names ins[16] index[0] new_n119
11 1
.names ins[7] index[0] new_n120
10 1
.names new_n119 new_n120 new_n121
00 1
.names index[1] new_n121 new_n122_1
00 1
.names ins[25] new_n80 new_n123
11 1
.names new_n122_1 new_n123 outs[7]
00 0
.names ins[17] index[0] new_n125
11 1
.names ins[8] index[0] new_n126
10 1
.names new_n125 new_n126 new_n127
00 1
.names index[1] new_n127 new_n128
00 1
.names ins[26] new_n80 new_n129
11 1
.names new_n128 new_n129 outs[8]
00 0
.names new_n69 new_n70 new_n131
00 1
.names new_n70 new_n131 new_n132
00 1
.names control.tehb.control.fullReg new_n132 new_n133
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n133 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n133 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n136
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n137
01 1
.names new_n136 new_n137 new_n138
00 1
.names rst new_n138 new_n139
00 1
.names new_n133 new_n139 n122
01 1
.names new_n136 n122 n102
01 0
.names new_n137 n122 n107
01 0
.names control.tehb.control.fullReg new_n138 new_n143
00 1
.names new_n132 new_n143 new_n144
01 1
.names control.tehb.dataReg[0] new_n144 new_n145
10 1
.names new_n67 new_n144 new_n146
11 1
.names new_n145 new_n146 new_n147
00 1
.names rst new_n147 n112
00 1
.names control.tehb.dataReg[1] new_n144 new_n149
10 1
.names new_n70 new_n144 new_n150
11 1
.names new_n149 new_n150 new_n151
00 1
.names rst new_n151 n117
00 1
.end
