library ieee;
use ieee.std_logic_1164.all;

entity fullheader is
	port ( a,b,cin : in std_logic;
			s, cout : out std_logic);
end fullheader;

architecture behavioral of fullheader is
begin
	s <= (a xor b)