--------------- Build Started: 07/24/2021 21:56:42 Project: ADC_Test, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\xhuli\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\xhuli\OneDrive\Documents\PSoC Creator\Stavrinopoulos_Tatazi_Eski_SEES_Project_August\Stavrinopoulos_Tatazi_Eski_SEES_Project\Heart_Rate\heart_rate.cydsn\ADC_Test.cydsn\ADC_Test.cyprj" -d CYBLE-416045-02 -s "C:\Users\xhuli\OneDrive\Documents\PSoC Creator\Stavrinopoulos_Tatazi_Eski_SEES_Project_August\Stavrinopoulos_Tatazi_Eski_SEES_Project\Heart_Rate\heart_rate.cydsn\ADC_Test.cydsn\Generated_Source\PSoC6" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Warning: pft.M0127: When a BLE component is configured for DeepSleep, either the WCO or the PILO must be enabled and selected as the source of LFCLK. (App=cydsfit)
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: \UART:rx(0)\, \UART:tx(0)\, AMP(0)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SCB[6].uart_cts. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SCB[6].spi_select[0]. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SCB[8].spi_select[0]. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SCB[6].uart_rts. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SCB[6].spi_clk. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SCB[8].spi_clk. (App=cydsfit)
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
ERROR: Failed while attempting to update project 'ADC_Test': Unable to copy file to: 'C:\Users\xhuli\OneDrive\Documents\PSoC Creator\Stavrinopoulos_Tatazi_Eski_SEES_Project_August\Stavrinopoulos_Tatazi_Eski_SEES_Project\Heart_Rate\heart_rate.cydsn\ADC_Test.cydsn\Generated_Source\PSoC6\.\pdl\middleware\ble\lib\cy_ble_stack_gcc_controller_ipc_cm0p.a'. The specified path, file name, or both are too long. The fully qualified file name must be less than 260 characters, and the directory name must be less than 248 characters.
--------------- Build Failed: 07/24/2021 21:57:17 ---------------
