TimeQuest Timing Analyzer report for DDR2_control
Wed Feb 28 23:47:01 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 25. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 26. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 27. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 35. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 36. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 37. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; DDR2_control                                            ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE22F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.2%      ;
;     Processor 3            ;   7.5%      ;
;     Processor 4            ;   7.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------+
; SDC File List                                                       ;
+---------------------------------+--------+--------------------------+
; SDC File Path                   ; Status ; Read at                  ;
+---------------------------------+--------+--------------------------+
; ddr2_controller_example_top.sdc ; OK     ; Wed Feb 28 23:46:58 2018 ;
+---------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 112.31 MHz ; 112.31 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 45.548 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.453 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 97.218 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.336 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.626 ; 0.000              ;
+---------------------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.017      ; 4.490      ;
; 45.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.014      ; 4.280      ;
; 45.770 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.001     ; 4.250      ;
; 45.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.017      ; 4.182      ;
; 45.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.014      ; 4.144      ;
; 46.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.014      ; 3.932      ;
; 46.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.018      ; 3.556      ;
; 46.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.015      ; 3.369      ;
; 46.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.017      ; 3.361      ;
; 46.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.018      ; 3.289      ;
; 46.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.020      ; 3.287      ;
; 46.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.016      ; 3.250      ;
; 46.905 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.015      ; 3.131      ;
; 47.145 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.017      ; 2.893      ;
; 47.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.015      ; 2.842      ;
; 47.215 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.014      ; 2.820      ;
; 47.297 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.015      ; 2.739      ;
; 47.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.017      ; 2.561      ;
; 47.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.017      ; 2.396      ;
; 48.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.015      ; 2.034      ;
; 93.198 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_we_reg                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[63]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.410     ; 6.413      ;
; 93.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[53]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.357      ;
; 93.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[54]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.357      ;
; 93.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[55]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.357      ;
; 93.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[56]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.357      ;
; 93.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[62]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.357      ;
; 93.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[61]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.357      ;
; 93.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[60]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.357      ;
; 93.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[59]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.357      ;
; 93.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[58]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.357      ;
; 93.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[57]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.357      ;
; 93.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[52]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.357      ;
; 93.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[51]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.357      ;
; 93.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[49]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.357      ;
; 93.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[48]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.357      ;
; 93.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.357      ;
; 93.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.357      ;
; 93.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.357      ;
; 93.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.357      ;
; 93.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.357      ;
; 93.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.357      ;
; 93.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.357      ;
; 93.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.357      ;
; 93.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.357      ;
; 93.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.357      ;
; 93.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.357      ;
; 93.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.357      ;
; 93.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.357      ;
; 93.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.357      ;
; 93.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.357      ;
; 93.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.357      ;
; 93.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.357      ;
; 93.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.316      ;
; 93.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.316      ;
; 93.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[32]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.316      ;
; 93.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.316      ;
; 93.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.316      ;
; 93.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.316      ;
; 93.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.316      ;
; 93.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.316      ;
; 93.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.316      ;
; 93.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.316      ;
; 93.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.316      ;
; 93.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.316      ;
; 93.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.316      ;
; 93.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.316      ;
; 93.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.316      ;
; 93.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.316      ;
; 93.799 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                            ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.397     ; 5.825      ;
; 93.883 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[42]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.033      ;
; 93.884 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[42]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.032      ;
; 93.887 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[43]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.029      ;
; 93.888 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[43]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.028      ;
; 93.927 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.991      ;
; 93.928 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.990      ;
; 93.931 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[42]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.985      ;
; 93.932 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[34]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.984      ;
; 93.933 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[45]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.983      ;
; 93.933 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[34]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.983      ;
; 93.934 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[46]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.982      ;
; 93.934 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[45]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.982      ;
; 93.935 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[43]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.981      ;
; 93.935 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[46]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.981      ;
; 93.936 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.982      ;
; 93.937 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[56]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.980      ;
; 93.937 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.981      ;
; 93.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[35]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.983      ;
; 93.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[36]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.983      ;
; 93.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[50]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.983      ;
; 93.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[47]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.983      ;
; 93.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[46]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.983      ;
; 93.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[45]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.983      ;
; 93.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[44]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.983      ;
; 93.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[43]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.983      ;
; 93.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[42]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.983      ;
; 93.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[41]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.983      ;
; 93.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[40]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.983      ;
; 93.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[39]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.983      ;
; 93.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[38]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.983      ;
; 93.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[37]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.983      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                            ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.777      ;
; 0.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.784      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.785      ;
; 0.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.787      ;
; 0.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.790      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.506 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.164      ;
; 0.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.166      ;
; 0.509 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[45]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.166      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                        ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[62]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.169      ;
; 0.512 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.170      ;
; 0.513 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.171      ;
; 0.513 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[32]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.171      ;
; 0.515 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.173      ;
; 0.516 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.174      ;
; 0.516 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[43]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.173      ;
; 0.517 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.175      ;
; 0.517 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[46]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.174      ;
; 0.518 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.176      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.811      ;
; 0.520 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.178      ;
; 0.521 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.179      ;
; 0.521 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[39]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.178      ;
; 0.521 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[40]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.178      ;
; 0.523 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.181      ;
; 0.523 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.181      ;
; 0.523 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.405      ; 1.182      ;
; 0.524 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.182      ;
; 0.525 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[47]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.182      ;
; 0.525 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[52]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[51]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.818      ;
; 0.525 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[53]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[52]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[49]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[48]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[60]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[59]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[62]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[61]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[35]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[34]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[47]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[46]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[56]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[55]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[36]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[35]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[46]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[45]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[61]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[60]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.529 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.822      ;
; 0.529 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[36]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.186      ;
; 0.529 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[59]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.187      ;
; 0.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.533 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[58]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.191      ;
; 0.534 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.192      ;
; 0.534 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[42]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.191      ;
; 0.534 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[55]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.192      ;
; 0.535 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.193      ;
; 0.536 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[61]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.194      ;
; 0.537 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.195      ;
; 0.537 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[54]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.195      ;
; 0.538 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[60]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.196      ;
; 0.539 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[44]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.196      ;
; 0.541 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.199      ;
; 0.541 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.199      ;
; 0.542 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.200      ;
; 0.542 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.200      ;
; 0.542 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[56]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.200      ;
; 0.545 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.203      ;
; 0.546 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[48]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.402      ; 1.202      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.723      ;
; 97.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.723      ;
; 97.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.723      ;
; 97.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.723      ;
; 97.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.723      ;
; 97.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.723      ;
; 97.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.723      ;
; 97.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.384      ;
; 97.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.384      ;
; 97.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.384      ;
; 97.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.384      ;
; 97.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.377      ;
; 97.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.377      ;
; 97.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.377      ;
; 97.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.377      ;
; 97.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.377      ;
; 97.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.377      ;
; 97.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.377      ;
; 97.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.371      ;
; 97.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.371      ;
; 97.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.371      ;
; 97.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.190      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.192      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.192      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.192      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.192      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.192      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.192      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.192      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.192      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.192      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.192      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.192      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.192      ;
; 97.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.178      ;
; 97.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.178      ;
; 97.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.110      ;
; 97.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.110      ;
; 97.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.110      ;
; 97.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.110      ;
; 97.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.110      ;
; 97.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.110      ;
; 97.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.110      ;
; 97.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.110      ;
; 97.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.039      ;
; 97.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.039      ;
; 97.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.039      ;
; 97.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.039      ;
; 97.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.039      ;
; 97.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.039      ;
; 97.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.039      ;
; 97.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.039      ;
; 97.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.963      ;
; 97.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.963      ;
; 97.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.963      ;
; 97.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.943      ;
; 97.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.943      ;
; 97.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.943      ;
; 97.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.943      ;
; 97.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.943      ;
; 97.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.943      ;
; 97.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.943      ;
; 98.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.755      ;
; 98.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.755      ;
; 98.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.755      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.630      ;
; 1.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.630      ;
; 1.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.630      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.857      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.857      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.857      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.857      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.857      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.857      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.857      ;
; 1.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.879      ;
; 1.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.879      ;
; 1.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.879      ;
; 1.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.936      ;
; 1.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.936      ;
; 1.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.936      ;
; 1.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.936      ;
; 1.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.936      ;
; 1.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.936      ;
; 1.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.936      ;
; 1.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.936      ;
; 1.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.012      ;
; 1.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.012      ;
; 1.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.012      ;
; 1.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.012      ;
; 1.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.012      ;
; 1.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.012      ;
; 1.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.012      ;
; 1.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.012      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.041      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.041      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.041      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.041      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.041      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.041      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.041      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.041      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.041      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.041      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.041      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.041      ;
; 1.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.059      ;
; 1.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.070      ;
; 1.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.070      ;
; 1.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.251      ;
; 1.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.251      ;
; 1.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.251      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.253      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.253      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.253      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.253      ;
; 1.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.254      ;
; 1.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.254      ;
; 1.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.254      ;
; 1.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.254      ;
; 1.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.254      ;
; 1.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.254      ;
; 1.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.254      ;
; 2.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.553      ;
; 2.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.553      ;
; 2.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.553      ;
; 2.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.553      ;
; 2.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.553      ;
; 2.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.553      ;
; 2.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.553      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 5 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 343.300 ns




+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 125.72 MHz ; 125.72 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 46.023 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.402 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 97.410 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.241 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.483 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 4.150      ;
; 46.078 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 4.078      ;
; 46.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 3.990      ;
; 46.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 3.970      ;
; 46.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 3.838      ;
; 46.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 3.751      ;
; 46.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 3.385      ;
; 47.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 3.155      ;
; 47.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 3.147      ;
; 47.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 3.150      ;
; 47.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 3.129      ;
; 47.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 3.090      ;
; 47.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.945      ;
; 47.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 2.761      ;
; 47.468 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.701      ;
; 47.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.653      ;
; 47.577 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.594      ;
; 47.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 2.417      ;
; 47.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 2.251      ;
; 48.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 1.908      ;
; 93.650 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_we_reg                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[63]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.359     ; 6.013      ;
; 93.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.080      ;
; 93.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.080      ;
; 93.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.080      ;
; 93.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.080      ;
; 93.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.080      ;
; 93.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.080      ;
; 93.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.080      ;
; 93.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.080      ;
; 93.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.080      ;
; 93.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.080      ;
; 93.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.080      ;
; 93.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.080      ;
; 93.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.080      ;
; 93.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.080      ;
; 93.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.080      ;
; 93.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.080      ;
; 93.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[53]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.076      ;
; 93.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[54]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.076      ;
; 93.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[55]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.076      ;
; 93.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[56]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.076      ;
; 93.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[62]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.076      ;
; 93.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[61]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.076      ;
; 93.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[60]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.076      ;
; 93.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[59]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.076      ;
; 93.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[58]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.076      ;
; 93.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[57]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.076      ;
; 93.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[52]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.076      ;
; 93.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[51]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.076      ;
; 93.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[49]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.076      ;
; 93.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[48]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.076      ;
; 93.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.076      ;
; 93.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.037      ;
; 93.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.037      ;
; 93.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[32]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.037      ;
; 93.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.037      ;
; 93.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.037      ;
; 93.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.037      ;
; 93.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.037      ;
; 93.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.037      ;
; 93.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.037      ;
; 93.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.037      ;
; 93.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.037      ;
; 93.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.037      ;
; 93.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.037      ;
; 93.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.037      ;
; 93.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.037      ;
; 93.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.037      ;
; 94.193 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[42]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.735      ;
; 94.195 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[42]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.733      ;
; 94.196 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[43]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.732      ;
; 94.198 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[43]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.730      ;
; 94.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[35]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.722      ;
; 94.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[36]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.722      ;
; 94.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[50]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.722      ;
; 94.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[47]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.722      ;
; 94.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[46]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.722      ;
; 94.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[45]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.722      ;
; 94.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[44]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.722      ;
; 94.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[43]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.722      ;
; 94.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[42]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.722      ;
; 94.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[41]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.722      ;
; 94.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[40]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.722      ;
; 94.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[39]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.722      ;
; 94.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[38]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.722      ;
; 94.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[37]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.722      ;
; 94.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[34]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.722      ;
; 94.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[33]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.722      ;
; 94.222 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.709      ;
; 94.224 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.707      ;
; 94.225 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[56]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.705      ;
; 94.227 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[56]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.703      ;
; 94.229 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[62]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.701      ;
; 94.231 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.700      ;
; 94.231 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[62]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.699      ;
; 94.233 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[58]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.697      ;
; 94.233 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[45]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.695      ;
; 94.233 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[34]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.695      ;
; 94.233 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.698      ;
; 94.233 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.698      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                            ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.715      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.722      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.724      ;
; 0.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.725      ;
; 0.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.729      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                        ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.064      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.747      ;
; 0.481 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[45]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.065      ;
; 0.484 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.068      ;
; 0.485 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.069      ;
; 0.487 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.071      ;
; 0.487 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[32]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.071      ;
; 0.487 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[62]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.070      ;
; 0.488 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.072      ;
; 0.488 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[43]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.072      ;
; 0.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.756      ;
; 0.490 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.074      ;
; 0.491 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.075      ;
; 0.491 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[52]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[51]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.758      ;
; 0.491 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[53]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[52]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.758      ;
; 0.492 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.355      ; 1.077      ;
; 0.492 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[35]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[34]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[40]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.076      ;
; 0.492 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[46]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.076      ;
; 0.492 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[47]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[46]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[49]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[48]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[60]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[59]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[62]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[61]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.077      ;
; 0.493 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[39]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.077      ;
; 0.493 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[36]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[35]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[46]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[45]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[56]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[55]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[61]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[60]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.761      ;
; 0.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.761      ;
; 0.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.761      ;
; 0.494 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.078      ;
; 0.494 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.078      ;
; 0.494 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.761      ;
; 0.495 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.079      ;
; 0.495 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.079      ;
; 0.498 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.082      ;
; 0.498 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[47]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.082      ;
; 0.499 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[36]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.083      ;
; 0.501 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[59]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.084      ;
; 0.504 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.088      ;
; 0.504 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[42]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.088      ;
; 0.504 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[58]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.087      ;
; 0.506 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.090      ;
; 0.506 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[55]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.089      ;
; 0.506 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[61]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.089      ;
; 0.508 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[44]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.092      ;
; 0.508 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[54]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.091      ;
; 0.509 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.093      ;
; 0.510 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[60]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.093      ;
; 0.511 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.095      ;
; 0.511 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.095      ;
; 0.512 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.096      ;
; 0.512 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.096      ;
; 0.512 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[48]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.094      ;
; 0.512 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[56]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.095      ;
; 0.515 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.099      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.541      ;
; 97.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.541      ;
; 97.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.541      ;
; 97.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.541      ;
; 97.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.541      ;
; 97.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.541      ;
; 97.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.541      ;
; 97.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.247      ;
; 97.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.247      ;
; 97.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.247      ;
; 97.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.247      ;
; 97.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.242      ;
; 97.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.242      ;
; 97.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.242      ;
; 97.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.242      ;
; 97.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.242      ;
; 97.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.242      ;
; 97.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.242      ;
; 97.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.231      ;
; 97.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.231      ;
; 97.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.231      ;
; 97.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.058      ;
; 97.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.058      ;
; 97.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.058      ;
; 97.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.058      ;
; 97.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.058      ;
; 97.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.058      ;
; 97.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.058      ;
; 97.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.058      ;
; 97.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.058      ;
; 97.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.058      ;
; 97.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.058      ;
; 97.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.058      ;
; 97.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.048      ;
; 97.936 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.017      ;
; 97.936 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.017      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.958      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.958      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.958      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.958      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.958      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.958      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.958      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.958      ;
; 98.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.910      ;
; 98.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.910      ;
; 98.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.910      ;
; 98.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.910      ;
; 98.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.910      ;
; 98.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.910      ;
; 98.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.910      ;
; 98.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.910      ;
; 98.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.842      ;
; 98.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.842      ;
; 98.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.842      ;
; 98.131 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.821      ;
; 98.131 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.821      ;
; 98.131 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.821      ;
; 98.131 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.821      ;
; 98.131 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.821      ;
; 98.131 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.821      ;
; 98.131 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.821      ;
; 98.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.584      ;
; 98.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.584      ;
; 98.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.584      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.509      ;
; 1.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.509      ;
; 1.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.509      ;
; 1.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.670      ;
; 1.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.670      ;
; 1.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.670      ;
; 1.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.670      ;
; 1.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.670      ;
; 1.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.670      ;
; 1.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.670      ;
; 1.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.691      ;
; 1.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.691      ;
; 1.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.691      ;
; 1.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.748      ;
; 1.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.748      ;
; 1.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.748      ;
; 1.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.748      ;
; 1.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.748      ;
; 1.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.748      ;
; 1.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.748      ;
; 1.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.748      ;
; 1.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.828      ;
; 1.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.828      ;
; 1.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.828      ;
; 1.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.828      ;
; 1.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.828      ;
; 1.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.828      ;
; 1.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.828      ;
; 1.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.828      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.833      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.833      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.833      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.833      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.833      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.833      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.833      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.833      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.833      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.833      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.833      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.833      ;
; 1.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.843      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.880      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.880      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.018      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.018      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.018      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.018      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.018      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.018      ;
; 1.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.018      ;
; 1.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.025      ;
; 1.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.025      ;
; 1.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.025      ;
; 1.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.026      ;
; 1.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.026      ;
; 1.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.026      ;
; 1.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.026      ;
; 2.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.294      ;
; 2.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.294      ;
; 2.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.294      ;
; 2.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.294      ;
; 2.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.294      ;
; 2.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.294      ;
; 2.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.294      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 5 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 343.864 ns




+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.314 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.186 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 98.758 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.565 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.522 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 1.902      ;
; 48.320 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 1.885      ;
; 48.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 1.883      ;
; 48.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 1.856      ;
; 48.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 1.756      ;
; 48.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 1.750      ;
; 48.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 1.577      ;
; 48.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 1.451      ;
; 48.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 1.448      ;
; 48.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 1.440      ;
; 48.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 1.424      ;
; 48.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 1.416      ;
; 48.923 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 1.295      ;
; 48.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 1.252      ;
; 48.998 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 1.218      ;
; 49.040 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 1.178      ;
; 49.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 1.148      ;
; 49.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 1.111      ;
; 49.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 1.070      ;
; 49.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 0.841      ;
; 97.119 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[42]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.839      ;
; 97.120 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[42]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.838      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.839      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.839      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.839      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.839      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.839      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.839      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.839      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.839      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.839      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.839      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.839      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.839      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.839      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.839      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.839      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.839      ;
; 97.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[53]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.836      ;
; 97.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[54]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.836      ;
; 97.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[55]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.836      ;
; 97.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[56]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.836      ;
; 97.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[62]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.836      ;
; 97.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[61]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.836      ;
; 97.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[60]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.836      ;
; 97.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[59]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.836      ;
; 97.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[58]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.836      ;
; 97.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[57]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.836      ;
; 97.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[52]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.836      ;
; 97.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[51]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.836      ;
; 97.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[49]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.836      ;
; 97.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[48]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.836      ;
; 97.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.836      ;
; 97.125 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[43]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.833      ;
; 97.126 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[34]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.832      ;
; 97.126 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[43]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.832      ;
; 97.127 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[45]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.831      ;
; 97.127 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[34]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.831      ;
; 97.128 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[45]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.830      ;
; 97.129 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[46]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.829      ;
; 97.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.833      ;
; 97.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.833      ;
; 97.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[32]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.833      ;
; 97.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.833      ;
; 97.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.833      ;
; 97.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.833      ;
; 97.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.833      ;
; 97.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.833      ;
; 97.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.833      ;
; 97.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.833      ;
; 97.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.833      ;
; 97.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.833      ;
; 97.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.833      ;
; 97.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.833      ;
; 97.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.833      ;
; 97.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.833      ;
; 97.130 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[46]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.828      ;
; 97.149 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[59]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.810      ;
; 97.150 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[59]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.809      ;
; 97.153 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[60]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.806      ;
; 97.153 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.806      ;
; 97.154 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[60]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.805      ;
; 97.154 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.805      ;
; 97.156 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[48]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.803      ;
; 97.156 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.805      ;
; 97.157 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[48]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.802      ;
; 97.157 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.804      ;
; 97.158 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[56]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.801      ;
; 97.158 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.803      ;
; 97.159 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[56]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.800      ;
; 97.159 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.802      ;
; 97.161 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[55]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.798      ;
; 97.161 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.800      ;
; 97.162 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[55]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.797      ;
; 97.162 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.799      ;
; 97.163 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[62]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.796      ;
; 97.163 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[61]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.796      ;
; 97.164 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[62]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.795      ;
; 97.164 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[61]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.795      ;
; 97.165 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                         ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[51]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.794      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                           ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                            ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.480      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[45]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.479      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.480      ;
; 0.195 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[62]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.481      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.482      ;
; 0.197 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.482      ;
; 0.197 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.482      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.483      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.484      ;
; 0.199 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[39]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.484      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[40]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.485      ;
; 0.200 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[48]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.484      ;
; 0.200 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[59]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.486      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.486      ;
; 0.201 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.486      ;
; 0.201 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[58]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.487      ;
; 0.202 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.487      ;
; 0.202 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.487      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[53]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[52]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[61]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.489      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[32]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.489      ;
; 0.204 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[43]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.489      ;
; 0.204 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[47]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.489      ;
; 0.204 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[49]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[48]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[52]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[51]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[56]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[55]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[60]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[59]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[62]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[61]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.490      ;
; 0.205 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.490      ;
; 0.205 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[35]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[34]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[47]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[46]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[54]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.491      ;
; 0.205 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[60]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.491      ;
; 0.205 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[61]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[60]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.491      ;
; 0.206 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.491      ;
; 0.206 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[46]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.491      ;
; 0.206 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[36]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[35]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[46]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[45]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.492      ;
; 0.207 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.492      ;
; 0.207 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[36]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.492      ;
; 0.207 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[44]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.492      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.493      ;
; 0.208 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.493      ;
; 0.209 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[55]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.495      ;
; 0.210 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.495      ;
; 0.210 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.495      ;
; 0.210 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[42]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.495      ;
; 0.210 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[49]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.494      ;
; 0.211 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.496      ;
; 0.211 ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                     ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.496      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.213      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.213      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.213      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.213      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.213      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.213      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.213      ;
; 98.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.083      ;
; 98.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.083      ;
; 98.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.083      ;
; 98.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.083      ;
; 98.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.081      ;
; 98.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.081      ;
; 98.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.081      ;
; 98.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.049      ;
; 98.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.049      ;
; 98.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.049      ;
; 98.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.049      ;
; 98.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.049      ;
; 98.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.049      ;
; 98.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.049      ;
; 98.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.010      ;
; 98.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.000      ;
; 98.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.000      ;
; 98.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.002      ;
; 98.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.002      ;
; 98.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.002      ;
; 98.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.002      ;
; 98.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.002      ;
; 98.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.002      ;
; 98.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.002      ;
; 98.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.002      ;
; 98.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.002      ;
; 98.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.002      ;
; 98.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.002      ;
; 98.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.002      ;
; 99.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.968      ;
; 99.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.968      ;
; 99.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.968      ;
; 99.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.968      ;
; 99.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.968      ;
; 99.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.968      ;
; 99.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.968      ;
; 99.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.968      ;
; 99.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.905      ;
; 99.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.905      ;
; 99.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.905      ;
; 99.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.905      ;
; 99.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.905      ;
; 99.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.905      ;
; 99.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.905      ;
; 99.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.905      ;
; 99.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.882      ;
; 99.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.882      ;
; 99.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.882      ;
; 99.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.874      ;
; 99.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.874      ;
; 99.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.874      ;
; 99.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.874      ;
; 99.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.874      ;
; 99.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.874      ;
; 99.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.874      ;
; 99.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.782      ;
; 99.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.782      ;
; 99.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.782      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.686      ;
; 0.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.686      ;
; 0.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.686      ;
; 0.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.772      ;
; 0.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.772      ;
; 0.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.772      ;
; 0.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.775      ;
; 0.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.775      ;
; 0.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.775      ;
; 0.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.775      ;
; 0.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.775      ;
; 0.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.775      ;
; 0.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.775      ;
; 0.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.808      ;
; 0.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.808      ;
; 0.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.808      ;
; 0.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.808      ;
; 0.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.808      ;
; 0.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.808      ;
; 0.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.808      ;
; 0.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.808      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.847      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.847      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.847      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.847      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.847      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.847      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.847      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.847      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.850      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.850      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.850      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.850      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.850      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.850      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.850      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.850      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.850      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.850      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.850      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.850      ;
; 0.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.852      ;
; 0.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.865      ;
; 0.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.865      ;
; 0.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.924      ;
; 0.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.924      ;
; 0.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.924      ;
; 0.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.924      ;
; 0.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.924      ;
; 0.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.924      ;
; 0.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.924      ;
; 0.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.940      ;
; 0.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.940      ;
; 0.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.940      ;
; 0.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.940      ;
; 0.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.942      ;
; 0.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.942      ;
; 0.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.942      ;
; 0.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.047      ;
; 0.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.047      ;
; 0.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.047      ;
; 0.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.047      ;
; 0.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.047      ;
; 0.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.047      ;
; 0.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.047      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 5 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 347.389 ns




+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 45.548 ; 0.186 ; 97.218   ; 0.565   ; 49.483              ;
;  altera_reserved_tck ; 45.548 ; 0.186 ; 97.218   ; 0.565   ; 49.483              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+-----------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard    ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+-----------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led                 ; 1.8 V           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_ba[0]           ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_ba[1]           ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_addr[0]         ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_addr[1]         ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_addr[2]         ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_addr[3]         ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_addr[4]         ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_addr[5]         ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_addr[6]         ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_addr[7]         ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_addr[8]         ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_addr[9]         ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_addr[10]        ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_addr[11]        ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_addr[12]        ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_cke[0]          ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_cs_n[0]         ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_ras_n           ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_cas_n           ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_we_n            ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dm[0]           ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dm[1]           ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_odt[0]          ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_clk[0]          ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_clk_n[0]        ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq[0]           ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq[1]           ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq[2]           ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq[3]           ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq[4]           ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq[5]           ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq[6]           ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq[7]           ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq[8]           ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq[9]           ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq[10]          ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq[11]          ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq[12]          ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq[13]          ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq[14]          ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dq[15]          ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dqs[0]          ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_dqs[1]          ; SSTL-18 Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+-----------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------------------+
; Input Transition Times                                                        ;
+-------------------------+-----------------+-----------------+-----------------+
; Pin                     ; I/O Standard    ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+-----------------+-----------------+-----------------+
; mem_clk[0]              ; SSTL-18 Class I ; 1440 ps         ; 1440 ps         ;
; mem_clk_n[0]            ; SSTL-18 Class I ; 1440 ps         ; 1440 ps         ;
; mem_dq[0]               ; SSTL-18 Class I ; 1440 ps         ; 1440 ps         ;
; mem_dq[1]               ; SSTL-18 Class I ; 1440 ps         ; 1440 ps         ;
; mem_dq[2]               ; SSTL-18 Class I ; 1440 ps         ; 1440 ps         ;
; mem_dq[3]               ; SSTL-18 Class I ; 1440 ps         ; 1440 ps         ;
; mem_dq[4]               ; SSTL-18 Class I ; 1440 ps         ; 1440 ps         ;
; mem_dq[5]               ; SSTL-18 Class I ; 1440 ps         ; 1440 ps         ;
; mem_dq[6]               ; SSTL-18 Class I ; 1440 ps         ; 1440 ps         ;
; mem_dq[7]               ; SSTL-18 Class I ; 1440 ps         ; 1440 ps         ;
; mem_dq[8]               ; SSTL-18 Class I ; 1440 ps         ; 1440 ps         ;
; mem_dq[9]               ; SSTL-18 Class I ; 1440 ps         ; 1440 ps         ;
; mem_dq[10]              ; SSTL-18 Class I ; 1440 ps         ; 1440 ps         ;
; mem_dq[11]              ; SSTL-18 Class I ; 1440 ps         ; 1440 ps         ;
; mem_dq[12]              ; SSTL-18 Class I ; 1440 ps         ; 1440 ps         ;
; mem_dq[13]              ; SSTL-18 Class I ; 1440 ps         ; 1440 ps         ;
; mem_dq[14]              ; SSTL-18 Class I ; 1440 ps         ; 1440 ps         ;
; mem_dq[15]              ; SSTL-18 Class I ; 1440 ps         ; 1440 ps         ;
; mem_dqs[0]              ; SSTL-18 Class I ; 1440 ps         ; 1440 ps         ;
; mem_dqs[1]              ; SSTL-18 Class I ; 1440 ps         ; 1440 ps         ;
; ext_clk                 ; 2.5 V           ; 2000 ps         ; 2000 ps         ;
; ext_rst_n               ; 2.5 V           ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V           ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V           ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V           ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V           ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V           ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V           ; 2000 ps         ; 2000 ps         ;
+-------------------------+-----------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------+-----------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard    ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+-----------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led                 ; 1.8 V           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.99e-09 V                   ; 1.67 V              ; -0.00717 V          ; 0.022 V                              ; 0.012 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.99e-09 V                  ; 1.67 V             ; -0.00717 V         ; 0.022 V                             ; 0.012 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; Yes                       ; Yes                       ;
; mem_ba[0]           ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_ba[1]           ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_addr[0]         ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_addr[1]         ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_addr[2]         ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_addr[3]         ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_addr[4]         ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_addr[5]         ; SSTL-18 Class I ; -8.6e-12 s          ; 9.1e-12 s           ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 5.63e-10 s                  ; 5.08e-10 s                  ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 5.63e-10 s                 ; 5.08e-10 s                 ; Yes                       ; Yes                       ;
; mem_addr[6]         ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_addr[7]         ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_addr[8]         ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_addr[9]         ; SSTL-18 Class I ; -8.6e-12 s          ; 9.1e-12 s           ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 5.63e-10 s                  ; 5.08e-10 s                  ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 5.63e-10 s                 ; 5.08e-10 s                 ; Yes                       ; Yes                       ;
; mem_addr[10]        ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_addr[11]        ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_addr[12]        ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_cke[0]          ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_cs_n[0]         ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_ras_n           ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_cas_n           ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_we_n            ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_dm[0]           ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_dm[1]           ; SSTL-18 Class I ; -7.27e-12 s         ; 6.97e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.6e-10 s                   ; 3.88e-10 s                  ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.6e-10 s                  ; 3.88e-10 s                 ; Yes                       ; Yes                       ;
; mem_odt[0]          ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_clk[0]          ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_clk_n[0]        ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_dq[0]           ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_dq[1]           ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_dq[2]           ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_dq[3]           ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_dq[4]           ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_dq[5]           ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_dq[6]           ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_dq[7]           ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_dq[8]           ; SSTL-18 Class I ; -8.6e-12 s          ; 9.1e-12 s           ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 5.63e-10 s                  ; 5.08e-10 s                  ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 5.63e-10 s                 ; 5.08e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[9]           ; SSTL-18 Class I ; -8.6e-12 s          ; 9.1e-12 s           ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 5.63e-10 s                  ; 5.08e-10 s                  ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 5.63e-10 s                 ; 5.08e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[10]          ; SSTL-18 Class I ; -8.6e-12 s          ; 9.1e-12 s           ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 5.63e-10 s                  ; 5.08e-10 s                  ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 5.63e-10 s                 ; 5.08e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[11]          ; SSTL-18 Class I ; -8.6e-12 s          ; 9.1e-12 s           ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 5.63e-10 s                  ; 5.08e-10 s                  ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 5.63e-10 s                 ; 5.08e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[12]          ; SSTL-18 Class I ; -8.6e-12 s          ; 9.1e-12 s           ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 5.63e-10 s                  ; 5.08e-10 s                  ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 5.63e-10 s                 ; 5.08e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[13]          ; SSTL-18 Class I ; -7.27e-12 s         ; 6.97e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.6e-10 s                   ; 3.88e-10 s                  ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.6e-10 s                  ; 3.88e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[14]          ; SSTL-18 Class I ; -8.6e-12 s          ; 9.1e-12 s           ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 5.63e-10 s                  ; 5.08e-10 s                  ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 5.63e-10 s                 ; 5.08e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[15]          ; SSTL-18 Class I ; -8.6e-12 s          ; 9.1e-12 s           ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 5.63e-10 s                  ; 5.08e-10 s                  ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 5.63e-10 s                 ; 5.08e-10 s                 ; Yes                       ; Yes                       ;
; mem_dqs[0]          ; SSTL-18 Class I ; -7.68e-12 s         ; 7.02e-12 s          ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 4.99e-10 s                  ; 3.9e-10 s                   ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 4.99e-10 s                 ; 3.9e-10 s                  ; Yes                       ; Yes                       ;
; mem_dqs[1]          ; SSTL-18 Class I ; -8.6e-12 s          ; 9.1e-12 s           ; 1.41 V                       ; 0.204 V                      ; 1.41 V              ; 0.204 V             ; 0 V                                  ; 0 V                                  ; 5.63e-10 s                  ; 5.08e-10 s                  ; Yes                        ; Yes                        ; 1.22 V                      ; 0.413 V                     ; 1.22 V             ; 0.413 V            ; 0 V                                 ; 0 V                                 ; 5.63e-10 s                 ; 5.08e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+-----------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------+-----------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard    ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+-----------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led                 ; 1.8 V           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.81e-07 V                   ; 1.66 V              ; -0.00495 V          ; 0.012 V                              ; 0.01 V                               ; 5.42e-10 s                  ; 5.54e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.81e-07 V                  ; 1.66 V             ; -0.00495 V         ; 0.012 V                             ; 0.01 V                              ; 5.42e-10 s                 ; 5.54e-10 s                 ; Yes                       ; Yes                       ;
; mem_ba[0]           ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_ba[1]           ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_addr[0]         ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_addr[1]         ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_addr[2]         ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_addr[3]         ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_addr[4]         ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_addr[5]         ; SSTL-18 Class I ; -7.84e-12 s         ; 8.33e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 6.22e-10 s                  ; 5.88e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 6.22e-10 s                 ; 5.88e-10 s                 ; Yes                       ; Yes                       ;
; mem_addr[6]         ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_addr[7]         ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_addr[8]         ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_addr[9]         ; SSTL-18 Class I ; -7.84e-12 s         ; 8.33e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 6.22e-10 s                  ; 5.88e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 6.22e-10 s                 ; 5.88e-10 s                 ; Yes                       ; Yes                       ;
; mem_addr[10]        ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_addr[11]        ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_addr[12]        ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_cke[0]          ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_cs_n[0]         ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_ras_n           ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_cas_n           ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_we_n            ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_dm[0]           ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_dm[1]           ; SSTL-18 Class I ; -6.63e-12 s         ; 6.55e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.08e-10 s                  ; 4.58e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.08e-10 s                 ; 4.58e-10 s                 ; Yes                       ; Yes                       ;
; mem_odt[0]          ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_clk[0]          ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_clk_n[0]        ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[0]           ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[1]           ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[2]           ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[3]           ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[4]           ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[5]           ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[6]           ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[7]           ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[8]           ; SSTL-18 Class I ; -7.84e-12 s         ; 8.33e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 6.22e-10 s                  ; 5.88e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 6.22e-10 s                 ; 5.88e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[9]           ; SSTL-18 Class I ; -7.84e-12 s         ; 8.33e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 6.22e-10 s                  ; 5.88e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 6.22e-10 s                 ; 5.88e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[10]          ; SSTL-18 Class I ; -7.84e-12 s         ; 8.33e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 6.22e-10 s                  ; 5.88e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 6.22e-10 s                 ; 5.88e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[11]          ; SSTL-18 Class I ; -7.84e-12 s         ; 8.33e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 6.22e-10 s                  ; 5.88e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 6.22e-10 s                 ; 5.88e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[12]          ; SSTL-18 Class I ; -7.84e-12 s         ; 8.33e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 6.22e-10 s                  ; 5.88e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 6.22e-10 s                 ; 5.88e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[13]          ; SSTL-18 Class I ; -6.63e-12 s         ; 6.55e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.08e-10 s                  ; 4.58e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.08e-10 s                 ; 4.58e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[14]          ; SSTL-18 Class I ; -7.84e-12 s         ; 8.33e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 6.22e-10 s                  ; 5.88e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 6.22e-10 s                 ; 5.88e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[15]          ; SSTL-18 Class I ; -7.84e-12 s         ; 8.33e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 6.22e-10 s                  ; 5.88e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 6.22e-10 s                 ; 5.88e-10 s                 ; Yes                       ; Yes                       ;
; mem_dqs[0]          ; SSTL-18 Class I ; -7.17e-12 s         ; 6.53e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 5.54e-10 s                  ; 4.59e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 5.54e-10 s                 ; 4.59e-10 s                 ; Yes                       ; Yes                       ;
; mem_dqs[1]          ; SSTL-18 Class I ; -7.84e-12 s         ; 8.33e-12 s          ; 1.37 V                       ; 0.254 V                      ; 1.37 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 6.22e-10 s                  ; 5.88e-10 s                  ; Yes                        ; Yes                        ; 1.19 V                      ; 0.446 V                     ; 1.19 V             ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 6.22e-10 s                 ; 5.88e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+-----------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------+-----------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard    ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+-----------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led                 ; 1.8 V           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.6e-08 V                    ; 1.94 V              ; -0.0698 V           ; 0.096 V                              ; 0.107 V                              ; 2.61e-10 s                  ; 2.56e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.6e-08 V                   ; 1.94 V             ; -0.0698 V          ; 0.096 V                             ; 0.107 V                             ; 2.61e-10 s                 ; 2.56e-10 s                 ; Yes                       ; Yes                       ;
; mem_ba[0]           ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_ba[1]           ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_addr[0]         ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_addr[1]         ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_addr[2]         ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_addr[3]         ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_addr[4]         ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_addr[5]         ; SSTL-18 Class I ; -3.51e-12 s         ; 3.89e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 3.27e-10 s                  ; 3.34e-10 s                  ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 3.27e-10 s                 ; 3.34e-10 s                 ; Yes                       ; Yes                       ;
; mem_addr[6]         ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_addr[7]         ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_addr[8]         ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_addr[9]         ; SSTL-18 Class I ; -3.51e-12 s         ; 3.89e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 3.27e-10 s                  ; 3.34e-10 s                  ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 3.27e-10 s                 ; 3.34e-10 s                 ; Yes                       ; Yes                       ;
; mem_addr[10]        ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_addr[11]        ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_addr[12]        ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_cke[0]          ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_cs_n[0]         ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_ras_n           ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_cas_n           ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_we_n            ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_dm[0]           ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_dm[1]           ; SSTL-18 Class I ; -2.65e-12 s         ; 2.85e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.45e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.45e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; mem_odt[0]          ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_clk[0]          ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_clk_n[0]        ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_dq[0]           ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_dq[1]           ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_dq[2]           ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_dq[3]           ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_dq[4]           ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_dq[5]           ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_dq[6]           ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_dq[7]           ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_dq[8]           ; SSTL-18 Class I ; -3.51e-12 s         ; 3.89e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 3.27e-10 s                  ; 3.34e-10 s                  ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 3.27e-10 s                 ; 3.34e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[9]           ; SSTL-18 Class I ; -3.51e-12 s         ; 3.89e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 3.27e-10 s                  ; 3.34e-10 s                  ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 3.27e-10 s                 ; 3.34e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[10]          ; SSTL-18 Class I ; -3.51e-12 s         ; 3.89e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 3.27e-10 s                  ; 3.34e-10 s                  ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 3.27e-10 s                 ; 3.34e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[11]          ; SSTL-18 Class I ; -3.51e-12 s         ; 3.89e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 3.27e-10 s                  ; 3.34e-10 s                  ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 3.27e-10 s                 ; 3.34e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[12]          ; SSTL-18 Class I ; -3.51e-12 s         ; 3.89e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 3.27e-10 s                  ; 3.34e-10 s                  ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 3.27e-10 s                 ; 3.34e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[13]          ; SSTL-18 Class I ; -2.65e-12 s         ; 2.85e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.45e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.45e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[14]          ; SSTL-18 Class I ; -3.51e-12 s         ; 3.89e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 3.27e-10 s                  ; 3.34e-10 s                  ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 3.27e-10 s                 ; 3.34e-10 s                 ; Yes                       ; Yes                       ;
; mem_dq[15]          ; SSTL-18 Class I ; -3.51e-12 s         ; 3.89e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 3.27e-10 s                  ; 3.34e-10 s                  ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 3.27e-10 s                 ; 3.34e-10 s                 ; Yes                       ; Yes                       ;
; mem_dqs[0]          ; SSTL-18 Class I ; -2.79e-12 s         ; 2.92e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 2.62e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 2.62e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; mem_dqs[1]          ; SSTL-18 Class I ; -3.51e-12 s         ; 3.89e-12 s          ; 1.68 V                       ; 0.172 V                      ; 1.68 V              ; 0.172 V             ; 0 V                                  ; 0 V                                  ; 3.27e-10 s                  ; 3.34e-10 s                  ; Yes                        ; Yes                        ; 1.44 V                      ; 0.429 V                     ; 1.44 V             ; 0.429 V            ; 0 V                                 ; 0 V                                 ; 3.27e-10 s                 ; 3.34e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+-----------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 2820     ; 0        ; 40       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 2820     ; 0        ; 40       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 65       ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 65       ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 124   ; 124  ;
; Unconstrained Output Ports      ; 45    ; 45   ;
; Unconstrained Output Port Paths ; 65    ; 65   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+------+---------------+
; Target                                                                                                                                                                                                                                                                              ; Clock               ; Type ; Status        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+------+---------------+
; altera_reserved_tck                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; Base ; Constrained   ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk ;                     ; Base ; Unconstrained ;
; ext_clk                                                                                                                                                                                                                                                                             ;                     ; Base ; Unconstrained ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_clk             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_rst_n           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_clk[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[1]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[4]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[5]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[6]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[7]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[8]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[9]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[10]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[11]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[12]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[13]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[14]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[15]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[8]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[9]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[10]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[11]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[12]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_ba[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_ba[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_cas_n           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_cke[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_clk[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_clk_n[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_cs_n[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dm[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dm[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dqs[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dqs[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_odt[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_ras_n           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_we_n            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_clk             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_rst_n           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_clk[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[1]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[4]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[5]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[6]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[7]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[8]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[9]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[10]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[11]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[12]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[13]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[14]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[15]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[8]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[9]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[10]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[11]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_addr[12]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_ba[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_ba[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_cas_n           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_cke[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_clk[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_clk_n[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_cs_n[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dm[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dm[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dq[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dqs[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_dqs[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_odt[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_ras_n           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_we_n            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Wed Feb 28 23:46:56 2018
Info: Command: quartus_sta DDR2_control -c DDR2_control
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altpll_28l3
        Info (332166): set_false_path -from ** -to *phasedone_state* 
        Info (332166): set_false_path -from ** -to *internal_phasestep* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'ddr2_controller_example_top.sdc'
Warning (332174): Ignored filter at ddr2_controller_example_top.sdc(1): pnf could not be matched with a port File: E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc Line: 1
Warning (332049): Ignored set_false_path at ddr2_controller_example_top.sdc(1): Argument <to> is an empty collection File: E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports "pnf"] File: E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc Line: 1
Warning (332174): Ignored filter at ddr2_controller_example_top.sdc(2): test_complete could not be matched with a port File: E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc Line: 2
Warning (332049): Ignored set_false_path at ddr2_controller_example_top.sdc(2): Argument <to> is an empty collection File: E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports "test_complete"] File: E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc Line: 2
Warning (332174): Ignored filter at ddr2_controller_example_top.sdc(3): pnf_per_byte[*] could not be matched with a port File: E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc Line: 3
Warning (332049): Ignored set_false_path at ddr2_controller_example_top.sdc(3): Argument <to> is an empty collection File: E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports "pnf_per_byte\[*\]"] File: E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc Line: 3
Warning (332060): Node: ext_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dm[0].dm_ddio_out~DFFLO is being clocked by ext_clk
Warning (332060): Node: ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|pll1~OBSERVABLEPHASEUPDOWNDFF is being clocked by ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u1_sys_ctrl|pll_control_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000
    Warning (332056): Node: u1_sys_ctrl|pll_control_inst|altpll_component|auto_generated|pll1|clk[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000
    Warning (332056): Node: u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 45.548
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    45.548               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 97.218
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    97.218               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.336
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.336               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.626
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.626               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 5 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 343.300 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ext_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dm[0].dm_ddio_out~DFFLO is being clocked by ext_clk
Warning (332060): Node: ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|pll1~OBSERVABLEPHASEUPDOWNDFF is being clocked by ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u1_sys_ctrl|pll_control_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000
    Warning (332056): Node: u1_sys_ctrl|pll_control_inst|altpll_component|auto_generated|pll1|clk[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000
    Warning (332056): Node: u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 46.023
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    46.023               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 97.410
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    97.410               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.241
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.241               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.483               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 5 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 343.864 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: ext_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dm[0].dm_ddio_out~DFFLO is being clocked by ext_clk
Warning (332060): Node: ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|pll1~OBSERVABLEPHASEUPDOWNDFF is being clocked by ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u1_sys_ctrl|pll_control_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000
    Warning (332056): Node: u1_sys_ctrl|pll_control_inst|altpll_component|auto_generated|pll1|clk[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000
    Warning (332056): Node: u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 48.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.314               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 98.758
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    98.758               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.565
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.565               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.522
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.522               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 5 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 347.389 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 744 megabytes
    Info: Processing ended: Wed Feb 28 23:47:01 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


