<bibdata type="standard">
  <title type="title-main" format="text/plain">IEEE Approved Draft Standard for System Verilog--Unified Hardware Design, Specification, and Verification Language</title>
  <title type="main" format="text/plain">IEEE Approved Draft Standard for System Verilog--Unified Hardware Design, Specification, and Verification Language</title>
  <uri type="src">https://ieeexplore.ieee.org/document/6313598</uri>
  <docidentifier type="IEEE">IEEE P1800/D6, August 2012</docidentifier>
  <docidentifier type="ISBN">978-0-7381-7418-1</docidentifier>
  <docnumber>P1800/D6, Aug 2012</docnumber>
  <date type="created">
    <on>2012-12-07</on>
  </date>
  <date type="published">
    <on>2012-09-26</on>
  </date>
  <date type="issued">
    <on>2012-12-05</on>
  </date>
  <contributor>
    <role type="publisher"/>
    <organization>
      <name>Institute of Electrical and Electronics Engineers</name>
      <abbreviation>IEEE</abbreviation>
      <uri>http://www.ieee.org</uri>
    </organization>
  </contributor>
  <language>en</language>
  <script>Latn</script>
  <abstract format="text/plain" language="en" script="Latn">This standard represents a merger of two previous standards: IEEE Std 1364-2005 Verilog hardware description language (HDL) and IEEE Std 1800-2005 SystemVerilog unifiedhardware design, specification, and verification language. The 2005 SystemVerilog standard defines extensions to the 2005 Verilog standard. These two standards were designed to be usedas one language. Merging the base Verilog language and the SystemVerilog extensions into a single standard provides users with all information regarding syntax and semantics in a singledocument.</abstract>
  <copyright>
    <from>2012</from>
    <owner>
      <organization>
        <name>Institute of Electrical and Electronics Engineers</name>
        <abbreviation>IEEE</abbreviation>
        <uri>http://www.ieee.org</uri>
      </organization>
    </owner>
  </copyright>
  <relation type="updates">
    <description format="text/plain" language="en" script="Latn">revises</description>
    <bibitem>
      <formattedref format="text/plain">IEEE Std 1800-2009 (Revision of IEEE Std1800-2005) - Redline</formattedref>
    </bibitem>
  </relation>
  <keyword>IEEE standards</keyword>
  <keyword>Design automation</keyword>
  <keyword>Hardware design languages</keyword>
  <keyword>Programming</keyword>
  <keyword>Computer interfaces</keyword>
  <keyword>assertions</keyword>
  <keyword>design automation</keyword>
  <keyword>design verification</keyword>
  <keyword>hardware description language</keyword>
  <keyword>HDL</keyword>
  <keyword>HDVL</keyword>
  <keyword>PLI</keyword>
  <keyword>programming language interface</keyword>
  <keyword>SystemVerilog</keyword>
  <keyword>Verilog</keyword>
  <keyword>VPI</keyword>
</bibdata>