library ieee;
use ieee.std_logic_1164.all;
library grlib;
use grlib.amba.all;
use grlib.stdlib.all;
use grlib.devices.all;
library gaisler;
use gaisler.misc.all;

entity data_swapper is
  port(
    -- ARM Cortex M0 signals ----
    HRDATA : out std_logic_vector(31 downto 0);
    -- AHB Master records -------
    dmao   : in ahb_dma_out_type
    );
end;
  
architecture structure of data_swapper is
  


begin

  comb: process(dmao)
  
  
  begin
  

  
  HRDATA(7  downto 0)  <= dmao.rdata(31 downto 24); -- Byte 3 to Byte 0
  HRDATA(15 downto 8)  <= dmao.rdata(23 downto 16); -- Byte 2 to Byte 1
  HRDATA(23 downto 16) <= dmao.rdata(15 downto 8);  -- Byte 1 to Byte 2
  HRDATA(31 downto 24) <= dmao.rdata(7  downto 0);  -- Byte 0 to Byte 3
  

  
  end process;
end structural;
