"<html><head>\n<meta http-equiv=\"Content-Type\" content=\"text/html; charset=windows-1252\">\n<meta name=\"Generator\" content=\"Microsoft Word 15 (filtered)\">\n<title>John P. Hayes</title>\n\n<style>\n<!--\n /* Font Definitions */\n @font-face\n\t{font-family:\"MS Mincho\";\n\tpanose-1:2 2 6 9 4 2 5 8 3 4;}\n@font-face\n\t{font-family:\"Cambria Math\";\n\tpanose-1:2 4 5 3 5 4 6 3 2 4;}\n@font-face\n\t{font-family:Consolas;\n\tpanose-1:2 11 6 9 2 2 4 3 2 4;}\n@font-face\n\t{font-family:Tahoma;\n\tpanose-1:2 11 6 4 3 5 4 4 2 4;}\n@font-face\n\t{font-family:\"\\@MS Mincho\";\n\tpanose-1:2 2 6 9 4 2 5 8 3 4;}\n /* Style Definitions */\n p.MsoNormal, li.MsoNormal, div.MsoNormal\n\t{margin:0in;\n\tmargin-bottom:.0001pt;\n\tfont-size:12.0pt;\n\tfont-family:\"Times New Roman\",serif;}\nh1\n\t{mso-style-link:\"Heading 1 Char\";\n\tmargin-right:0in;\n\tmargin-left:0in;\n\tfont-size:24.0pt;\n\tfont-family:\"Times New Roman\",serif;\n\tfont-weight:bold;}\nh2\n\t{mso-style-link:\"Heading 2 Char\";\n\tmargin-right:0in;\n\tmargin-left:0in;\n\tfont-size:18.0pt;\n\tfont-family:\"Times New Roman\",serif;\n\tfont-weight:bold;}\na:link, span.MsoHyperlink\n\t{color:blue;\n\ttext-decoration:underline;}\na:visited, span.MsoHyperlinkFollowed\n\t{color:blue;\n\ttext-decoration:underline;}\np.MsoPlainText, li.MsoPlainText, div.MsoPlainText\n\t{mso-style-link:\"Plain Text Char\";\n\tmargin:0in;\n\tmargin-bottom:.0001pt;\n\tfont-size:10.0pt;\n\tfont-family:\"Courier New\";}\np\n\t{margin-right:0in;\n\tmargin-left:0in;\n\tfont-size:12.0pt;\n\tfont-family:\"Times New Roman\",serif;}\np.MsoAcetate, li.MsoAcetate, div.MsoAcetate\n\t{mso-style-link:\"Balloon Text Char\";\n\tmargin:0in;\n\tmargin-bottom:.0001pt;\n\tfont-size:8.0pt;\n\tfont-family:\"Tahoma\",sans-serif;}\np.MsoListParagraph, li.MsoListParagraph, div.MsoListParagraph\n\t{margin-top:0in;\n\tmargin-right:0in;\n\tmargin-bottom:0in;\n\tmargin-left:.5in;\n\tmargin-bottom:.0001pt;\n\tfont-size:12.0pt;\n\tfont-family:\"Times New Roman\",serif;}\np.MsoListParagraphCxSpFirst, li.MsoListParagraphCxSpFirst, div.MsoListParagraphCxSpFirst\n\t{margin-top:0in;\n\tmargin-right:0in;\n\tmargin-bottom:0in;\n\tmargin-left:.5in;\n\tmargin-bottom:.0001pt;\n\tfont-size:12.0pt;\n\tfont-family:\"Times New Roman\",serif;}\np.MsoListParagraphCxSpMiddle, li.MsoListParagraphCxSpMiddle, div.MsoListParagraphCxSpMiddle\n\t{margin-top:0in;\n\tmargin-right:0in;\n\tmargin-bottom:0in;\n\tmargin-left:.5in;\n\tmargin-bottom:.0001pt;\n\tfont-size:12.0pt;\n\tfont-family:\"Times New Roman\",serif;}\np.MsoListParagraphCxSpLast, li.MsoListParagraphCxSpLast, div.MsoListParagraphCxSpLast\n\t{margin-top:0in;\n\tmargin-right:0in;\n\tmargin-bottom:0in;\n\tmargin-left:.5in;\n\tmargin-bottom:.0001pt;\n\tfont-size:12.0pt;\n\tfont-family:\"Times New Roman\",serif;}\nspan.Heading1Char\n\t{mso-style-name:\"Heading 1 Char\";\n\tmso-style-link:\"Heading 1\";\n\tfont-family:\"Cambria\",serif;\n\tcolor:#365F91;\n\tfont-weight:bold;}\nspan.Heading2Char\n\t{mso-style-name:\"Heading 2 Char\";\n\tmso-style-link:\"Heading 2\";\n\tfont-family:\"Cambria\",serif;\n\tcolor:#4F81BD;\n\tfont-weight:bold;}\nspan.PlainTextChar\n\t{mso-style-name:\"Plain Text Char\";\n\tmso-style-link:\"Plain Text\";\n\tfont-family:Consolas;}\nspan.BalloonTextChar\n\t{mso-style-name:\"Balloon Text Char\";\n\tmso-style-link:\"Balloon Text\";\n\tfont-family:\"Tahoma\",sans-serif;}\np.Paper, li.Paper, div.Paper\n\t{mso-style-name:Paper;\n\tmargin-top:0in;\n\tmargin-right:0in;\n\tmargin-bottom:2.0pt;\n\tmargin-left:.35in;\n\ttext-align:justify;\n\ttext-indent:-.35in;\n\tpunctuation-wrap:simple;\n\ttext-autospace:none;\n\tfont-size:10.0pt;\n\tfont-family:\"Times New Roman\",serif;\n\tcolor:black;}\nspan.eudoraheader\n\t{mso-style-name:eudoraheader;}\nspan.nowrap\n\t{mso-style-name:nowrap;}\nspan.go\n\t{mso-style-name:go;}\nspan.org-top-card-moduledot-separated-list\n\t{mso-style-name:org-top-card-module__dot-separated-list;}\n.MsoChpDefault\n\t{font-size:10.0pt;}\n@page WordSection1\n\t{size:8.5in 11.0in;\n\tmargin:1.0in 1.25in 1.0in 1.25in;}\ndiv.WordSection1\n\t{page:WordSection1;}\n /* List Definitions */\n ol\n\t{margin-bottom:0in;}\nul\n\t{margin-bottom:0in;}\n-->\n</style>\n\n</head>\n\n<body lang=\"EN-US\" link=\"blue\" vlink=\"blue\">\n\n<div class=\"WordSection1\">\n\n<p class=\"MsoNormal\"><img width=\"2102\" height=\"12\" src=\"index_files/image002.jpg\" alt=\"cline\"><br>\n<br>\n<br>\n</p>\n\n<h1><img width=\"154\" height=\"206\" src=\"index_files/image003.jpg\" align=\"right\">JOHN\nP. HAYES </h1>\n\n<h2><span style=\"color:green\">Claude E. Shannon Professor of Engineering\nScience </span></h2>\n\n<p class=\"MsoNormal\">Department of Electrical Engineering and Computer\n Science</p>\n\n<p class=\"MsoNormal\">Computer Science and Engineering Division <br>\nBeyster Building, Room 4713<br>\nUniversity of Michigan <br>\n2260 Hayward Street<br>\nAnn Arbor, MI 48109-2121, USA<br>\n<br>\nTelephone: +1 (734) 763-0386 <br>\nFax: +1 (734) 763-4617 <br>\nE-mail: <a href=\"mailto:jhayes@umich.edu\">jhayes@umich.edu</a><br>\n<br>\n<img border=\"0\" width=\"2102\" height=\"12\" src=\"index_files/image002.jpg\" alt=\"cline\"></p>\n\n<h2 align=\"center\" style=\"text-align:center\"><span style=\"color:red\">BACKGROUND</span></h2>\n\n<p class=\"MsoNormal\" style=\"margin-top:6.0pt;text-align:justify\">John P. Hayes is\na professor in the <a href=\"http://www.eecs.umich.edu/\">EECS</a> Department at\nthe <a href=\"http://www.umich.edu/\">University of Michigan</a>, where he holds\nthe endowed Claude E. Shannon Chair of Engineering Science. Prior to that he\nwas on the faculty of the University of Southern California. He also worked in\nindustry for a couple of years, and has held visiting positions at Stanford\nUniversity, McGill University, the University of Montreal, Logicvision Inc., the\n University of Freiburg, and the University of Passau. Professor Hayes teaches\nand conducts research in the general area of computer science and engineering,\nwith specific interests in computer-aided design, verification and testing of VLSI\ncircuits; reliable computer architecture; neural networks; and unconventional\ncomputing techniques such as neural networks and machine learning, as well as stochastic\nand quantum computing. He was the founding director of Michigan's Advanced\nComputer Architecture Laboratory, now called the <a href=\"http://www.eecs.umich.edu/celab/\">Computer Engineering Laboratory</a>. He\nis the author of seven books, including <em>Computer Architecture and\nOrganization,</em> (McGraw-Hill, 3rd ed. 1998), <em>Quantum Circuit Simulation</em>\n(Springer, 2009), and <i>Design, Analysis and Test of Logic Circuits under\nUncertainty</i> (Springer, 2012), as well as over 300 technical papers and\nseveral patents. He obtained his B.E. degree in electrical engineering from the\nNational University of Ireland, Dublin, and his M.S. and Ph.D. degrees from the\n  University of Illinois at Urbana-Champaign. He received the University of\nMichigan's Distinguished Faculty Award in 1999, and the Alexander von Humboldt\nFoundation's Research Prize in 2004. In 2013 he was awarded a Lifetime\nContribution Medal from IEEE for outstanding contributions to test technology,\nwhile he was the recipient of the <span style=\"font-size:11.0pt\">ACM SIGDA\nPioneering Achievement Award for contributions to logic design, fault tolerant\ncomputing, and testing in 2014. </span>Professor Hayes is a Fellow of both IEEE\nand ACM.</p>\n\n<p class=\"MsoNormal\">&nbsp;</p>\n\n<p class=\"MsoNormal\"><img border=\"0\" width=\"2102\" height=\"12\" src=\"index_files/image002.jpg\" alt=\"cline\"><br>\n<br>\n</p>\n\n<h2 align=\"center\" style=\"text-align:center\"><span style=\"color:red\">RESEARCH </span></h2>\n\n<p style=\"margin-left:.5in;text-indent:-.25in\"><span style=\"font-family:Symbol\"><img width=\"17\" height=\"17\" src=\"index_files/image001.gif\" alt=\"*\"><span style=\"font:7.0pt &quot;Times New Roman&quot;\">&nbsp;&nbsp;&nbsp;&nbsp; </span></span><b>Areas\nof Interest: </b>Our group is currently conducting research on the following\ntopics: </p>\n\n<p class=\"MsoNormal\" style=\"margin-left:.5in\">* Unconventional and emerging computing\ntechnologies including stochastic and quantum circuits, and neuromorphic\ncomputing.</p>\n\n<p class=\"MsoNormal\" style=\"margin-left:.5in\">* Computing principles underlying\nnatural and artificial neural networks.</p>\n\n<p class=\"MsoNormal\" style=\"margin-left:.5in\">* Design of computer architectures\nfor machine learning.</p>\n\n<p class=\"MsoNormal\" style=\"margin-left:.5in\">* CAD tools and techniques to\ndesign, verify and test VLSI circuits</p>\n\n<p class=\"MsoNormal\">&nbsp;</p>\n\n<p class=\"MsoNormal\" style=\"margin-left:.25in;text-indent:.25in\">For more\ninformation on our research activities, see <i>Selected Publications</i> below.</p>\n\n<p style=\"margin-left:.5in;text-align:justify;text-indent:-.25in\"><span style=\"font-family:Symbol\"><img width=\"17\" height=\"17\" src=\"index_files/image001.gif\" alt=\"*\"><span style=\"font:7.0pt &quot;Times New Roman&quot;\">&nbsp;&nbsp;&nbsp;&nbsp;\n</span></span><b>Research Assistantships: </b>Openings for graduate student\nresearch assistants (RAs) are available from time to time. There is currently (2018)\nan RA position in the area of stochastic computing and its application to\nneural network design. </p>\n\n<p style=\"margin-left:.5in;text-align:justify\">RA applicants should apply to\n(or be already admitted<i> </i>into) one of the EECS Department's PhD programs,\nnormally Computer Science and Engineering (CSE), and send me an e-mail message\nwith a copy of their detailed CV. For information about Michigan's various graduate\nprograms in EECS, including admission requirements, application procedures, deadlines,\netc., go to the <a href=\"http://www.eecs.umich.edu/eecs/graduate/grad_admissions.html\">EECS\nGraduate Admissions</a> web site.</p>\n\n<p style=\"margin-left:.5in;text-align:justify;text-indent:-.25in\"><span style=\"font-family:Symbol\"><img width=\"17\" height=\"17\" src=\"index_files/image001.gif\" alt=\"*\"><span style=\"font:7.0pt &quot;Times New Roman&quot;\">&nbsp;&nbsp;&nbsp;&nbsp;\n</span></span><b>Financial Aid</b>: This is available in the form of\nfellowships, research assistantships, and teaching assistantships. New students\nare admitted at two levels, MS and PhD, depending on their qualifications.\nStudents entering with a BS degree may be admitted at either level; however, only\nthose with outstanding qualifications are admitted at the PhD level. Such\nstudents will normally obtain an MS from Michigan en route to the PhD degree. Applicants\nwho already have an MS degree in a relevant area can only be admitted at the\nPhD level. </p>\n\n<p style=\"margin-left:.5in;text-align:justify\">An exceptionally attractive\nfeature of our program is that students admitted at the PhD level are\nguaranteed full financial support throughout their MS/PhD studies, as long as\nthey are making satisfactory progress. PhD-bound students are typically\nsupported as fellows, TAs or RAs in their first year, and as RAs or TAs in later\nyears. Admission at the MS level does not normally include financial aid. It\nshould be noted that admission to the PhD level is extremely competitive. Those\nwho are admitted typically have excellent GPA and GRE scores, rank near the top\nof their graduating class at a highly-ranked university, and have strong and\ncredible letters of support that document their specific accomplishments,\nincluding (where applicable) academic achievements, publications, industrial\nexperience, and PhD research potential.</p>\n\n<p style=\"margin-left:.5in;text-indent:-.25in\"><span style=\"font-family:Symbol\"><img width=\"17\" height=\"17\" src=\"index_files/image001.gif\" alt=\"*\"><span style=\"font:7.0pt &quot;Times New Roman&quot;\">&nbsp;&nbsp;&nbsp;&nbsp; </span></span><b>Summer\nInternships: </b>Unfortunately, we cannot provide summer internships for\nundergraduate students from other universities, and applications for such\ninternships will be discarded.<br>\n<br>\n</p>\n\n<p style=\"margin-left:.5in;text-align:justify;text-indent:-.25in\"><span style=\"font-family:Symbol\"><img width=\"17\" height=\"17\" src=\"index_files/image001.gif\" alt=\"*\"><span style=\"font:7.0pt &quot;Times New Roman&quot;\">&nbsp;&nbsp;&nbsp;&nbsp;\n</span></span><b>Benchmark Circuits: </b>For information about the high-level\nversions of the ISCAS logic circuits that we developed circa 1996, go to the <a href=\"http://www.eecs.umich.edu/~jhayes/iscas.restore/benchmark.html\">benchmark\n</a>website. The site is no longer maintained, and <u>all</u> the data we have\navailable concerning the benchmarks is at that website, and publically\navailable. What may appear to be missing links refer to non-existent data.</p>\n\n<p style=\"margin-left:.5in;text-align:justify;text-indent:-.25in\"><span style=\"font-family:Symbol\"><img width=\"17\" height=\"17\" src=\"index_files/image001.gif\" alt=\"*\"><span style=\"font:7.0pt &quot;Times New Roman&quot;\">&nbsp;&nbsp;&nbsp;&nbsp;\n</span></span><b>QuIDDPro Simulator: </b>QuIDDPro is a fast, scalable, and\neasy-to-use computational interface for generic quantum circuit simulation. It\nsupports state vectors, density matrices, and related operations using the\nQuantum Information Decision Diagram (QuIDD) data structure which we introduced.\nThe book <i>Quantum Circuit Simulation </i>published by Springer in 2009, and available\nat <a href=\"http://www.amazon.com/Quantum-Circuit-Simulation-George-Viamontes/dp/9048130646\">amazon.com</a>,\ncontains the QuIDDPro manual and describes the algorithms used by QuIDDPro. For\nfurther information, including how to access the software, click <a href=\"http://vlsicad.eecs.umich.edu/Quantum/qp/\">here</a>.</p>\n\n<h2><img border=\"0\" width=\"2102\" height=\"12\" src=\"index_files/image002.jpg\" alt=\"cline\"></h2>\n\n<h2 align=\"center\" style=\"text-align:center\"><span style=\"color:red\">COURSES\nTAUGHT RECENTLY</span></h2>\n\n<p style=\"margin-top:0in;margin-right:0in;margin-bottom:0in;margin-left:.25in;\nmargin-bottom:.0001pt;text-indent:.25in\"><b>EECS 203: </b>Discrete mathematics</p>\n\n<p style=\"margin-top:0in;margin-right:0in;margin-bottom:0in;margin-left:.25in;\nmargin-bottom:.0001pt;text-indent:.25in\"><b>EECS 270</b>: Introduction to logic\ndesign</p>\n\n<p style=\"margin-top:0in;margin-right:0in;margin-bottom:0in;margin-left:.25in;\nmargin-bottom:.0001pt;text-indent:.25in\"><b>EECS 478</b>: Logic circuit synthesis\nand optimization</p>\n\n<p style=\"margin-top:0in;margin-right:0in;margin-bottom:0in;margin-left:.25in;\nmargin-bottom:.0001pt;text-indent:.25in\"><b>EECS 579</b>: Digital system\ntesting</p>\n\n<p style=\"margin-top:0in;margin-right:0in;margin-bottom:0in;margin-left:.25in;\nmargin-bottom:.0001pt;text-indent:.25in\"><b>EECS 598</b>: Quantum computing\ncircuits</p>\n\n<p style=\"margin-top:0in;margin-right:0in;margin-bottom:0in;margin-left:.25in;\nmargin-bottom:.0001pt;text-indent:.25in\">&nbsp;</p>\n\n<p class=\"MsoNormal\">&nbsp;</p>\n\n<p class=\"MsoNormal\"><img border=\"0\" width=\"2102\" height=\"12\" id=\"Picture 1\" src=\"index_files/image002.jpg\" alt=\"cline\"><br>\n<br>\n</p>\n\n<h2 align=\"center\" style=\"text-align:center\"><span style=\"color:red\">SELECTED\nPUBLICATIONS </span></h2>\n\n<h2 style=\"text-align:justify\"><span style=\"font-size:12.0pt;font-weight:normal\">For\na flavor of our recent research, see the following papers which you can\ndownload in pdf format. Also see the </span><a href=\"http://www.amazon.com/Analysis-Circuits-Uncertainty-Electrical-Engineering/dp/9048196434\"><span style=\"font-size:12.0pt;font-weight:normal\">book</span></a><span style=\"font-size:12.0pt;font-weight:normal\"> <i>Design, Analysis and Test of\nLogic Circuits under Uncertainty </i>(Springer 2012) by S. Krishnaswamy, I.L.\nMarkov and J.P. Hayes.</span></h2>\n\n<ol style=\"margin-top:0in\" start=\"1\" type=\"1\">\n <li class=\"MsoNormal\" style=\"margin-top:12.0pt;margin-bottom:2.0pt;text-align:\n     justify\">S. Krishnaswamy, G.F. Viamontes, I.L. Markov and J.P. Hayes: <b>Probabilistic\n     transfer matrices in symbolic reliability analysis of logic circuits,</b> <i>ACM\n     Trans. on Design Automation of Electronic Systems</i> vol. 13, article 8,\n     Jan. 2008. We propose here the probabilistic transfer matrix (PTM) concept\n     to capture nondeterministic behavior in logic circuits. PTMs provide a\n     concise description of both normal and faulty behavior, and are\n     well-suited to reliability and error susceptibility calculations. (<a href=\"http://www.eecs.umich.edu/~jhayes/SK_PTMsInSymbRelAnal_TODAES-08.pdf\">pdf</a>)</li>\n</ol>\n\n<p class=\"Paper\" style=\"margin-left:.5in;text-indent:-.25in;vertical-align:baseline\"><span style=\"font-size:12.0pt\">2.<span style=\"font:7.0pt &quot;Times New Roman&quot;\">&nbsp;&nbsp;&nbsp;&nbsp;\n</span></span><span style=\"font-size:12.0pt\">I. Polian, J.P. Hayes, S.M. Reddy\nand B. Becker: <b>Modeling and mitigating transient errors in logic circuits,</b>\n<i>IEEE Trans. on Dependable &amp; Secure Computing</i>, pp.537-547, July-Aug. 2011.\nTransient or soft errors caused by environmental effects are a growing concern\nin micro- and nanoelectronics. This paper presents a novel framework for\nmodeling and reducing the effects of such errors in digital circuits. (</span><a href=\"IP-JPH-SR-BB_IEEET-DSC_Jul-11.pdf\"><span style=\"font-size:12.0pt\">pdf</span></a><span style=\"font-size:12.0pt\">)</span></p>\n\n<p class=\"Paper\" style=\"margin-left:.5in;text-indent:-.25in;vertical-align:baseline\"><span style=\"font-size:12.0pt\">3.<span style=\"font:7.0pt &quot;Times New Roman&quot;\">&nbsp;&nbsp;&nbsp;&nbsp;\n</span></span><span style=\"font-size:12.0pt\">A. Alaghi, C. Li and J.P. Hayes: <b>Stochastic\ncircuits for real-time image-processing applications</b>, <i>Proc. 50th Design\nAutomation Conf. (</i>DAC<i>), </i>article 136<i>,</i> 6 pages,<i> </i>June 2013.\nThis work addresses the design of image-processing circuits using stochastic computing\ntechniques. We show how stochastic circuits can be integrated at the pixel\nlevel with image sensors to support efficient real-time pre-processing of\nimages. Applications of interest include retinal implants for vision\nrestoration and on-the-fly feature extraction. (</span><a href=\"Alaghi_DAC-2013.pdf\"><span style=\"font-size:12.0pt\">pdf</span></a><span style=\"font-size:12.0pt\">)</span></p>\n\n<p class=\"Paper\" style=\"margin-left:.5in;text-indent:-.25in;vertical-align:baseline\"><span style=\"font-size:12.0pt\">4.<span style=\"font:7.0pt &quot;Times New Roman&quot;\">&nbsp;&nbsp;&nbsp;&nbsp;\n</span></span><span style=\"font-size:12.0pt\">A. Alaghi, W-K. Qian and J.P.\nHayes: <b>The promise and challenge of stochastic computing</b>, <i>IEEE Trans.\non CAD</i>, 19 pages, 2018. Stochastic computing (SC) is an unconventional\ntechnique which processes data in the form of bit-streams that resemble neural\nspike trains, and can be interpreted as probabilities. It can implement complex\narithmetic operations by means of extremely simple logic circuits. This allows\nSC circuits to be used in massively parallel applications such as neural networks.\nThis paper is a comprehensive survey and review of SC, focusing on recent developments.\n(</span><a href=\"AA-WKQ-JPH_Promise-SC_IEEETCAD'18.pdf\"><span style=\"font-size:\n12.0pt\">pdf</span></a><span style=\"font-size:12.0pt\">)</span></p>\n\n<p class=\"Paper\" style=\"margin-left:.5in;text-indent:-.25in;vertical-align:baseline\"><span style=\"font-size:12.0pt\">5.<span style=\"font:7.0pt &quot;Times New Roman&quot;\">&nbsp;&nbsp;&nbsp;&nbsp;\n</span></span><span style=\"font-size:12.0pt\">P. Ting and J.P. Hayes: <b>Eliminating\na hidden error source in stochastic circuits</b>, <i>Proc. 30<sup>th</sup> Symp.\nDefect &amp; Fault Tolerance in VLSI and Nano. Systems</i> (DFT), pp.44-49, Oct.\n2017. (This received the conference</span>'<span style=\"font-size:12.0pt\">s <b>Best\nPaper Award</b>) We investigate the role of constant inputs in stochastic\ncircuits and show that, while such constants are essential in practical SC\ndesign, they are also an unexpected source of errors. We further demonstrate that\nconstants and the errors they cause can be completely eliminated by employing a\nnovel sequential circuit design technique. (</span><a href=\"PST_published-DFT17-proc_Oct-17.pdf\"><span style=\"font-size:12.0pt\">pdf</span></a><span style=\"font-size:12.0pt\">)</span></p>\n\n<p class=\"MsoNormal\">&nbsp;</p>\n\n<p class=\"MsoNormal\" style=\"margin-left:.5in\">&nbsp;</p>\n\n<p class=\"MsoNormal\"><img border=\"0\" width=\"2102\" height=\"12\" src=\"index_files/image002.jpg\" alt=\"cline\"></p>\n\n<h2 align=\"center\" style=\"margin-left:.5in;text-align:center\"><span style=\"color:red\">RECENTLY GRADUATED PhD STUDENTS </span></h2>\n\n<p class=\"MsoListParagraph\" style=\"text-indent:-.25in\"><span style=\"font-family:\nSymbol\"><img width=\"17\" height=\"17\" src=\"index_files/image001.gif\" alt=\"*\"><span style=\"font:7.0pt &quot;Times New Roman&quot;\">&nbsp;&nbsp;&nbsp;&nbsp; </span></span><b>Kenneth\nZick</b> </p>\n\n<p class=\"MsoNormal\" style=\"margin-left:.5in\">Graduated 2010. PhD thesis: <i>Physically-adaptive\ncomputing via introspection and self-optimization in reconfigurable systems.</i>\n</p>\n\n<p class=\"MsoNormal\" style=\"margin-left:.5in\">Current position: USC Information\nSciences Institute, Arlington, VA.</p>\n\n<p class=\"MsoListParagraphCxSpFirst\" style=\"text-indent:-.25in\"><span style=\"font-family:Symbol\"><img width=\"17\" height=\"17\" src=\"index_files/image001.gif\" alt=\"*\"><span style=\"font:7.0pt &quot;Times New Roman&quot;\">&nbsp;&nbsp;&nbsp;&nbsp;\n</span></span><b>Dae Young Lee</b></p>\n\n<p class=\"MsoListParagraphCxSpLast\">Graduated 2012. PhD thesis: <i>Wireless\ntesting of integrated circuits.</i></p>\n\n<p class=\"MsoNormal\" style=\"margin-left:.5in\">Current position: Samsung Research,\nSeoul, Korea. </p>\n\n<p class=\"MsoListParagraphCxSpFirst\" style=\"text-indent:-.25in\"><span style=\"font-family:Symbol\"><img width=\"17\" height=\"17\" src=\"index_files/image001.gif\" alt=\"*\"><span style=\"font:7.0pt &quot;Times New Roman&quot;\">&nbsp;&nbsp;&nbsp;&nbsp;\n</span></span><b>Chien-Chih Yu</b></p>\n\n<p class=\"MsoListParagraphCxSpMiddle\">Graduated 2012. PhD thesis: <i>Probabilistic\nmethods for analyzing and simulating digital circuits.</i> </p>\n\n<p class=\"MsoListParagraphCxSpMiddle\">Current position: Oracle Inc., <span class=\"org-top-card-moduledot-separated-list\">Redwood Shores, CA</span>.</p>\n\n<p class=\"MsoListParagraphCxSpMiddle\" style=\"text-indent:-.25in\"><span style=\"font-family:Symbol\"><img width=\"17\" height=\"17\" src=\"index_files/image001.gif\" alt=\"*\"><span style=\"font:7.0pt &quot;Times New Roman&quot;\">&nbsp;&nbsp;&nbsp;&nbsp;\n</span></span><b>Armin Alaghi</b></p>\n\n<p class=\"MsoListParagraphCxSpMiddle\">Graduated 2015. PhD thesis: <i>The logic of\nrandom pulses: stochastic computing.</i></p>\n\n<p class=\"MsoListParagraphCxSpMiddle\">Current position: University of Washington,\nSeattle, WA.</p>\n\n<p class=\"MsoListParagraphCxSpMiddle\" style=\"text-indent:-.25in\"><span style=\"font-family:Symbol\"><img width=\"17\" height=\"17\" src=\"index_files/image001.gif\" alt=\"*\"><span style=\"font:7.0pt &quot;Times New Roman&quot;\">&nbsp;&nbsp;&nbsp;&nbsp;\n</span></span><b>Te-Hsuan (Sean) Chen</b></p>\n\n<p class=\"MsoListParagraphCxSpMiddle\">Graduated 2016. PhD thesis: <i>Designing\naccurate and low-cost stochastic circuits. </i></p>\n\n<p class=\"MsoListParagraphCxSpLast\">Current position: Cadence Design Systems, San\nJose, CA.</p>\n\n<h2><span style=\"color:red\">And not quite so recently:</span> </h2>\n\n<p class=\"MsoNormal\" style=\"text-align:justify\">Ayee Goundan, Thirumalai Sridhar,\nJohn P. Shen, Raif M. Yanney, M. S. Krishnan, Younggap You, Debashis\nBhattacharya, Shantanu Dutt, Robert L. Maziasz, T. C. Lee, Ram Raghavan, Brian\nT. Murray, R. D. (Shawn) Blanton, Hung-Kuei Ku, Michael J. Batek, Krishnendu\nChakrabarty, Mark Hansen, Avaneendra Gupta, Amit Chowdhary, Hakan Yalcin,\nHussain Al-Asaad, Hyungwon (Will) Kim, Joonhwan Yi, Nagarajan Kandasamy, Feng\nGao, Rajesh Venkatasubramanian, Jia-yi Chen, George Viamontes, Smita\nKrishnaswamy, and Sungsoon Cho.</p>\n\n<p class=\"MsoNormal\" style=\"text-align:justify\">&nbsp;</p>\n\n<p class=\"MsoNormal\" style=\"text-align:justify\">&nbsp;</p>\n\n<p class=\"MsoNormal\" style=\"text-align:justify\"><i>Updated January 2018</i></p>\n\n<p class=\"MsoNormal\">&nbsp;</p>\n\n<p class=\"MsoNormal\"><img border=\"0\" width=\"2102\" height=\"12\" id=\"Picture 3\" src=\"index_files/image002.jpg\" alt=\"cline\"></p>\n\n<p class=\"MsoNormal\">&nbsp;</p>\n\n<p class=\"MsoNormal\"><img width=\"2103\" height=\"12\" src=\"index_files/image004.png\" alt=\"cline\"></p>\n\n</div>\n\n\n\n\n</body></html>"