// Seed: 997014305
module module_0 (
    id_1
);
  output wire id_1;
  always $display(1);
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always_latch begin
    id_2[1'd0] = 1;
  end
  module_0(
      id_3
  );
endmodule
module module_2 #(
    parameter id_16 = 32'd64,
    parameter id_17 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_12;
  module_0(
      id_5
  );
  wire id_13;
  wire id_14;
  wire id_15;
  assign id_15 = id_8;
  assign id_12 = id_12;
  defparam id_16.id_17 = id_11;
endmodule
