// Seed: 1636166099
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_8 = -1;
  id_12(
      id_2, 1, id_8 !== -1, 1, -1, 1, -1 != -1, id_3
  );
  wire id_13;
  wire id_14;
  supply0 id_15 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd76
) (
    id_1#(
        .id_2 (id_3[_id_4 : 1'h0]),
        .id_5 (~id_6),
        .id_7 (-1 ^ -1),
        .id_8 (id_8),
        .id_9 (-1),
        .id_10(-1'd0),
        .id_11(1)
    ),
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_6;
  inout wire id_5;
  inout wire _id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_5;
  module_0 modCall_1 (
      id_16,
      id_13,
      id_13,
      id_13,
      id_14,
      id_12,
      id_14,
      id_14,
      id_12,
      id_15,
      id_13
  );
  initial id_15 = -1;
endmodule
