$date
	Thu Nov 20 01:32:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module universal_tb $end
$var wire 32 ! instr_rdata1 [31:0] $end
$var wire 32 " instr_rdata [31:0] $end
$var wire 32 # instr_addr1 [31:0] $end
$var wire 32 $ instr_addr [31:0] $end
$var wire 4 % data_we [3:0] $end
$var wire 32 & data_wdata [31:0] $end
$var wire 1 ' data_re $end
$var wire 32 ( data_rdata [31:0] $end
$var wire 32 ) data_addr [31:0] $end
$var reg 1 * clk $end
$var reg 1 + rst $end
$var integer 32 , cycle_count [31:0] $end
$var integer 32 - max_cycles [31:0] $end
$var integer 32 . trace_fd [31:0] $end
$scope module dut $end
$var wire 1 / branch_taken_e $end
$var wire 1 * clk $end
$var wire 32 0 data_addr [31:0] $end
$var wire 32 1 data_wdata [31:0] $end
$var wire 1 2 dbg_branch_taken $end
$var wire 1 3 dbg_bubble_ex $end
$var wire 32 4 dbg_busy_vec [31:0] $end
$var wire 1 5 dbg_fwd_rs1 $end
$var wire 1 6 dbg_fwd_rs2 $end
$var wire 32 7 dbg_instr_d [31:0] $end
$var wire 32 8 dbg_instr_e [31:0] $end
$var wire 32 9 dbg_instr_f [31:0] $end
$var wire 32 : dbg_pc_f [31:0] $end
$var wire 32 ; dbg_result_e [31:0] $end
$var wire 1 < dbg_stall $end
$var wire 32 = instr0_f [31:0] $end
$var wire 32 > instr1_f [31:0] $end
$var wire 32 ? instr_addr [31:0] $end
$var wire 1 @ is_load_ex $end
$var wire 1 A issue_slot0 $end
$var wire 1 B issue_slot1 $end
$var wire 1 + rst $end
$var wire 1 C use_rs2_d $end
$var wire 1 D use_rs2_1_d $end
$var wire 1 E use_rs1_d $end
$var wire 1 F use_rs1_1_d $end
$var wire 1 G stall_if_id $end
$var wire 1 H slot1_valid $end
$var wire 1 I slot0_valid $end
$var wire 32 J rs2_val_d_fwd [31:0] $end
$var wire 32 K rs2_val_d [31:0] $end
$var wire 32 L rs2_val1_d_fwd [31:0] $end
$var wire 32 M rs2_val1_d [31:0] $end
$var wire 5 N rs2_d [4:0] $end
$var wire 5 O rs2_1_d [4:0] $end
$var wire 32 P rs1_val_d_fwd [31:0] $end
$var wire 32 Q rs1_val_d [31:0] $end
$var wire 32 R rs1_val1_d_fwd [31:0] $end
$var wire 32 S rs1_val1_d [31:0] $end
$var wire 5 T rs1_d [4:0] $end
$var wire 5 U rs1_1_d [4:0] $end
$var wire 5 V rd_d [4:0] $end
$var wire 5 W rd1_d [4:0] $end
$var wire 1 X prod_is_load_rs2 $end
$var wire 1 Y prod_is_load_rs1 $end
$var wire 32 Z pc_plus8_f [31:0] $end
$var wire 32 [ pc_plus4_f [31:0] $end
$var wire 32 \ pc_next [31:0] $end
$var wire 32 ] load_pending_vec [31:0] $end
$var wire 1 ^ issue_slot1_raw $end
$var wire 1 _ issue_slot0_raw $end
$var wire 32 ` instr_rdata1 [31:0] $end
$var wire 32 a instr_rdata [31:0] $end
$var wire 32 b instr_addr1 [31:0] $end
$var wire 32 c imm_d [31:0] $end
$var wire 32 d imm1_d [31:0] $end
$var wire 1 e hazard_rs2 $end
$var wire 1 f hazard_rs1 $end
$var wire 1 g fwd_rs2_en $end
$var wire 1 h fwd_rs1_en $end
$var wire 4 i data_we [3:0] $end
$var wire 1 ' data_re $end
$var wire 32 j data_rdata [31:0] $end
$var wire 26 k ctrl_d [25:0] $end
$var wire 26 l ctrl1_d [25:0] $end
$var wire 32 m busy_vec [31:0] $end
$var wire 32 n addr_e0 [31:0] $end
$var parameter 32 o NOP $end
$var reg 32 p alu_result_e0 [31:0] $end
$var reg 32 q alu_result_e1 [31:0] $end
$var reg 4 r be_e [3:0] $end
$var reg 1 s branch_cond_e $end
$var reg 32 t branch_target_e [31:0] $end
$var reg 1 u bubble_ex $end
$var reg 26 v de1_ctrl [25:0] $end
$var reg 32 w de1_imm [31:0] $end
$var reg 32 x de1_instr [31:0] $end
$var reg 32 y de1_pc [31:0] $end
$var reg 5 z de1_rd [4:0] $end
$var reg 5 { de1_rs1 [4:0] $end
$var reg 32 | de1_rs1_val [31:0] $end
$var reg 5 } de1_rs2 [4:0] $end
$var reg 32 ~ de1_rs2_val [31:0] $end
$var reg 26 !" de_ctrl [25:0] $end
$var reg 32 "" de_imm [31:0] $end
$var reg 32 #" de_instr [31:0] $end
$var reg 32 $" de_pc [31:0] $end
$var reg 5 %" de_rd [4:0] $end
$var reg 5 &" de_rs1 [4:0] $end
$var reg 32 '" de_rs1_val [31:0] $end
$var reg 5 (" de_rs2 [4:0] $end
$var reg 32 )" de_rs2_val [31:0] $end
$var reg 32 *" fd_instr [31:0] $end
$var reg 32 +" fd_instr1 [31:0] $end
$var reg 32 ," fd_pc [31:0] $end
$var reg 32 -" load_data_e0 [31:0] $end
$var reg 32 ." op1_e0 [31:0] $end
$var reg 32 /" op1_e1 [31:0] $end
$var reg 32 0" op2_e0 [31:0] $end
$var reg 32 1" op2_e1 [31:0] $end
$var reg 32 2" pc_f [31:0] $end
$var reg 32 3" wb_data_e0 [31:0] $end
$var reg 32 4" wb_data_e1 [31:0] $end
$var reg 32 5" wdata_e [31:0] $end
$scope module u_decoder $end
$var wire 32 6" instr [31:0] $end
$var wire 5 7" rs2 [4:0] $end
$var wire 5 8" rs1 [4:0] $end
$var wire 5 9" rd [4:0] $end
$var wire 7 :" opcode [6:0] $end
$var wire 7 ;" funct7 [6:0] $end
$var wire 3 <" funct3 [2:0] $end
$var reg 26 =" ctrl [25:0] $end
$var reg 1 E use_rs1 $end
$var reg 1 C use_rs2 $end
$upscope $end
$scope module u_decoder1 $end
$var wire 32 >" instr [31:0] $end
$var wire 5 ?" rs2 [4:0] $end
$var wire 5 @" rs1 [4:0] $end
$var wire 5 A" rd [4:0] $end
$var wire 7 B" opcode [6:0] $end
$var wire 7 C" funct7 [6:0] $end
$var wire 3 D" funct3 [2:0] $end
$var reg 26 E" ctrl [25:0] $end
$var reg 1 F use_rs1 $end
$var reg 1 D use_rs2 $end
$upscope $end
$scope module u_forward_unit $end
$var wire 32 F" ex0_result [31:0] $end
$var wire 32 G" ex1_result [31:0] $end
$var wire 1 @ is_load_ex0 $end
$var wire 1 H" is_load_ex1 $end
$var wire 5 I" rd_ex0 [4:0] $end
$var wire 5 J" rd_ex1 [4:0] $end
$var wire 1 K" reg_write_ex0 $end
$var wire 1 L" reg_write_ex1 $end
$var wire 5 M" rs1_0_id [4:0] $end
$var wire 5 N" rs1_1_id [4:0] $end
$var wire 5 O" rs2_0_id [4:0] $end
$var wire 5 P" rs2_1_id [4:0] $end
$var wire 32 Q" rs2_1_reg [31:0] $end
$var wire 32 R" rs2_0_reg [31:0] $end
$var wire 32 S" rs1_1_reg [31:0] $end
$var wire 32 T" rs1_0_reg [31:0] $end
$var reg 32 U" fwd_rs1_0 [31:0] $end
$var reg 1 h fwd_rs1_0_en $end
$var reg 32 V" fwd_rs1_1 [31:0] $end
$var reg 32 W" fwd_rs2_0 [31:0] $end
$var reg 1 g fwd_rs2_0_en $end
$var reg 32 X" fwd_rs2_1 [31:0] $end
$upscope $end
$scope module u_imm_gen $end
$var wire 3 Y" imm_sel [2:0] $end
$var wire 32 Z" instr [31:0] $end
$var reg 32 [" imm [31:0] $end
$upscope $end
$scope module u_imm_gen1 $end
$var wire 3 \" imm_sel [2:0] $end
$var wire 32 ]" instr [31:0] $end
$var reg 32 ^" imm [31:0] $end
$upscope $end
$scope module u_issue_unit $end
$var wire 26 _" ctrl0 [25:0] $end
$var wire 26 `" ctrl1 [25:0] $end
$var wire 5 a" rd_0 [4:0] $end
$var wire 5 b" rd_1 [4:0] $end
$var wire 5 c" rs1_0 [4:0] $end
$var wire 5 d" rs1_1 [4:0] $end
$var wire 5 e" rs2_0 [4:0] $end
$var wire 5 f" rs2_1 [4:0] $end
$var wire 1 E use_rs1_0 $end
$var wire 1 F use_rs1_1 $end
$var wire 1 C use_rs2_0 $end
$var wire 1 D use_rs2_1 $end
$var wire 32 g" load_pending_vec [31:0] $end
$var wire 32 h" busy_vec [31:0] $end
$var reg 1 i" branch0 $end
$var reg 1 j" branch1 $end
$var reg 1 k" branch1_conflict $end
$var reg 1 l" hazard1 $end
$var reg 1 _ issue_slot0 $end
$var reg 1 ^ issue_slot1 $end
$var reg 1 m" load0 $end
$var reg 1 n" load_use0 $end
$var reg 1 o" load_use_same_cycle $end
$var reg 1 p" mem0 $end
$var reg 1 q" mem1 $end
$var reg 1 r" mem_conflict $end
$var reg 1 s" raw10 $end
$var reg 1 t" rs1_0_valid $end
$var reg 1 u" rs1_1_valid $end
$var reg 1 v" rs2_0_valid $end
$var reg 1 w" rs2_1_valid $end
$var reg 1 x" sb_load_use1 $end
$var reg 1 y" sb_raw1 $end
$var reg 1 z" sb_waw1 $end
$var reg 1 G stall_if $end
$var reg 1 {" war10 $end
$var reg 1 |" waw10 $end
$var reg 1 }" write0 $end
$var reg 1 ~" write1 $end
$scope function is_busy $end
$upscope $end
$scope function is_load_pending $end
$upscope $end
$upscope $end
$scope module u_reg_status_table $end
$var wire 1 * clk $end
$var wire 1 @ is_load0_ex $end
$var wire 1 !# is_load1_ex $end
$var wire 5 "# rd0_ex [4:0] $end
$var wire 1 ## rd0_write_en_ex $end
$var wire 5 $# rd1_ex [4:0] $end
$var wire 1 %# rd1_write_en_ex $end
$var wire 5 &# rs1_id [4:0] $end
$var wire 5 '# rs2_id [4:0] $end
$var wire 1 + rst $end
$var wire 1 E use_rs1_id $end
$var wire 1 C use_rs2_id $end
$var reg 32 (# busy_vec [31:0] $end
$var reg 1 f hazard_rs1 $end
$var reg 1 e hazard_rs2 $end
$var reg 32 )# load_pending_vec [31:0] $end
$var reg 1 Y producer_is_load_rs1 $end
$var reg 1 X producer_is_load_rs2 $end
$scope begin $ivl_for_loop0 $end
$var integer 32 *# i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 +# j [31:0] $end
$upscope $end
$upscope $end
$scope module u_regfile $end
$var wire 1 * clk $end
$var wire 5 ,# raddr0_1 [4:0] $end
$var wire 5 -# raddr0_2 [4:0] $end
$var wire 5 .# raddr1_1 [4:0] $end
$var wire 5 /# raddr1_2 [4:0] $end
$var wire 1 + rst $end
$var wire 5 0# waddr0 [4:0] $end
$var wire 5 1# waddr1 [4:0] $end
$var wire 32 2# wdata0 [31:0] $end
$var wire 32 3# wdata1 [31:0] $end
$var wire 1 4# we0 $end
$var wire 1 5# we1 $end
$var wire 32 6# rdata1_2 [31:0] $end
$var wire 32 7# rdata1_1 [31:0] $end
$var wire 32 8# rdata0_2 [31:0] $end
$var wire 32 9# rdata0_1 [31:0] $end
$var integer 32 :# i [31:0] $end
$upscope $end
$scope begin $unm_blk_48 $end
$var reg 8 ;# b [7:0] $end
$upscope $end
$scope begin $unm_blk_49 $end
$var reg 8 <# b [7:0] $end
$upscope $end
$scope begin $unm_blk_50 $end
$var reg 16 =# h [15:0] $end
$upscope $end
$scope begin $unm_blk_51 $end
$var reg 16 ># h [15:0] $end
$upscope $end
$upscope $end
$scope module mem $end
$var wire 1 * clk $end
$var wire 32 ?# data_addr [31:0] $end
$var wire 1 ' data_re $end
$var wire 32 @# data_wdata [31:0] $end
$var wire 4 A# data_we [3:0] $end
$var wire 32 B# instr_addr [31:0] $end
$var wire 32 C# instr_addr1 [31:0] $end
$var wire 32 D# instr_rdata [31:0] $end
$var wire 32 E# instr_rdata1 [31:0] $end
$var parameter 32 F# MEM_WORDS $end
$var reg 32 G# data_rdata [31:0] $end
$var integer 32 H# i [31:0] $end
$scope task load_hex $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000000000 F#
b10011 o
$end
#0
$dumpvars
b100000000000 H#
b0 G#
bx E#
bx D#
bx C#
bx B#
b0 A#
bx @#
bx ?#
bx >#
bx =#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
bx 7#
bx 6#
x5#
x4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
bx .#
bx -#
bx ,#
b100000 +#
b100000 *#
b0 )#
b0 (#
bx '#
bx &#
x%#
bx $#
x##
bx "#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
xu"
xt"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
b0 h"
b0 g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
b10000000000000000000 `"
b10000000000000000000 _"
bx ^"
bx ]"
b0 \"
bx ["
bx Z"
b0 Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
xL"
xK"
bx J"
bx I"
0H"
bx G"
bx F"
b10000000000000000000 E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
b10000000000000000000 ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
b0 -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
xu
bx t
xs
b0 r
bx q
bx p
bx n
b0 m
b10000000000000000000 l
b10000000000000000000 k
b0 j
b0 i
0h
0g
xf
0e
bx d
bx c
bx b
bx a
bx `
1_
1^
b0 ]
bx \
bx [
bx Z
xY
0X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
xI
xH
0G
1F
1E
0D
0C
xB
1A
x@
bx ?
bx >
bx =
0<
bx ;
bx :
bx 9
bx 8
bx 7
06
05
b0 4
x3
x2
bx 1
bx 0
x/
b10000000000000000000000000000011 .
b11001000 -
b0 ,
1+
0*
bx )
b0 (
x'
bx &
b0 %
bx $
bx #
bx "
bx !
$end
#5000
05#
b0 L
b0 X"
b0 R
b0 V"
b0 J
b0 W"
b0 P
b0 U"
02
0/
b10000000000000010000 l
b10000000000000010000 E"
b10000000000000010000 `"
b0 S
b0 S"
b0 7#
b0 M
b0 Q"
b0 6#
b10000000000000010000 k
b10000000000000010000 ="
b10000000000000010000 _"
b0 Q
b0 T"
b0 9#
b0 K
b0 R"
b0 8#
0u"
0t"
1^
0Y
0f
0@
b100 \
0B
b10011 B"
b0 D"
b0 C"
b0 U
b0 @"
b0 N"
b0 d"
b0 .#
b0 O
b0 ?"
b0 P"
b0 f"
b0 /#
b0 W
b0 A"
b0 b"
b0 d
b0 ^"
b10011 :"
b0 <"
b0 ;"
b0 T
b0 8"
b0 M"
b0 c"
b0 &#
b0 ,#
b0 N
b0 7"
b0 O"
b0 e"
b0 '#
b0 -#
b0 V
b0 9"
b0 a"
b0 c
b0 ["
b100001000000100110011 >
b100001000000100110011 !
b100001000000100110011 `
b100001000000100110011 E#
b100000000000010010011 9
b100000000000010010011 =
b100000000000010010011 "
b100000000000010010011 a
b100000000000010010011 D#
b0 1"
0%#
0L"
b0 /"
b100000 +#
b100000 *#
b0 ;#
b0 &
b0 1
b0 @#
b0 5"
b0 0"
04#
0##
0K"
0'
b0 t
b0 ."
0H
b10011 +"
b10011 >"
b10011 ]"
0I
b10011 7
b10011 *"
b10011 6"
b10011 Z"
b0 ,"
b100 #
b100 b
b100 C#
b100 [
b1000 Z
b0 :
b0 $
b0 ?
b0 B#
b0 2"
b0 w
b0 ~
b0 |
b0 z
b0 J"
b0 $#
b0 1#
b0 }
b0 {
b0 v
b10011 x
b0 y
b0 )
b0 0
b0 ?#
b0 n
b0 ""
b0 )"
b0 '"
b0 %"
b0 I"
b0 "#
b0 0#
b0 ("
b0 &"
b0 !"
b10011 8
b10011 #"
b0 $"
b100000 :#
1*
#10000
0*
#15000
b100000 :#
1*
#20000
0*
#25000
b100000 :#
1*
#30000
0*
#35000
b100000 :#
1*
#40000
0*
#45000
1w"
1D
b10000 l
b10000 E"
b10000 `"
1l"
1s"
1u"
1~"
1}"
0^
b1000 \
b100000 +#
b100000 *#
0B
b110011 B"
b1 U
b1 @"
b1 N"
b1 d"
b1 .#
b1 O
b1 ?"
b1 P"
b1 f"
b1 /#
b10 W
b10 A"
b10 b"
b1 d
b1 ^"
b1 N
b1 7"
b1 O"
b1 e"
b1 '#
b1 -#
b1 V
b1 9"
b1 a"
b1 c
b1 ["
b100010000001001100011 >
b100010000001001100011 !
b100010000001001100011 `
b100010000001001100011 E#
b100001000000100110011 9
b100001000000100110011 =
b100001000000100110011 "
b100001000000100110011 a
b100001000000100110011 D#
14#
1##
1K"
1H
b100001000000100110011 +"
b100001000000100110011 >"
b100001000000100110011 ]"
1I
b100000000000010010011 7
b100000000000010010011 *"
b100000000000010010011 6"
b100000000000010010011 Z"
b1000 #
b1000 b
b1000 C#
b1000 [
b1100 Z
b100 :
b100 $
b100 ?
b100 B#
b100 2"
b10000000000000010000 !"
0+
1*
#50000
0*
#55000
b100 d
b100 ^"
b10 \"
1e
1k"
1v"
0~"
1j"
1D
b1000000000000100000000000 l
b1000000000000100000000000 E"
b1000000000000100000000000 `"
1C
b10000 k
b10000 ="
b10000 _"
1y"
1s"
1t"
b1100 \
b1 0"
bx L
bx X"
16
1g
bx J
bx W"
15
1h
bx P
bx U"
b10 4
b10 m
b10 h"
b10 (#
b100000 +#
1f
b100000 *#
b1 t
b1100011 B"
b10 U
b10 @"
b10 N"
b10 d"
b10 .#
b100 W
b100 A"
b100 b"
b110011 :"
b1 T
b1 8"
b1 M"
b1 c"
b1 &#
b1 ,#
b10 V
b10 9"
b10 a"
b110010011 >
b110010011 !
b110010011 `
b110010011 E#
b100010000001001100011 9
b100010000001001100011 =
b100010000001001100011 "
b100010000001001100011 a
b100010000001001100011 D#
b1 )
b1 0
b1 ?#
b1 n
b1 ""
b1 %"
b1 I"
b1 "#
b1 0#
b1 ("
b100000000000010010011 8
b100000000000010010011 #"
b100010000001001100011 +"
b100010000001001100011 >"
b100010000001001100011 ]"
b100001000000100110011 7
b100001000000100110011 *"
b100001000000100110011 6"
b100001000000100110011 Z"
b100 ,"
b1100 #
b1100 b
b1100 C#
b1100 [
b10000 Z
b1000 :
b1000 $
b1000 ?
b1000 B#
b1000 2"
b1 ,
1*
#60000
0*
#65000
1B
b100 c
b100 ["
b0 \"
b10 Y"
1^
0l"
0k"
1~"
0}"
0j"
1i"
0D
b10000000000000010000 l
b10000000000000010000 E"
b10000000000000010000 `"
1C
b1000000000000100000000000 k
b1000000000000100000000000 ="
b1000000000000100000000000 _"
b10100 \
0y"
0s"
0w"
0u"
bx K
bx R"
bx 8#
b10011 B"
b0 U
b0 @"
b0 N"
b0 d"
b0 .#
b0 O
b0 ?"
b0 P"
b0 f"
b0 /#
b11 W
b11 A"
b11 b"
b0 d
b0 ^"
b1100011 :"
b10 T
b10 8"
b10 M"
b10 c"
b10 &#
b10 ,#
b100 V
b100 9"
b100 a"
b10010000010000011 >
b10010000010000011 !
b10010000010000011 `
b10010000010000011 E#
b110010011 9
b110010011 =
b110010011 "
b110010011 a
b110010011 D#
b0 R
b0 V"
b0 L
b0 X"
06
0g
15
1h
bx J
bx W"
bx P
bx U"
b100 4
b100 m
b100 h"
b100 (#
b100000 +#
0e
1f
b100000 *#
bx -"
bx ;#
bx &
bx 1
bx @#
bx 5"
bx 0"
b101 t
bx ."
b110010011 +"
b110010011 >"
b110010011 ]"
b100010000001001100011 7
b100010000001001100011 *"
b100010000001001100011 6"
b100010000001001100011 Z"
b1000 ,"
b10000 #
b10000 b
b10000 C#
b10000 [
b10100 Z
b1100 :
b1100 $
b1100 ?
b1100 B#
b1100 2"
bx )"
bx )
bx 0
bx ?#
bx n
bx '"
b10 %"
b10 I"
b10 "#
b10 0#
b1 &"
b10000 !"
b100001000000100110011 8
b100001000000100110011 #"
b100 $"
b10 ,
1*
#70000
0*
#75000
15#
0B
x2
x/
1l"
1}"
0i"
1q"
b0 Y"
bx R
bx V"
b0 J
b0 W"
b0 P
b0 U"
b10000000001001010100 l
b10000000001001010100 E"
b10000000001001010100 `"
bx S
bx S"
bx 7#
0C
b10000000000000010000 k
b10000000000000010000 ="
b10000000000000010000 _"
b0 K
b0 R"
b0 8#
1u"
0v"
0t"
0^
b0x1x00 \
1%#
1L"
05
0h
b1000 4
b1000 m
b1000 h"
b1000 (#
b100000 +#
0f
b100000 *#
bx -"
04#
0##
0K"
b1100 t
b11 B"
b10 D"
b10 U
b10 @"
b10 N"
b10 d"
b10 .#
b1 W
b1 A"
b1 b"
b10011 :"
b0 T
b0 8"
b0 M"
b0 c"
b0 &#
b0 ,#
b0 N
b0 7"
b0 O"
b0 e"
b0 '#
b0 -#
b11 V
b11 9"
b11 a"
b0 c
b0 ["
b100000000000001110011 >
b100000000000001110011 !
b100000000000001110011 `
b100000000000001110011 E#
b100001000001010110011 9
b100001000001010110011 =
b100001000001010110011 "
b100001000001010110011 a
b100001000001010110011 D#
b0 Q
b0 T"
b0 9#
b11 z
b11 J"
b11 $#
b11 1#
b10000000000000010000 v
b110010011 x
b1100 y
b100 ""
b100 %"
b100 I"
b100 "#
b100 0#
b10 &"
b1000000000000100000000000 !"
b100010000001001100011 8
b100010000001001100011 #"
b1000 $"
b10010000010000011 +"
b10010000010000011 >"
b10010000010000011 ]"
b110010011 7
b110010011 *"
b110010011 6"
b110010011 Z"
b1100 ,"
b11000 #
b11000 b
b11000 C#
b11000 [
b11100 Z
b10100 :
b10100 $
b10100 ?
b10100 B#
b10100 2"
b11 ,
1*
#80000
0*
#85000
05#
xB
0q"
bx L
bx X"
b0 R
b0 V"
bx J
bx W"
bx P
bx U"
02
0/
b10000000000000000000 l
b10000000000000000000 E"
b10000000000000000000 `"
b0 S
b0 S"
b0 7#
bx M
bx Q"
bx 6#
b10000000000000000000 k
b10000000000000000000 ="
b10000000000000000000 _"
bx Q
bx T"
bx 9#
bx K
bx R"
bx 8#
1^
0l"
0u"
xt"
0~"
0}"
bx \
xY
xf
bx10011 B"
b0 D"
b0 U
b0 @"
b0 N"
b0 d"
b0 .#
b0x O
b0x ?"
b0x P"
b0x f"
b0x /#
b0 W
b0 A"
b0 b"
b0x d
b0x ^"
b0x10011 :"
b0x T
b0x 8"
b0x M"
b0x c"
b0x &#
b0x ,#
b0x N
b0x 7"
b0x O"
b0x e"
b0x '#
b0x -#
b0x0x V
b0x0x 9"
b0x0x a"
b0x c
b0x ["
bx >
bx !
bx `
bx E#
bx 9
bx =
bx "
bx a
bx D#
0%#
0L"
b100000 +#
b100000 *#
b0 ;#
b0 -"
b0 &
b0 1
b0 @#
b0 5"
b0 0"
14#
1##
1K"
b0 ."
xH
b0x0000000000000xx10011 +"
b0x0000000000000xx10011 >"
b0x0000000000000xx10011 ]"
xI
b0x0000x00000x0x0x10011 7
b0x0000x00000x0x0x10011 *"
b0x0000x00000x0x0x10011 6"
b0x0000x00000x0x0x10011 Z"
b10100 ,"
bx #
bx b
bx C#
bx [
bx Z
b0x1x00 :
b0x1x00 $
b0x1x00 ?
b0x1x00 B#
b0x1x00 2"
b0 z
b0 J"
b0 $#
b0 1#
b0 v
b10011 x
b0 y
b0 ""
b0 )"
b0 )
b0 0
b0 ?#
b0 n
b0 '"
b11 %"
b11 I"
b11 "#
b11 0#
b0 ("
b0 &"
b10000000000000010000 !"
b110010011 8
b110010011 #"
b1100 $"
b100 ,
1*
#90000
0*
#95000
bx R
bx V"
bx S
bx S"
bx 7#
xu"
1^
b0 4
b0 m
b0 h"
b0 (#
b100000 +#
b100000 *#
bx -"
bx ;#
bx &
bx 1
bx @#
bx 5"
b0x 0"
04#
0##
0K"
bx t
bx ."
bx B"
bx D"
bx C"
bx U
bx @"
bx N"
bx d"
bx .#
bx O
bx ?"
bx P"
bx f"
bx /#
bx W
bx A"
bx b"
bx d
bx ^"
bx :"
bx <"
bx ;"
bx T
bx 8"
bx M"
bx c"
bx &#
bx ,#
bx N
bx 7"
bx O"
bx e"
bx '#
bx -#
bx V
bx 9"
bx a"
bx c
bx ["
b0x ""
bx )"
bx )
bx 0
bx ?#
bx n
bx '"
b0x0x %"
b0x0x I"
b0x0x "#
b0x0x 0#
b0x ("
b0x &"
b10000000000000000000 !"
b0x0000x00000x0x0x10011 8
b0x0000x00000x0x0x10011 #"
b10100 $"
bx +"
bx >"
bx ]"
bx 7
bx *"
bx 6"
bx Z"
b0x1x00 ,"
bx :
bx $
bx ?
bx B#
bx 2"
b101 ,
1*
#100000
0*
#105000
bx 0"
b100000 +#
b100000 *#
bx ,"
bx ""
bx %"
bx I"
bx "#
bx 0#
bx ("
bx &"
bx 8
bx #"
b0x1x00 $"
b110 ,
1*
#110000
0*
#115000
bx $"
b111 ,
1*
#120000
0*
#125000
b1000 ,
1*
#130000
0*
#135000
b1001 ,
1*
#140000
0*
#145000
b1010 ,
1*
#150000
0*
#155000
b1011 ,
1*
#160000
0*
#165000
b1100 ,
1*
#170000
0*
#175000
b1101 ,
1*
#180000
0*
#185000
b1110 ,
1*
#190000
0*
#195000
b1111 ,
1*
#200000
0*
#205000
b10000 ,
1*
#210000
0*
#215000
b10001 ,
1*
#220000
0*
#225000
b10010 ,
1*
#230000
0*
#235000
b10011 ,
1*
#240000
0*
#245000
b10100 ,
1*
#250000
0*
#255000
b10101 ,
1*
#260000
0*
#265000
b10110 ,
1*
#270000
0*
#275000
b10111 ,
1*
#280000
0*
#285000
b11000 ,
1*
#290000
0*
#295000
b11001 ,
1*
#300000
0*
#305000
b11010 ,
1*
#310000
0*
#315000
b11011 ,
1*
#320000
0*
#325000
b11100 ,
1*
#330000
0*
#335000
b11101 ,
1*
#340000
0*
#345000
b11110 ,
1*
#350000
0*
#355000
b11111 ,
1*
#360000
0*
#365000
b100000 ,
1*
#370000
0*
#375000
b100001 ,
1*
#380000
0*
#385000
b100010 ,
1*
#390000
0*
#395000
b100011 ,
1*
#400000
0*
#405000
b100100 ,
1*
#410000
0*
#415000
b100101 ,
1*
#420000
0*
#425000
b100110 ,
1*
#430000
0*
#435000
b100111 ,
1*
#440000
0*
#445000
b101000 ,
1*
#450000
0*
#455000
b101001 ,
1*
#460000
0*
#465000
b101010 ,
1*
#470000
0*
#475000
b101011 ,
1*
#480000
0*
#485000
b101100 ,
1*
#490000
0*
#495000
b101101 ,
1*
#500000
0*
#505000
b101110 ,
1*
#510000
0*
#515000
b101111 ,
1*
#520000
0*
#525000
b110000 ,
1*
#530000
0*
#535000
b110001 ,
1*
#540000
0*
#545000
b110010 ,
1*
#550000
0*
#555000
b110011 ,
1*
#560000
0*
#565000
b110100 ,
1*
#570000
0*
#575000
b110101 ,
1*
#580000
0*
#585000
b110110 ,
1*
#590000
0*
#595000
b110111 ,
1*
#600000
0*
#605000
b111000 ,
1*
#610000
0*
#615000
b111001 ,
1*
#620000
0*
#625000
b111010 ,
1*
#630000
0*
#635000
b111011 ,
1*
#640000
0*
#645000
b111100 ,
1*
#650000
0*
#655000
b111101 ,
1*
#660000
0*
#665000
b111110 ,
1*
#670000
0*
#675000
b111111 ,
1*
#680000
0*
#685000
b1000000 ,
1*
#690000
0*
#695000
b1000001 ,
1*
#700000
0*
#705000
b1000010 ,
1*
#710000
0*
#715000
b1000011 ,
1*
#720000
0*
#725000
b1000100 ,
1*
#730000
0*
#735000
b1000101 ,
1*
#740000
0*
#745000
b1000110 ,
1*
#750000
0*
#755000
b1000111 ,
1*
#760000
0*
#765000
b1001000 ,
1*
#770000
0*
#775000
b1001001 ,
1*
#780000
0*
#785000
b1001010 ,
1*
#790000
0*
#795000
b1001011 ,
1*
#800000
0*
#805000
b1001100 ,
1*
#810000
0*
#815000
b1001101 ,
1*
#820000
0*
#825000
b1001110 ,
1*
#830000
0*
#835000
b1001111 ,
1*
#840000
0*
#845000
b1010000 ,
1*
#850000
0*
#855000
b1010001 ,
1*
#860000
0*
#865000
b1010010 ,
1*
#870000
0*
#875000
b1010011 ,
1*
#880000
0*
#885000
b1010100 ,
1*
#890000
0*
#895000
b1010101 ,
1*
#900000
0*
#905000
b1010110 ,
1*
#910000
0*
#915000
b1010111 ,
1*
#920000
0*
#925000
b1011000 ,
1*
#930000
0*
#935000
b1011001 ,
1*
#940000
0*
#945000
b1011010 ,
1*
#950000
0*
#955000
b1011011 ,
1*
#960000
0*
#965000
b1011100 ,
1*
#970000
0*
#975000
b1011101 ,
1*
#980000
0*
#985000
b1011110 ,
1*
#990000
0*
#995000
b1011111 ,
1*
#1000000
0*
#1005000
b1100000 ,
1*
#1010000
0*
#1015000
b1100001 ,
1*
#1020000
0*
#1025000
b1100010 ,
1*
#1030000
0*
#1035000
b1100011 ,
1*
#1040000
0*
#1045000
b1100100 ,
1*
#1050000
0*
#1055000
b1100101 ,
1*
#1060000
0*
#1065000
b1100110 ,
1*
#1070000
0*
#1075000
b1100111 ,
1*
#1080000
0*
#1085000
b1101000 ,
1*
#1090000
0*
#1095000
b1101001 ,
1*
#1100000
0*
#1105000
b1101010 ,
1*
#1110000
0*
#1115000
b1101011 ,
1*
#1120000
0*
#1125000
b1101100 ,
1*
#1130000
0*
#1135000
b1101101 ,
1*
#1140000
0*
#1145000
b1101110 ,
1*
#1150000
0*
#1155000
b1101111 ,
1*
#1160000
0*
#1165000
b1110000 ,
1*
#1170000
0*
#1175000
b1110001 ,
1*
#1180000
0*
#1185000
b1110010 ,
1*
#1190000
0*
#1195000
b1110011 ,
1*
#1200000
0*
#1205000
b1110100 ,
1*
#1210000
0*
#1215000
b1110101 ,
1*
#1220000
0*
#1225000
b1110110 ,
1*
#1230000
0*
#1235000
b1110111 ,
1*
#1240000
0*
#1245000
b1111000 ,
1*
#1250000
0*
#1255000
b1111001 ,
1*
#1260000
0*
#1265000
b1111010 ,
1*
#1270000
0*
#1275000
b1111011 ,
1*
#1280000
0*
#1285000
b1111100 ,
1*
#1290000
0*
#1295000
b1111101 ,
1*
#1300000
0*
#1305000
b1111110 ,
1*
#1310000
0*
#1315000
b1111111 ,
1*
#1320000
0*
#1325000
b10000000 ,
1*
#1330000
0*
#1335000
b10000001 ,
1*
#1340000
0*
#1345000
b10000010 ,
1*
#1350000
0*
#1355000
b10000011 ,
1*
#1360000
0*
#1365000
b10000100 ,
1*
#1370000
0*
#1375000
b10000101 ,
1*
#1380000
0*
#1385000
b10000110 ,
1*
#1390000
0*
#1395000
b10000111 ,
1*
#1400000
0*
#1405000
b10001000 ,
1*
#1410000
0*
#1415000
b10001001 ,
1*
#1420000
0*
#1425000
b10001010 ,
1*
#1430000
0*
#1435000
b10001011 ,
1*
#1440000
0*
#1445000
b10001100 ,
1*
#1450000
0*
#1455000
b10001101 ,
1*
#1460000
0*
#1465000
b10001110 ,
1*
#1470000
0*
#1475000
b10001111 ,
1*
#1480000
0*
#1485000
b10010000 ,
1*
#1490000
0*
#1495000
b10010001 ,
1*
#1500000
0*
#1505000
b10010010 ,
1*
#1510000
0*
#1515000
b10010011 ,
1*
#1520000
0*
#1525000
b10010100 ,
1*
#1530000
0*
#1535000
b10010101 ,
1*
#1540000
0*
#1545000
b10010110 ,
1*
#1550000
0*
#1555000
b10010111 ,
1*
#1560000
0*
#1565000
b10011000 ,
1*
#1570000
0*
#1575000
b10011001 ,
1*
#1580000
0*
#1585000
b10011010 ,
1*
#1590000
0*
#1595000
b10011011 ,
1*
#1600000
0*
#1605000
b10011100 ,
1*
#1610000
0*
#1615000
b10011101 ,
1*
#1620000
0*
#1625000
b10011110 ,
1*
#1630000
0*
#1635000
b10011111 ,
1*
#1640000
0*
#1645000
b10100000 ,
1*
#1650000
0*
#1655000
b10100001 ,
1*
#1660000
0*
#1665000
b10100010 ,
1*
#1670000
0*
#1675000
b10100011 ,
1*
#1680000
0*
#1685000
b10100100 ,
1*
#1690000
0*
#1695000
b10100101 ,
1*
#1700000
0*
#1705000
b10100110 ,
1*
#1710000
0*
#1715000
b10100111 ,
1*
#1720000
0*
#1725000
b10101000 ,
1*
#1730000
0*
#1735000
b10101001 ,
1*
#1740000
0*
#1745000
b10101010 ,
1*
#1750000
0*
#1755000
b10101011 ,
1*
#1760000
0*
#1765000
b10101100 ,
1*
#1770000
0*
#1775000
b10101101 ,
1*
#1780000
0*
#1785000
b10101110 ,
1*
#1790000
0*
#1795000
b10101111 ,
1*
#1800000
0*
#1805000
b10110000 ,
1*
#1810000
0*
#1815000
b10110001 ,
1*
#1820000
0*
#1825000
b10110010 ,
1*
#1830000
0*
#1835000
b10110011 ,
1*
#1840000
0*
#1845000
b10110100 ,
1*
#1850000
0*
#1855000
b10110101 ,
1*
#1860000
0*
#1865000
b10110110 ,
1*
#1870000
0*
#1875000
b10110111 ,
1*
#1880000
0*
#1885000
b10111000 ,
1*
#1890000
0*
#1895000
b10111001 ,
1*
#1900000
0*
#1905000
b10111010 ,
1*
#1910000
0*
#1915000
b10111011 ,
1*
#1920000
0*
#1925000
b10111100 ,
1*
#1930000
0*
#1935000
b10111101 ,
1*
#1940000
0*
#1945000
b10111110 ,
1*
#1950000
0*
#1955000
b10111111 ,
1*
#1960000
0*
#1965000
b11000000 ,
1*
#1970000
0*
#1975000
b11000001 ,
1*
#1980000
0*
#1985000
b11000010 ,
1*
#1990000
0*
#1995000
b11000011 ,
1*
#2000000
0*
#2005000
b11000100 ,
1*
#2010000
0*
#2015000
b11000101 ,
1*
#2020000
0*
#2025000
b11000110 ,
1*
#2030000
0*
#2035000
b11000111 ,
1*
#2040000
0*
#2045000
b11001000 ,
1*
#2050000
0*
#2055000
b11001001 ,
1*
