#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Jun 30 20:57:04 2025
# Process ID: 6268
# Current directory: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3984 C:\Users\elias\dev\ba\firmware\fpga\tmp\freq\freq.xpr
# Log file: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/vivado.log
# Journal file: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
close [ open C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/new/synthesizer.v w ]
add_files C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/new/synthesizer.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top synthesizer [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/new/synthesizer.v] -no_script -reset -force -quiet
remove_files  C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/new/synthesizer.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
import_files
export_ip_user_files -of_objects  [get_files C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/design_1/design_1.bd
create_bd_cell -type hier PS7
delete_bd_objs [get_bd_cells PS7]
group_bd_cells PS7 [get_bd_cells processing_system7_0] [get_bd_cells rst_ps7_0_125M] [get_bd_cells ps7_0_axi_periph]
set_property location {1.5 492 27} [get_bd_cells PS7]
save_bd_design
create_bd_cell -type module -reference signal_split signal_split_0
set_property location {3 1151 603} [get_bd_cells signal_split_0]
connect_bd_intf_net [get_bd_intf_pins axis_red_pitaya_adc_0/M_AXIS] [get_bd_intf_pins signal_split_0/S_AXIS]
startgroup
set_property location {0.5 285 639} [get_bd_cells signal_split_0]
set_property location {1 285 639} [get_bd_cells axis_red_pitaya_adc_0]
endgroup
startgroup
set_property location {1 296 502} [get_bd_cells signal_split_0]
set_property location {1 296 642} [get_bd_cells axis_red_pitaya_adc_0]
endgroup
set_property location {2 629 578} [get_bd_cells signal_split_0]
set_property location {1 274 616} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1 281 634} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {0.5 115 621} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1 109 625} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1 105 626} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1.5 484 607} [get_bd_cells signal_split_0]
set_property location {2 438 543} [get_bd_cells signal_split_0]
undo
set_property location {2 456 568} [get_bd_cells signal_split_0]
group_bd_cells DataAcquisition [get_bd_cells signal_split_0] [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1.5 168 622} [get_bd_cells DataAcquisition]
copy_bd_objs DataAcquisition  [get_bd_pins {DataAcquisition/adc_clk}]
delete_bd_objs [get_bd_pins DataAcquisition/adc_clk1]
ungroup_bd_cells [get_bd_cells DataAcquisition]
undo
set_property location {1.5 221 622} [get_bd_cells DataAcquisition]
set_property location {1.5 292 634} [get_bd_cells DataAcquisition]
undo
undo
undo
undo
undo
undo
set_property location {0.5 199 627} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1 201 624} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1.5 628 561} [get_bd_cells signal_split_0]
set_property location {2 548 567} [get_bd_cells signal_split_0]
create_bd_cell -type module -reference frequency_counter frequency_counter_0
set_property location {5 1337 578} [get_bd_cells frequency_counter_0]
connect_bd_intf_net [get_bd_intf_pins signal_split_0/M_AXIS_PORT1] [get_bd_intf_pins frequency_counter_0/S_AXIS_IN]
set_property location {4 1302 595} [get_bd_cells frequency_counter_0]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins frequency_counter_0/counter_output]
save_bd_design
update_compile_order -fileset sources_1
set_property location {4 1410 387} [get_bd_cells axi_gpio_0]
startgroup
connect_bd_net [get_bd_pins frequency_counter_0/Ncycles] [get_bd_pins axi_gpio_0/gpio2_io_i]
endgroup
set_property location {4 1366 362} [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
save_bd_design
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
set_property name xlc_reset [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins frequency_counter_0/rst] [get_bd_pins xlc_reset/dout]
create_bd_cell -type module -reference signal_decoder signal_decoder_0
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
set_property location {5 1896 567} [get_bd_cells signal_decoder_0]
connect_bd_net [get_bd_pins signal_decoder_0/rst] [get_bd_pins xlc_reset/dout]
connect_bd_net [get_bd_pins frequency_counter_0/clk] [get_bd_pins signal_decoder_0/clk]
connect_bd_intf_net [get_bd_intf_pins frequency_counter_0/M_AXIS_OUT] [get_bd_intf_pins signal_decoder_0/S_AXIS]
set_property location {2171 573} [get_bd_ports led_o]
set_property location {2087 567} [get_bd_ports led_o]
startgroup
connect_bd_net [get_bd_ports led_o] [get_bd_pins signal_decoder_0/led_out]
endgroup
set_property location {1.5 576 607} [get_bd_cells signal_split_0]
set_property location {2 592 544} [get_bd_cells signal_split_0]
set_property location {2 583 553} [get_bd_cells signal_split_0]
group_bd_cells DataAcquisition [get_bd_cells signal_split_0] [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1.5 469 623} [get_bd_cells DataAcquisition]
connect_bd_net [get_bd_pins frequency_counter_0/clk] [get_bd_pins DataAcquisition/adc_clk]
set_property location {4 1458 1191} [get_bd_cells util_ds_buf_1]
set_property location {5 1892 1191} [get_bd_cells util_ds_buf_2]
startgroup
set_property location {2132 1177} [get_bd_ports daisy_p_o]
set_property location {2132 1197} [get_bd_ports daisy_n_o]
endgroup
startgroup
set_property location {-55 1166} [get_bd_ports daisy_n_i]
set_property location {-55 1146} [get_bd_ports daisy_p_i]
endgroup
startgroup
set_property location {-46 1180} [get_bd_ports daisy_p_i]
set_property location {-46 1190} [get_bd_ports daisy_n_i]
endgroup
startgroup
set_property location {-52 1220} [get_bd_ports daisy_p_i]
set_property location {-52 1200} [get_bd_ports daisy_n_i]
endgroup
set_property location {-39 1184} [get_bd_ports daisy_p_i]
set_property location {-49 1209} [get_bd_ports daisy_n_i]
set_property location {-45 1192} [get_bd_ports daisy_p_i]
save_bd_design
update_compile_order -fileset sources_1
set_property location {1 514 624} [get_bd_cells DataAcquisition]
set_property location {1 434 16} [get_bd_cells PS7]
set_property location {2 878 345} [get_bd_cells axi_gpio_0]
set_property location {2 877 577} [get_bd_cells frequency_counter_0]
set_property location {0.5 216 609} [get_bd_cells DataAcquisition]
set_property location {1 223 12} [get_bd_cells PS7]
set_property location {1.5 607 581} [get_bd_cells frequency_counter_0]
set_property location {2 622 603} [get_bd_cells frequency_counter_0]
set_property location {2 609 355} [get_bd_cells axi_gpio_0]
set_property location {2 606 323} [get_bd_cells axi_gpio_0]
set_property location {2 611 293} [get_bd_cells axi_gpio_0]
set_property location {2 606 356} [get_bd_cells axi_gpio_0]
set_property location {2 613 316} [get_bd_cells axi_gpio_0]
set_property location {2 626 263} [get_bd_cells axi_gpio_0]
set_property location {5 1895 586} [get_bd_cells signal_decoder_0]
set_property location {5 1894 618} [get_bd_cells signal_decoder_0]
set_property location {1 299 913} [get_bd_cells xlc_reset]
set_property location {4 1894 604} [get_bd_cells signal_decoder_0]
set_property location {4 1890 617} [get_bd_cells signal_decoder_0]
set_property location {4 1896 609} [get_bd_cells signal_decoder_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {4 1337 383} [get_bd_cells xlslice_0]
save_bd_design
set_property -dict [list CONFIG.DIN_TO {26} CONFIG.DIN_FROM {26}] [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_TO {0} CONFIG.DIN_FROM {31} CONFIG.DOUT_WIDTH {32}] [get_bd_cells xlslice_0]
set_property name xls_phase [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DOUT_WIDTH {27}] [get_bd_cells xls_phase]
set_property -dict [list CONFIG.DIN_TO {5}] [get_bd_cells xls_phase]
set_property -dict [list CONFIG.DOUT_WIDTH {10}] [get_bd_cells xls_phase]
set_property -dict [list CONFIG.DOUT_WIDTH {27}] [get_bd_cells xls_phase]
set_property location {2.5 1199 479} [get_bd_cells xls_phase]
set_property location {2102 -28} [get_bd_intf_ports DDR]
set_property location {2114 -8} [get_bd_intf_ports FIXED_IO]
startgroup
set_property location {2119 136} [get_bd_ports adc_enc_p_o]
set_property location {2119 156} [get_bd_ports dac_pwm_o]
set_property location {2119 116} [get_bd_ports adc_enc_n_o]
set_property location {2119 196} [get_bd_ports exp_p_tri_io]
set_property location {2119 176} [get_bd_ports exp_n_tri_io]
endgroup
set_property location {3 1198 415} [get_bd_cells xls_phase]
startgroup
create_bd_cell -type ip -vlnv pavel-demin:user:axis_constant:1.0 axis_constant_0
endgroup
set_property location {4 1567 403} [get_bd_cells axis_constant_0]
connect_bd_net [get_bd_pins xls_phase/Dout] [get_bd_pins axis_constant_0/cfg_data]
connect_bd_net [get_bd_pins axis_constant_0/aclk] [get_bd_pins DataAcquisition/adc_clk]
startgroup
set_property -dict [list CONFIG.Phase_Increment {Streaming} CONFIG.Phase_offset {Streaming} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.Latency {9} CONFIG.Output_Frequency1 {0} CONFIG.PINC1 {0}] [get_bd_cells dds_compiler_0]
endgroup
startgroup
set_property location {2 928 763} [get_bd_cells xls_phase]
set_property location {2 1208 753} [get_bd_cells axis_constant_0]
endgroup
undo
connect_bd_intf_net [get_bd_intf_pins axis_constant_0/M_AXIS] [get_bd_intf_pins dds_compiler_0/S_AXIS_PHASE]
set_property location {3 1133 747} [get_bd_cells axis_constant_0]
set_property location {2.5 915 761} [get_bd_cells xls_phase]
connect_bd_net [get_bd_pins xls_phase/Din] [get_bd_pins frequency_counter_0/counter_output]
group_bd_cells SignalGenerator [get_bd_cells axis_red_pitaya_dac_0] [get_bd_cells axis_constant_0] [get_bd_cells dds_compiler_0] [get_bd_cells clk_wiz_0] [get_bd_cells xls_phase]
set_property location {5 1371 787} [get_bd_cells SignalGenerator]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list CONFIG.DIN_TO {0} CONFIG.DIN_FROM {4} CONFIG.DOUT_WIDTH {5}] [get_bd_cells xlslice_0]
startgroup
set_property -dict [list CONFIG.DIN_TO {0} CONFIG.DIN_FROM {26} CONFIG.DOUT_WIDTH {27}] [get_bd_cells SignalGenerator/xls_phase]
endgroup
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
set_property location {3.5 980 473} [get_bd_cells xlslice_0]
set_property name xls_Log2N_Cycles [get_bd_cells xlslice_0]
