$date
	Thu Oct  3 21:26:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pseudorandomNumber_tb $end
$var wire 4 ! rand_out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 $ rand_out [3:0] $end
$var wire 1 # rst $end
$var reg 4 % lfsr_state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1001 %
b1001 $
1#
0"
b1001 !
$end
#5
1"
#10
0"
0#
#15
b10 !
b10 $
b10 %
1"
#20
0"
#25
b100 !
b100 $
b100 %
1"
#30
0"
#35
b1000 !
b1000 $
b1000 %
1"
#40
0"
#45
b1 !
b1 $
b1 %
1"
#50
0"
#55
b11 !
b11 $
b11 %
1"
#60
0"
#65
b111 !
b111 $
b111 %
1"
#70
0"
#75
b1111 !
b1111 $
b1111 %
1"
#80
0"
#85
b1110 !
b1110 $
b1110 %
1"
#90
0"
#95
b1101 !
b1101 $
b1101 %
1"
#100
0"
#105
b1010 !
b1010 $
b1010 %
1"
#110
0"
