{"Source Block": ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@141:168@HdlStmFor", "\n  assign trigger_out = trigger_delay == 32'h0 ? trigger_out_s : trigger_out_delayed;\n  assign trigger_out_delayed = delay_counter == 32'h0 ? 1 : 0;\n\n  generate\n  for (i = 0 ; i < 16; i = i + 1) begin\n    assign data_t[i] = od_pp_n[i] ? io_selection[i] & !data_o[i] : io_selection[i];\n    always @(posedge clk_out) begin\n      data_o[i] <= overwrite_enable[i] ? overwrite_data[i] : data_r[i];\n    end\n    always @(posedge clk_out) begin\n      if(dac_valid == 1'b1) begin\n        data_r[i] <= dac_data[i];\n      end\n      if (io_selection_s[i] == 1'b1) begin\n        io_selection[i] <= 1'b1;\n      end else begin\n        if(dac_valid == 1'b1 || overwrite_data[i] == 1'b1) begin\n          io_selection[i] <= 1'b0;\n        end\n      end\n    end\n  end\n  endgenerate\n\n  BUFGMUX_CTRL BUFGMUX_CTRL_inst (\n    .O (clk_out),\n    .I0 (clk),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[158, "        if(dac_valid == 1'b1 || overwrite_data[i] == 1'b1) begin\n"]], "Add": [[158, "        if(dac_valid == 1'b1 || overwrite_enable[i] == 1'b1) begin\n"]]}}