#Start recording tcl command: 5/20/2025 20:51:18
#Project Location: D:/RTL_FPGA/VHDL/aula32_pontofixo_pontoflutuante/try hard; Project name: ponto_fixo
prj_project new -name "ponto_fixo" -impl "impl1" -dev LFE5U-45F-6BG256C -synthesis "lse"
prj_project save
prj_src add "D:/RTL_FPGA/VHDL/aula32_pontofixo_pontoflutuante/try hard/ponto_fixo.vhd"
file copy -force -- "D:/RTL_FPGA/VHDL/aula32_pontofixo_pontoflutuante/param_sub.vhd" "D:/RTL_FPGA/VHDL/aula32_pontofixo_pontoflutuante/try hard/impl1/source"
prj_src add "D:/RTL_FPGA/VHDL/aula32_pontofixo_pontoflutuante/try hard/impl1/source/param_sub.vhd"
file copy -force -- "D:/RTL_FPGA/VERILOG/aula19_clah/param_clah.vhd" "D:/RTL_FPGA/VHDL/aula32_pontofixo_pontoflutuante/try hard/impl1/source"
prj_src add "D:/RTL_FPGA/VHDL/aula32_pontofixo_pontoflutuante/try hard/impl1/source/param_clah.vhd"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
file copy -force -- "D:/RTL_FPGA/VERILOG/aula22_subtrator/subtrador_completo_behav.v" "D:/RTL_FPGA/VHDL/aula32_pontofixo_pontoflutuante/try hard/impl1/source"
prj_src add "D:/RTL_FPGA/VHDL/aula32_pontofixo_pontoflutuante/try hard/impl1/source/subtrador_completo_behav.v"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
source "D:/RTL_FPGA/VHDL/aula32_pontofixo_pontoflutuante/try hard/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "ponto_fixo_tb.vhd"
prj_src add "D:/RTL_FPGA/VHDL/aula32_pontofixo_pontoflutuante/try hard/sim_ponto_fixo/sim_ponto_fixo.spf"
prj_src add "D:/RTL_FPGA/VHDL/aula32_pontofixo_pontoflutuante/try hard/sim_fixo/sim_fixo.spf"
prj_src add "D:/RTL_FPGA/VHDL/aula32_pontofixo_pontoflutuante/try hard/full_subtrator.vhd"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src remove "D:/RTL_FPGA/VHDL/aula32_pontofixo_pontoflutuante/try hard/impl1/source/subtrador_completo_behav.v"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src add "D:/RTL_FPGA/VHDL/aula32_pontofixo_pontoflutuante/try hard/sim_fixo/sim_fixo.spf"
prj_src add "D:/RTL_FPGA/VHDL/aula32_pontofixo_pontoflutuante/try hard/sim_fixo/sim_fixo.spf"
prj_project save
prj_project close
#Stop recording: 5/20/2025 21:45:46
