Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8de4e8684da345d2843526c539169ab3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_DataUnit_tb_behav xil_defaultlib.I2C_DataUnit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <I2C_SDAmodule> not found while processing module instance <SDAUnit> [C:/Xilinx/ECE433/ECE433_Lab7/ECE433_Lab7.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_DataUnit.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
