|i2c_bridge
A[0] => spi_to_i2c:spi_to_i2c_0.A[0]
A[1] => spi_to_i2c:spi_to_i2c_0.A[1]
B[0] => i2c_master:i2c_master_0.B[0]
B[1] => i2c_master:i2c_master_0.B[1]
LED1 <> LED1
LED2 <> LED2
LED5 <> LED5
clock => spi_to_i2c:spi_to_i2c_0.clk
clock => i2c_master:i2c_master_0.clk
reset_n => spi_to_i2c:spi_to_i2c_0.reset_n
reset_n => i2c_master:i2c_master_0.reset_n
sioc <> i2c_master:i2c_master_0.scl
siod <> i2c_master:i2c_master_0.sda


|i2c_bridge|spi_to_i2c:spi_to_i2c_0
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
LED1 <> LED1
LED2 <> LED2
LED5 <> LED5
clk => i2c_data_wr[0]~reg0.CLK
clk => i2c_data_wr[1]~reg0.CLK
clk => i2c_data_wr[2]~reg0.CLK
clk => i2c_data_wr[3]~reg0.CLK
clk => i2c_data_wr[4]~reg0.CLK
clk => i2c_data_wr[5]~reg0.CLK
clk => i2c_data_wr[6]~reg0.CLK
clk => i2c_data_wr[7]~reg0.CLK
clk => i2c_rw~reg0.CLK
clk => i2c_addr[0]~reg0.CLK
clk => i2c_addr[1]~reg0.CLK
clk => i2c_addr[2]~reg0.CLK
clk => i2c_addr[3]~reg0.CLK
clk => i2c_addr[4]~reg0.CLK
clk => i2c_addr[5]~reg0.CLK
clk => i2c_addr[6]~reg0.CLK
clk => i2c_busy_prev.CLK
clk => run_once.CLK
clk => i2c_ena~reg0.CLK
clk => i2c_busy_cnt[0].CLK
clk => i2c_busy_cnt[1].CLK
clk => i2c_busy_cnt[2].CLK
clk => i2c_busy_cnt[3].CLK
clk => i2c_busy_cnt[4].CLK
clk => i2c_busy_cnt[5].CLK
clk => i2c_busy_cnt[6].CLK
clk => i2c_busy_cnt[7].CLK
clk => i2c_busy_cnt[8].CLK
clk => i2c_busy_cnt[9].CLK
clk => i2c_busy_cnt[10].CLK
clk => i2c_busy_cnt[11].CLK
clk => i2c_busy_cnt[12].CLK
clk => i2c_busy_cnt[13].CLK
clk => i2c_busy_cnt[14].CLK
clk => i2c_busy_cnt[15].CLK
clk => i2c_busy_cnt[16].CLK
clk => i2c_busy_cnt[17].CLK
clk => i2c_busy_cnt[18].CLK
clk => i2c_busy_cnt[19].CLK
clk => i2c_busy_cnt[20].CLK
clk => i2c_busy_cnt[21].CLK
clk => i2c_busy_cnt[22].CLK
clk => i2c_busy_cnt[23].CLK
clk => i2c_busy_cnt[24].CLK
clk => i2c_busy_cnt[25].CLK
clk => i2c_busy_cnt[26].CLK
clk => i2c_busy_cnt[27].CLK
clk => i2c_busy_cnt[28].CLK
clk => i2c_busy_cnt[29].CLK
clk => i2c_busy_cnt[30].CLK
clk => i2c_busy_cnt[31].CLK
reset_n => run_once.ACLR
reset_n => i2c_ena~reg0.ACLR
reset_n => i2c_busy_cnt[0].ACLR
reset_n => i2c_busy_cnt[1].ACLR
reset_n => i2c_busy_cnt[2].ACLR
reset_n => i2c_busy_cnt[3].ACLR
reset_n => i2c_busy_cnt[4].ACLR
reset_n => i2c_busy_cnt[5].ACLR
reset_n => i2c_busy_cnt[6].ACLR
reset_n => i2c_busy_cnt[7].ACLR
reset_n => i2c_busy_cnt[8].ACLR
reset_n => i2c_busy_cnt[9].ACLR
reset_n => i2c_busy_cnt[10].ACLR
reset_n => i2c_busy_cnt[11].ACLR
reset_n => i2c_busy_cnt[12].ACLR
reset_n => i2c_busy_cnt[13].ACLR
reset_n => i2c_busy_cnt[14].ACLR
reset_n => i2c_busy_cnt[15].ACLR
reset_n => i2c_busy_cnt[16].ACLR
reset_n => i2c_busy_cnt[17].ACLR
reset_n => i2c_busy_cnt[18].ACLR
reset_n => i2c_busy_cnt[19].ACLR
reset_n => i2c_busy_cnt[20].ACLR
reset_n => i2c_busy_cnt[21].ACLR
reset_n => i2c_busy_cnt[22].ACLR
reset_n => i2c_busy_cnt[23].ACLR
reset_n => i2c_busy_cnt[24].ACLR
reset_n => i2c_busy_cnt[25].ACLR
reset_n => i2c_busy_cnt[26].ACLR
reset_n => i2c_busy_cnt[27].ACLR
reset_n => i2c_busy_cnt[28].ACLR
reset_n => i2c_busy_cnt[29].ACLR
reset_n => i2c_busy_cnt[30].ACLR
reset_n => i2c_busy_cnt[31].ACLR
reset_n => i2c_data_wr[0]~reg0.ENA
reset_n => i2c_busy_prev.ENA
reset_n => i2c_addr[6]~reg0.ENA
reset_n => i2c_addr[5]~reg0.ENA
reset_n => i2c_addr[4]~reg0.ENA
reset_n => i2c_addr[3]~reg0.ENA
reset_n => i2c_addr[2]~reg0.ENA
reset_n => i2c_addr[1]~reg0.ENA
reset_n => i2c_addr[0]~reg0.ENA
reset_n => i2c_rw~reg0.ENA
reset_n => i2c_data_wr[7]~reg0.ENA
reset_n => i2c_data_wr[6]~reg0.ENA
reset_n => i2c_data_wr[5]~reg0.ENA
reset_n => i2c_data_wr[4]~reg0.ENA
reset_n => i2c_data_wr[3]~reg0.ENA
reset_n => i2c_data_wr[2]~reg0.ENA
reset_n => i2c_data_wr[1]~reg0.ENA
i2c_busy => process_0.IN1
i2c_busy => i2c_busy_prev.DATAB
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => i2c_busy_cnt.OUTPUTSELECT
i2c_busy => run_once.OUTPUTSELECT
i2c_data_rd[0] => ~NO_FANOUT~
i2c_data_rd[1] => ~NO_FANOUT~
i2c_data_rd[2] => ~NO_FANOUT~
i2c_data_rd[3] => ~NO_FANOUT~
i2c_data_rd[4] => ~NO_FANOUT~
i2c_data_rd[5] => ~NO_FANOUT~
i2c_data_rd[6] => ~NO_FANOUT~
i2c_data_rd[7] => ~NO_FANOUT~
i2c_ack_err => ~NO_FANOUT~
i2c_ena <= i2c_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[0] <= i2c_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[1] <= i2c_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[2] <= i2c_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[3] <= i2c_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[4] <= i2c_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[5] <= i2c_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[6] <= i2c_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_rw <= i2c_rw~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_wr[0] <= i2c_data_wr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_wr[1] <= i2c_data_wr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_wr[2] <= i2c_data_wr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_wr[3] <= i2c_data_wr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_wr[4] <= i2c_data_wr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_wr[5] <= i2c_data_wr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_wr[6] <= i2c_data_wr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_wr[7] <= i2c_data_wr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|i2c_bridge|i2c_master:i2c_master_0
B[0] => ~NO_FANOUT~
B[1] => ~NO_FANOUT~
clk => data_clk.CLK
clk => scl_clk.CLK
clk => scl_clk~en.CLK
clk => stretch.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
reset_n => data_rd[0]~reg0.ACLR
reset_n => data_rd[1]~reg0.ACLR
reset_n => data_rd[2]~reg0.ACLR
reset_n => data_rd[3]~reg0.ACLR
reset_n => data_rd[4]~reg0.ACLR
reset_n => data_rd[5]~reg0.ACLR
reset_n => data_rd[6]~reg0.ACLR
reset_n => data_rd[7]~reg0.ACLR
reset_n => bit_cnt[0].PRESET
reset_n => bit_cnt[1].PRESET
reset_n => bit_cnt[2].PRESET
reset_n => sda_int.PRESET
reset_n => scl_ena.ACLR
reset_n => busy~reg0.ACLR
reset_n => ack_error~reg0.ACLR
reset_n => stretch.ACLR
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => count[4].ACLR
reset_n => count[5].ACLR
reset_n => count[6].ACLR
reset_n => count[7].ACLR
reset_n => count[8].ACLR
reset_n => state~3.DATAIN
reset_n => scl_clk.ENA
reset_n => data_clk.ENA
reset_n => data_rx[0].ENA
reset_n => data_tx[0].ENA
reset_n => addr_rw[7].ENA
reset_n => addr_rw[6].ENA
reset_n => addr_rw[5].ENA
reset_n => addr_rw[4].ENA
reset_n => addr_rw[3].ENA
reset_n => addr_rw[2].ENA
reset_n => addr_rw[1].ENA
reset_n => addr_rw[0].ENA
reset_n => data_tx[7].ENA
reset_n => data_tx[6].ENA
reset_n => data_tx[5].ENA
reset_n => data_tx[4].ENA
reset_n => data_tx[3].ENA
reset_n => data_tx[2].ENA
reset_n => data_tx[1].ENA
reset_n => data_rx[7].ENA
reset_n => data_rx[6].ENA
reset_n => data_rx[5].ENA
reset_n => data_rx[4].ENA
reset_n => data_rx[3].ENA
reset_n => data_rx[2].ENA
reset_n => data_rx[1].ENA
reset_n => scl_clk~en.ENA
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => process_1.IN0
ena => busy.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => sda_int.OUTPUTSELECT
ena => scl_ena.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => sda_int.OUTPUTSELECT
ena => Selector0.IN7
ena => Selector18.IN4
ena => Selector17.IN2
ena => Selector22.IN1
addr[0] => addr_rw.DATAB
addr[1] => addr_rw.DATAB
addr[2] => addr_rw.DATAB
addr[3] => addr_rw.DATAB
addr[4] => addr_rw.DATAB
addr[5] => addr_rw.DATAB
addr[6] => addr_rw.DATAB
rw => addr_rw.DATAB
rw => process_1.IN1
rw => sda_int.OUTPUTSELECT
rw => state.DATAB
rw => sda_int.OUTPUTSELECT
rw => state.DATAB
data_wr[0] => data_tx.DATAB
data_wr[0] => Mux4.IN7
data_wr[1] => data_tx.DATAB
data_wr[1] => Mux4.IN6
data_wr[2] => data_tx.DATAB
data_wr[2] => Mux4.IN5
data_wr[3] => data_tx.DATAB
data_wr[3] => Mux4.IN4
data_wr[4] => data_tx.DATAB
data_wr[4] => Mux4.IN3
data_wr[5] => data_tx.DATAB
data_wr[5] => Mux4.IN2
data_wr[6] => data_tx.DATAB
data_wr[6] => Mux4.IN1
data_wr[7] => data_tx.DATAB
data_wr[7] => Mux4.IN0
busy <> busy~reg0
data_rd[0] <= data_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[1] <= data_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[2] <= data_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[3] <= data_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[4] <= data_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[5] <= data_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[6] <= data_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[7] <= data_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_error <= ack_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda <> sda
scl <> scl


