
wheel_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005000  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b4  08005110  08005110  00015110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080052c4  080052c4  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  080052c4  080052c4  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080052c4  080052c4  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080052c4  080052c4  000152c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080052c8  080052c8  000152c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  080052cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000334  2000005c  08005328  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000390  08005328  00020390  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000cd71  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001fa3  00000000  00000000  0002ce39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000cb8  00000000  00000000  0002ede0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009f3  00000000  00000000  0002fa98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017f73  00000000  00000000  0003048b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ecf4  00000000  00000000  000483fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008a809  00000000  00000000  000570f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003c08  00000000  00000000  000e18fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  000e5504  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000005c 	.word	0x2000005c
 800012c:	00000000 	.word	0x00000000
 8000130:	080050f8 	.word	0x080050f8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000060 	.word	0x20000060
 800014c:	080050f8 	.word	0x080050f8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_dmul>:
 8000160:	b570      	push	{r4, r5, r6, lr}
 8000162:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000166:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800016a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800016e:	bf1d      	ittte	ne
 8000170:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000174:	ea94 0f0c 	teqne	r4, ip
 8000178:	ea95 0f0c 	teqne	r5, ip
 800017c:	f000 f8de 	bleq	800033c <__aeabi_dmul+0x1dc>
 8000180:	442c      	add	r4, r5
 8000182:	ea81 0603 	eor.w	r6, r1, r3
 8000186:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800018a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800018e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000192:	bf18      	it	ne
 8000194:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000198:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800019c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80001a0:	d038      	beq.n	8000214 <__aeabi_dmul+0xb4>
 80001a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80001a6:	f04f 0500 	mov.w	r5, #0
 80001aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80001ae:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80001b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001b6:	f04f 0600 	mov.w	r6, #0
 80001ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001be:	f09c 0f00 	teq	ip, #0
 80001c2:	bf18      	it	ne
 80001c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001c8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80001cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80001d0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80001d4:	d204      	bcs.n	80001e0 <__aeabi_dmul+0x80>
 80001d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001da:	416d      	adcs	r5, r5
 80001dc:	eb46 0606 	adc.w	r6, r6, r6
 80001e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001f4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80001f8:	bf88      	it	hi
 80001fa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80001fe:	d81e      	bhi.n	800023e <__aeabi_dmul+0xde>
 8000200:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000204:	bf08      	it	eq
 8000206:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800020a:	f150 0000 	adcs.w	r0, r0, #0
 800020e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000212:	bd70      	pop	{r4, r5, r6, pc}
 8000214:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000218:	ea46 0101 	orr.w	r1, r6, r1
 800021c:	ea40 0002 	orr.w	r0, r0, r2
 8000220:	ea81 0103 	eor.w	r1, r1, r3
 8000224:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000228:	bfc2      	ittt	gt
 800022a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800022e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000232:	bd70      	popgt	{r4, r5, r6, pc}
 8000234:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000238:	f04f 0e00 	mov.w	lr, #0
 800023c:	3c01      	subs	r4, #1
 800023e:	f300 80ab 	bgt.w	8000398 <__aeabi_dmul+0x238>
 8000242:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000246:	bfde      	ittt	le
 8000248:	2000      	movle	r0, #0
 800024a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800024e:	bd70      	pople	{r4, r5, r6, pc}
 8000250:	f1c4 0400 	rsb	r4, r4, #0
 8000254:	3c20      	subs	r4, #32
 8000256:	da35      	bge.n	80002c4 <__aeabi_dmul+0x164>
 8000258:	340c      	adds	r4, #12
 800025a:	dc1b      	bgt.n	8000294 <__aeabi_dmul+0x134>
 800025c:	f104 0414 	add.w	r4, r4, #20
 8000260:	f1c4 0520 	rsb	r5, r4, #32
 8000264:	fa00 f305 	lsl.w	r3, r0, r5
 8000268:	fa20 f004 	lsr.w	r0, r0, r4
 800026c:	fa01 f205 	lsl.w	r2, r1, r5
 8000270:	ea40 0002 	orr.w	r0, r0, r2
 8000274:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000278:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800027c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000280:	fa21 f604 	lsr.w	r6, r1, r4
 8000284:	eb42 0106 	adc.w	r1, r2, r6
 8000288:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800028c:	bf08      	it	eq
 800028e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000292:	bd70      	pop	{r4, r5, r6, pc}
 8000294:	f1c4 040c 	rsb	r4, r4, #12
 8000298:	f1c4 0520 	rsb	r5, r4, #32
 800029c:	fa00 f304 	lsl.w	r3, r0, r4
 80002a0:	fa20 f005 	lsr.w	r0, r0, r5
 80002a4:	fa01 f204 	lsl.w	r2, r1, r4
 80002a8:	ea40 0002 	orr.w	r0, r0, r2
 80002ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002bc:	bf08      	it	eq
 80002be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002c2:	bd70      	pop	{r4, r5, r6, pc}
 80002c4:	f1c4 0520 	rsb	r5, r4, #32
 80002c8:	fa00 f205 	lsl.w	r2, r0, r5
 80002cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002d0:	fa20 f304 	lsr.w	r3, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea43 0302 	orr.w	r3, r3, r2
 80002dc:	fa21 f004 	lsr.w	r0, r1, r4
 80002e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	fa21 f204 	lsr.w	r2, r1, r4
 80002e8:	ea20 0002 	bic.w	r0, r0, r2
 80002ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f094 0f00 	teq	r4, #0
 8000300:	d10f      	bne.n	8000322 <__aeabi_dmul+0x1c2>
 8000302:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000306:	0040      	lsls	r0, r0, #1
 8000308:	eb41 0101 	adc.w	r1, r1, r1
 800030c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000310:	bf08      	it	eq
 8000312:	3c01      	subeq	r4, #1
 8000314:	d0f7      	beq.n	8000306 <__aeabi_dmul+0x1a6>
 8000316:	ea41 0106 	orr.w	r1, r1, r6
 800031a:	f095 0f00 	teq	r5, #0
 800031e:	bf18      	it	ne
 8000320:	4770      	bxne	lr
 8000322:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000326:	0052      	lsls	r2, r2, #1
 8000328:	eb43 0303 	adc.w	r3, r3, r3
 800032c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000330:	bf08      	it	eq
 8000332:	3d01      	subeq	r5, #1
 8000334:	d0f7      	beq.n	8000326 <__aeabi_dmul+0x1c6>
 8000336:	ea43 0306 	orr.w	r3, r3, r6
 800033a:	4770      	bx	lr
 800033c:	ea94 0f0c 	teq	r4, ip
 8000340:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000344:	bf18      	it	ne
 8000346:	ea95 0f0c 	teqne	r5, ip
 800034a:	d00c      	beq.n	8000366 <__aeabi_dmul+0x206>
 800034c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000350:	bf18      	it	ne
 8000352:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000356:	d1d1      	bne.n	80002fc <__aeabi_dmul+0x19c>
 8000358:	ea81 0103 	eor.w	r1, r1, r3
 800035c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000360:	f04f 0000 	mov.w	r0, #0
 8000364:	bd70      	pop	{r4, r5, r6, pc}
 8000366:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800036a:	bf06      	itte	eq
 800036c:	4610      	moveq	r0, r2
 800036e:	4619      	moveq	r1, r3
 8000370:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000374:	d019      	beq.n	80003aa <__aeabi_dmul+0x24a>
 8000376:	ea94 0f0c 	teq	r4, ip
 800037a:	d102      	bne.n	8000382 <__aeabi_dmul+0x222>
 800037c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000380:	d113      	bne.n	80003aa <__aeabi_dmul+0x24a>
 8000382:	ea95 0f0c 	teq	r5, ip
 8000386:	d105      	bne.n	8000394 <__aeabi_dmul+0x234>
 8000388:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800038c:	bf1c      	itt	ne
 800038e:	4610      	movne	r0, r2
 8000390:	4619      	movne	r1, r3
 8000392:	d10a      	bne.n	80003aa <__aeabi_dmul+0x24a>
 8000394:	ea81 0103 	eor.w	r1, r1, r3
 8000398:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800039c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd70      	pop	{r4, r5, r6, pc}
 80003aa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80003ae:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80003b2:	bd70      	pop	{r4, r5, r6, pc}

080003b4 <__aeabi_drsub>:
 80003b4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003b8:	e002      	b.n	80003c0 <__adddf3>
 80003ba:	bf00      	nop

080003bc <__aeabi_dsub>:
 80003bc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003c0 <__adddf3>:
 80003c0:	b530      	push	{r4, r5, lr}
 80003c2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003c6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ca:	ea94 0f05 	teq	r4, r5
 80003ce:	bf08      	it	eq
 80003d0:	ea90 0f02 	teqeq	r0, r2
 80003d4:	bf1f      	itttt	ne
 80003d6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003da:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003de:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003e2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e6:	f000 80e2 	beq.w	80005ae <__adddf3+0x1ee>
 80003ea:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ee:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003f2:	bfb8      	it	lt
 80003f4:	426d      	neglt	r5, r5
 80003f6:	dd0c      	ble.n	8000412 <__adddf3+0x52>
 80003f8:	442c      	add	r4, r5
 80003fa:	ea80 0202 	eor.w	r2, r0, r2
 80003fe:	ea81 0303 	eor.w	r3, r1, r3
 8000402:	ea82 0000 	eor.w	r0, r2, r0
 8000406:	ea83 0101 	eor.w	r1, r3, r1
 800040a:	ea80 0202 	eor.w	r2, r0, r2
 800040e:	ea81 0303 	eor.w	r3, r1, r3
 8000412:	2d36      	cmp	r5, #54	; 0x36
 8000414:	bf88      	it	hi
 8000416:	bd30      	pophi	{r4, r5, pc}
 8000418:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800041c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000420:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000424:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000428:	d002      	beq.n	8000430 <__adddf3+0x70>
 800042a:	4240      	negs	r0, r0
 800042c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000430:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000434:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000438:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800043c:	d002      	beq.n	8000444 <__adddf3+0x84>
 800043e:	4252      	negs	r2, r2
 8000440:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000444:	ea94 0f05 	teq	r4, r5
 8000448:	f000 80a7 	beq.w	800059a <__adddf3+0x1da>
 800044c:	f1a4 0401 	sub.w	r4, r4, #1
 8000450:	f1d5 0e20 	rsbs	lr, r5, #32
 8000454:	db0d      	blt.n	8000472 <__adddf3+0xb2>
 8000456:	fa02 fc0e 	lsl.w	ip, r2, lr
 800045a:	fa22 f205 	lsr.w	r2, r2, r5
 800045e:	1880      	adds	r0, r0, r2
 8000460:	f141 0100 	adc.w	r1, r1, #0
 8000464:	fa03 f20e 	lsl.w	r2, r3, lr
 8000468:	1880      	adds	r0, r0, r2
 800046a:	fa43 f305 	asr.w	r3, r3, r5
 800046e:	4159      	adcs	r1, r3
 8000470:	e00e      	b.n	8000490 <__adddf3+0xd0>
 8000472:	f1a5 0520 	sub.w	r5, r5, #32
 8000476:	f10e 0e20 	add.w	lr, lr, #32
 800047a:	2a01      	cmp	r2, #1
 800047c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000480:	bf28      	it	cs
 8000482:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000486:	fa43 f305 	asr.w	r3, r3, r5
 800048a:	18c0      	adds	r0, r0, r3
 800048c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000494:	d507      	bpl.n	80004a6 <__adddf3+0xe6>
 8000496:	f04f 0e00 	mov.w	lr, #0
 800049a:	f1dc 0c00 	rsbs	ip, ip, #0
 800049e:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004a2:	eb6e 0101 	sbc.w	r1, lr, r1
 80004a6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80004aa:	d31b      	bcc.n	80004e4 <__adddf3+0x124>
 80004ac:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80004b0:	d30c      	bcc.n	80004cc <__adddf3+0x10c>
 80004b2:	0849      	lsrs	r1, r1, #1
 80004b4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004b8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004bc:	f104 0401 	add.w	r4, r4, #1
 80004c0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004c4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004c8:	f080 809a 	bcs.w	8000600 <__adddf3+0x240>
 80004cc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004d0:	bf08      	it	eq
 80004d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004d6:	f150 0000 	adcs.w	r0, r0, #0
 80004da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004de:	ea41 0105 	orr.w	r1, r1, r5
 80004e2:	bd30      	pop	{r4, r5, pc}
 80004e4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004e8:	4140      	adcs	r0, r0
 80004ea:	eb41 0101 	adc.w	r1, r1, r1
 80004ee:	3c01      	subs	r4, #1
 80004f0:	bf28      	it	cs
 80004f2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004f6:	d2e9      	bcs.n	80004cc <__adddf3+0x10c>
 80004f8:	f091 0f00 	teq	r1, #0
 80004fc:	bf04      	itt	eq
 80004fe:	4601      	moveq	r1, r0
 8000500:	2000      	moveq	r0, #0
 8000502:	fab1 f381 	clz	r3, r1
 8000506:	bf08      	it	eq
 8000508:	3320      	addeq	r3, #32
 800050a:	f1a3 030b 	sub.w	r3, r3, #11
 800050e:	f1b3 0220 	subs.w	r2, r3, #32
 8000512:	da0c      	bge.n	800052e <__adddf3+0x16e>
 8000514:	320c      	adds	r2, #12
 8000516:	dd08      	ble.n	800052a <__adddf3+0x16a>
 8000518:	f102 0c14 	add.w	ip, r2, #20
 800051c:	f1c2 020c 	rsb	r2, r2, #12
 8000520:	fa01 f00c 	lsl.w	r0, r1, ip
 8000524:	fa21 f102 	lsr.w	r1, r1, r2
 8000528:	e00c      	b.n	8000544 <__adddf3+0x184>
 800052a:	f102 0214 	add.w	r2, r2, #20
 800052e:	bfd8      	it	le
 8000530:	f1c2 0c20 	rsble	ip, r2, #32
 8000534:	fa01 f102 	lsl.w	r1, r1, r2
 8000538:	fa20 fc0c 	lsr.w	ip, r0, ip
 800053c:	bfdc      	itt	le
 800053e:	ea41 010c 	orrle.w	r1, r1, ip
 8000542:	4090      	lslle	r0, r2
 8000544:	1ae4      	subs	r4, r4, r3
 8000546:	bfa2      	ittt	ge
 8000548:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800054c:	4329      	orrge	r1, r5
 800054e:	bd30      	popge	{r4, r5, pc}
 8000550:	ea6f 0404 	mvn.w	r4, r4
 8000554:	3c1f      	subs	r4, #31
 8000556:	da1c      	bge.n	8000592 <__adddf3+0x1d2>
 8000558:	340c      	adds	r4, #12
 800055a:	dc0e      	bgt.n	800057a <__adddf3+0x1ba>
 800055c:	f104 0414 	add.w	r4, r4, #20
 8000560:	f1c4 0220 	rsb	r2, r4, #32
 8000564:	fa20 f004 	lsr.w	r0, r0, r4
 8000568:	fa01 f302 	lsl.w	r3, r1, r2
 800056c:	ea40 0003 	orr.w	r0, r0, r3
 8000570:	fa21 f304 	lsr.w	r3, r1, r4
 8000574:	ea45 0103 	orr.w	r1, r5, r3
 8000578:	bd30      	pop	{r4, r5, pc}
 800057a:	f1c4 040c 	rsb	r4, r4, #12
 800057e:	f1c4 0220 	rsb	r2, r4, #32
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 f304 	lsl.w	r3, r1, r4
 800058a:	ea40 0003 	orr.w	r0, r0, r3
 800058e:	4629      	mov	r1, r5
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	fa21 f004 	lsr.w	r0, r1, r4
 8000596:	4629      	mov	r1, r5
 8000598:	bd30      	pop	{r4, r5, pc}
 800059a:	f094 0f00 	teq	r4, #0
 800059e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80005a2:	bf06      	itte	eq
 80005a4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80005a8:	3401      	addeq	r4, #1
 80005aa:	3d01      	subne	r5, #1
 80005ac:	e74e      	b.n	800044c <__adddf3+0x8c>
 80005ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005b2:	bf18      	it	ne
 80005b4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005b8:	d029      	beq.n	800060e <__adddf3+0x24e>
 80005ba:	ea94 0f05 	teq	r4, r5
 80005be:	bf08      	it	eq
 80005c0:	ea90 0f02 	teqeq	r0, r2
 80005c4:	d005      	beq.n	80005d2 <__adddf3+0x212>
 80005c6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ca:	bf04      	itt	eq
 80005cc:	4619      	moveq	r1, r3
 80005ce:	4610      	moveq	r0, r2
 80005d0:	bd30      	pop	{r4, r5, pc}
 80005d2:	ea91 0f03 	teq	r1, r3
 80005d6:	bf1e      	ittt	ne
 80005d8:	2100      	movne	r1, #0
 80005da:	2000      	movne	r0, #0
 80005dc:	bd30      	popne	{r4, r5, pc}
 80005de:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005e2:	d105      	bne.n	80005f0 <__adddf3+0x230>
 80005e4:	0040      	lsls	r0, r0, #1
 80005e6:	4149      	adcs	r1, r1
 80005e8:	bf28      	it	cs
 80005ea:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005ee:	bd30      	pop	{r4, r5, pc}
 80005f0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005f4:	bf3c      	itt	cc
 80005f6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005fa:	bd30      	popcc	{r4, r5, pc}
 80005fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000600:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000604:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000608:	f04f 0000 	mov.w	r0, #0
 800060c:	bd30      	pop	{r4, r5, pc}
 800060e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000612:	bf1a      	itte	ne
 8000614:	4619      	movne	r1, r3
 8000616:	4610      	movne	r0, r2
 8000618:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800061c:	bf1c      	itt	ne
 800061e:	460b      	movne	r3, r1
 8000620:	4602      	movne	r2, r0
 8000622:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000626:	bf06      	itte	eq
 8000628:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800062c:	ea91 0f03 	teqeq	r1, r3
 8000630:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000634:	bd30      	pop	{r4, r5, pc}
 8000636:	bf00      	nop

08000638 <__aeabi_ui2d>:
 8000638:	f090 0f00 	teq	r0, #0
 800063c:	bf04      	itt	eq
 800063e:	2100      	moveq	r1, #0
 8000640:	4770      	bxeq	lr
 8000642:	b530      	push	{r4, r5, lr}
 8000644:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000648:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800064c:	f04f 0500 	mov.w	r5, #0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e750      	b.n	80004f8 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_i2d>:
 8000658:	f090 0f00 	teq	r0, #0
 800065c:	bf04      	itt	eq
 800065e:	2100      	moveq	r1, #0
 8000660:	4770      	bxeq	lr
 8000662:	b530      	push	{r4, r5, lr}
 8000664:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000668:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800066c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000670:	bf48      	it	mi
 8000672:	4240      	negmi	r0, r0
 8000674:	f04f 0100 	mov.w	r1, #0
 8000678:	e73e      	b.n	80004f8 <__adddf3+0x138>
 800067a:	bf00      	nop

0800067c <__aeabi_f2d>:
 800067c:	0042      	lsls	r2, r0, #1
 800067e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000682:	ea4f 0131 	mov.w	r1, r1, rrx
 8000686:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800068a:	bf1f      	itttt	ne
 800068c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000690:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000694:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000698:	4770      	bxne	lr
 800069a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800069e:	bf08      	it	eq
 80006a0:	4770      	bxeq	lr
 80006a2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80006a6:	bf04      	itt	eq
 80006a8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80006ac:	4770      	bxeq	lr
 80006ae:	b530      	push	{r4, r5, lr}
 80006b0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	e71c      	b.n	80004f8 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_ul2d>:
 80006c0:	ea50 0201 	orrs.w	r2, r0, r1
 80006c4:	bf08      	it	eq
 80006c6:	4770      	bxeq	lr
 80006c8:	b530      	push	{r4, r5, lr}
 80006ca:	f04f 0500 	mov.w	r5, #0
 80006ce:	e00a      	b.n	80006e6 <__aeabi_l2d+0x16>

080006d0 <__aeabi_l2d>:
 80006d0:	ea50 0201 	orrs.w	r2, r0, r1
 80006d4:	bf08      	it	eq
 80006d6:	4770      	bxeq	lr
 80006d8:	b530      	push	{r4, r5, lr}
 80006da:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006de:	d502      	bpl.n	80006e6 <__aeabi_l2d+0x16>
 80006e0:	4240      	negs	r0, r0
 80006e2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006ea:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006ee:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006f2:	f43f aed8 	beq.w	80004a6 <__adddf3+0xe6>
 80006f6:	f04f 0203 	mov.w	r2, #3
 80006fa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006fe:	bf18      	it	ne
 8000700:	3203      	addne	r2, #3
 8000702:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000706:	bf18      	it	ne
 8000708:	3203      	addne	r2, #3
 800070a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800070e:	f1c2 0320 	rsb	r3, r2, #32
 8000712:	fa00 fc03 	lsl.w	ip, r0, r3
 8000716:	fa20 f002 	lsr.w	r0, r0, r2
 800071a:	fa01 fe03 	lsl.w	lr, r1, r3
 800071e:	ea40 000e 	orr.w	r0, r0, lr
 8000722:	fa21 f102 	lsr.w	r1, r1, r2
 8000726:	4414      	add	r4, r2
 8000728:	e6bd      	b.n	80004a6 <__adddf3+0xe6>
 800072a:	bf00      	nop

0800072c <__aeabi_d2iz>:
 800072c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000730:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000734:	d215      	bcs.n	8000762 <__aeabi_d2iz+0x36>
 8000736:	d511      	bpl.n	800075c <__aeabi_d2iz+0x30>
 8000738:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800073c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000740:	d912      	bls.n	8000768 <__aeabi_d2iz+0x3c>
 8000742:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000746:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800074a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800074e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000752:	fa23 f002 	lsr.w	r0, r3, r2
 8000756:	bf18      	it	ne
 8000758:	4240      	negne	r0, r0
 800075a:	4770      	bx	lr
 800075c:	f04f 0000 	mov.w	r0, #0
 8000760:	4770      	bx	lr
 8000762:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000766:	d105      	bne.n	8000774 <__aeabi_d2iz+0x48>
 8000768:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800076c:	bf08      	it	eq
 800076e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000772:	4770      	bx	lr
 8000774:	f04f 0000 	mov.w	r0, #0
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop

0800077c <__aeabi_frsub>:
 800077c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000780:	e002      	b.n	8000788 <__addsf3>
 8000782:	bf00      	nop

08000784 <__aeabi_fsub>:
 8000784:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000788 <__addsf3>:
 8000788:	0042      	lsls	r2, r0, #1
 800078a:	bf1f      	itttt	ne
 800078c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000790:	ea92 0f03 	teqne	r2, r3
 8000794:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000798:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800079c:	d06a      	beq.n	8000874 <__addsf3+0xec>
 800079e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80007a2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80007a6:	bfc1      	itttt	gt
 80007a8:	18d2      	addgt	r2, r2, r3
 80007aa:	4041      	eorgt	r1, r0
 80007ac:	4048      	eorgt	r0, r1
 80007ae:	4041      	eorgt	r1, r0
 80007b0:	bfb8      	it	lt
 80007b2:	425b      	neglt	r3, r3
 80007b4:	2b19      	cmp	r3, #25
 80007b6:	bf88      	it	hi
 80007b8:	4770      	bxhi	lr
 80007ba:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80007be:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80007c2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80007c6:	bf18      	it	ne
 80007c8:	4240      	negne	r0, r0
 80007ca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80007ce:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80007d2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80007d6:	bf18      	it	ne
 80007d8:	4249      	negne	r1, r1
 80007da:	ea92 0f03 	teq	r2, r3
 80007de:	d03f      	beq.n	8000860 <__addsf3+0xd8>
 80007e0:	f1a2 0201 	sub.w	r2, r2, #1
 80007e4:	fa41 fc03 	asr.w	ip, r1, r3
 80007e8:	eb10 000c 	adds.w	r0, r0, ip
 80007ec:	f1c3 0320 	rsb	r3, r3, #32
 80007f0:	fa01 f103 	lsl.w	r1, r1, r3
 80007f4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80007f8:	d502      	bpl.n	8000800 <__addsf3+0x78>
 80007fa:	4249      	negs	r1, r1
 80007fc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000800:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000804:	d313      	bcc.n	800082e <__addsf3+0xa6>
 8000806:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800080a:	d306      	bcc.n	800081a <__addsf3+0x92>
 800080c:	0840      	lsrs	r0, r0, #1
 800080e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000812:	f102 0201 	add.w	r2, r2, #1
 8000816:	2afe      	cmp	r2, #254	; 0xfe
 8000818:	d251      	bcs.n	80008be <__addsf3+0x136>
 800081a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800081e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000822:	bf08      	it	eq
 8000824:	f020 0001 	biceq.w	r0, r0, #1
 8000828:	ea40 0003 	orr.w	r0, r0, r3
 800082c:	4770      	bx	lr
 800082e:	0049      	lsls	r1, r1, #1
 8000830:	eb40 0000 	adc.w	r0, r0, r0
 8000834:	3a01      	subs	r2, #1
 8000836:	bf28      	it	cs
 8000838:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800083c:	d2ed      	bcs.n	800081a <__addsf3+0x92>
 800083e:	fab0 fc80 	clz	ip, r0
 8000842:	f1ac 0c08 	sub.w	ip, ip, #8
 8000846:	ebb2 020c 	subs.w	r2, r2, ip
 800084a:	fa00 f00c 	lsl.w	r0, r0, ip
 800084e:	bfaa      	itet	ge
 8000850:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000854:	4252      	neglt	r2, r2
 8000856:	4318      	orrge	r0, r3
 8000858:	bfbc      	itt	lt
 800085a:	40d0      	lsrlt	r0, r2
 800085c:	4318      	orrlt	r0, r3
 800085e:	4770      	bx	lr
 8000860:	f092 0f00 	teq	r2, #0
 8000864:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000868:	bf06      	itte	eq
 800086a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800086e:	3201      	addeq	r2, #1
 8000870:	3b01      	subne	r3, #1
 8000872:	e7b5      	b.n	80007e0 <__addsf3+0x58>
 8000874:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000878:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800087c:	bf18      	it	ne
 800087e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000882:	d021      	beq.n	80008c8 <__addsf3+0x140>
 8000884:	ea92 0f03 	teq	r2, r3
 8000888:	d004      	beq.n	8000894 <__addsf3+0x10c>
 800088a:	f092 0f00 	teq	r2, #0
 800088e:	bf08      	it	eq
 8000890:	4608      	moveq	r0, r1
 8000892:	4770      	bx	lr
 8000894:	ea90 0f01 	teq	r0, r1
 8000898:	bf1c      	itt	ne
 800089a:	2000      	movne	r0, #0
 800089c:	4770      	bxne	lr
 800089e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80008a2:	d104      	bne.n	80008ae <__addsf3+0x126>
 80008a4:	0040      	lsls	r0, r0, #1
 80008a6:	bf28      	it	cs
 80008a8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80008ac:	4770      	bx	lr
 80008ae:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80008b2:	bf3c      	itt	cc
 80008b4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80008b8:	4770      	bxcc	lr
 80008ba:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80008be:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80008c2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80008c6:	4770      	bx	lr
 80008c8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80008cc:	bf16      	itet	ne
 80008ce:	4608      	movne	r0, r1
 80008d0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80008d4:	4601      	movne	r1, r0
 80008d6:	0242      	lsls	r2, r0, #9
 80008d8:	bf06      	itte	eq
 80008da:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80008de:	ea90 0f01 	teqeq	r0, r1
 80008e2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80008e6:	4770      	bx	lr

080008e8 <__aeabi_ui2f>:
 80008e8:	f04f 0300 	mov.w	r3, #0
 80008ec:	e004      	b.n	80008f8 <__aeabi_i2f+0x8>
 80008ee:	bf00      	nop

080008f0 <__aeabi_i2f>:
 80008f0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80008f4:	bf48      	it	mi
 80008f6:	4240      	negmi	r0, r0
 80008f8:	ea5f 0c00 	movs.w	ip, r0
 80008fc:	bf08      	it	eq
 80008fe:	4770      	bxeq	lr
 8000900:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000904:	4601      	mov	r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	e01c      	b.n	8000946 <__aeabi_l2f+0x2a>

0800090c <__aeabi_ul2f>:
 800090c:	ea50 0201 	orrs.w	r2, r0, r1
 8000910:	bf08      	it	eq
 8000912:	4770      	bxeq	lr
 8000914:	f04f 0300 	mov.w	r3, #0
 8000918:	e00a      	b.n	8000930 <__aeabi_l2f+0x14>
 800091a:	bf00      	nop

0800091c <__aeabi_l2f>:
 800091c:	ea50 0201 	orrs.w	r2, r0, r1
 8000920:	bf08      	it	eq
 8000922:	4770      	bxeq	lr
 8000924:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000928:	d502      	bpl.n	8000930 <__aeabi_l2f+0x14>
 800092a:	4240      	negs	r0, r0
 800092c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000930:	ea5f 0c01 	movs.w	ip, r1
 8000934:	bf02      	ittt	eq
 8000936:	4684      	moveq	ip, r0
 8000938:	4601      	moveq	r1, r0
 800093a:	2000      	moveq	r0, #0
 800093c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000940:	bf08      	it	eq
 8000942:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000946:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800094a:	fabc f28c 	clz	r2, ip
 800094e:	3a08      	subs	r2, #8
 8000950:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000954:	db10      	blt.n	8000978 <__aeabi_l2f+0x5c>
 8000956:	fa01 fc02 	lsl.w	ip, r1, r2
 800095a:	4463      	add	r3, ip
 800095c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000960:	f1c2 0220 	rsb	r2, r2, #32
 8000964:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000968:	fa20 f202 	lsr.w	r2, r0, r2
 800096c:	eb43 0002 	adc.w	r0, r3, r2
 8000970:	bf08      	it	eq
 8000972:	f020 0001 	biceq.w	r0, r0, #1
 8000976:	4770      	bx	lr
 8000978:	f102 0220 	add.w	r2, r2, #32
 800097c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000980:	f1c2 0220 	rsb	r2, r2, #32
 8000984:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000988:	fa21 f202 	lsr.w	r2, r1, r2
 800098c:	eb43 0002 	adc.w	r0, r3, r2
 8000990:	bf08      	it	eq
 8000992:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000996:	4770      	bx	lr

08000998 <__aeabi_f2iz>:
 8000998:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800099c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80009a0:	d30f      	bcc.n	80009c2 <__aeabi_f2iz+0x2a>
 80009a2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80009a6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80009aa:	d90d      	bls.n	80009c8 <__aeabi_f2iz+0x30>
 80009ac:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80009b0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009b4:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009b8:	fa23 f002 	lsr.w	r0, r3, r2
 80009bc:	bf18      	it	ne
 80009be:	4240      	negne	r0, r0
 80009c0:	4770      	bx	lr
 80009c2:	f04f 0000 	mov.w	r0, #0
 80009c6:	4770      	bx	lr
 80009c8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80009cc:	d101      	bne.n	80009d2 <__aeabi_f2iz+0x3a>
 80009ce:	0242      	lsls	r2, r0, #9
 80009d0:	d105      	bne.n	80009de <__aeabi_f2iz+0x46>
 80009d2:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80009d6:	bf08      	it	eq
 80009d8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009dc:	4770      	bx	lr
 80009de:	f04f 0000 	mov.w	r0, #0
 80009e2:	4770      	bx	lr

080009e4 <initPID>:
#include "motor_driver.h"

extern uint8_t moving;
extern uint8_t flag_moving;
uint8_t count_flag_moving = 0;
void initPID(SetPointInfo *pointPID){
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
	pointPID->TargetTicksPerFrame = 0.0;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	f04f 0200 	mov.w	r2, #0
 80009f2:	601a      	str	r2, [r3, #0]
	pointPID->Encoder = 0.0;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	2200      	movs	r2, #0
 80009f8:	605a      	str	r2, [r3, #4]
	pointPID->PrevEnc = 0.0;
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	2200      	movs	r2, #0
 80009fe:	609a      	str	r2, [r3, #8]
	pointPID->output = 0;
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	2200      	movs	r2, #0
 8000a04:	61da      	str	r2, [r3, #28]
	pointPID->Input = 0;
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	2200      	movs	r2, #0
 8000a0a:	611a      	str	r2, [r3, #16]
	pointPID->PrevInput = 0;
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	2200      	movs	r2, #0
 8000a10:	615a      	str	r2, [r3, #20]
	pointPID->ITerm = 0;
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	2200      	movs	r2, #0
 8000a16:	619a      	str	r2, [r3, #24]
	pointPID->speed = 0;
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	60da      	str	r2, [r3, #12]
	pointPID->Kp = KP;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	221a      	movs	r2, #26
 8000a22:	841a      	strh	r2, [r3, #32]
	pointPID->Ki = KI*PID_TIME/1000;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	2203      	movs	r2, #3
 8000a28:	845a      	strh	r2, [r3, #34]	; 0x22
	pointPID->Kd = KD*1000/PID_TIME;
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	2221      	movs	r2, #33	; 0x21
 8000a2e:	849a      	strh	r2, [r3, #36]	; 0x24
	pointPID->Ko = KO;
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	2202      	movs	r2, #2
 8000a34:	84da      	strh	r2, [r3, #38]	; 0x26
}
 8000a36:	bf00      	nop
 8000a38:	370c      	adds	r7, #12
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bc80      	pop	{r7}
 8000a3e:	4770      	bx	lr

08000a40 <resetPID>:
void resetPID(SetPointInfo *pointPID) {
 8000a40:	b480      	push	{r7}
 8000a42:	b083      	sub	sp, #12
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
	pointPID->TargetTicksPerFrame = 0.0;
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	f04f 0200 	mov.w	r2, #0
 8000a4e:	601a      	str	r2, [r3, #0]
	pointPID->PrevEnc = pointPID->Encoder;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	685a      	ldr	r2, [r3, #4]
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	609a      	str	r2, [r3, #8]
	pointPID->output = 0;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	61da      	str	r2, [r3, #28]
	pointPID->Input = 0;
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	2200      	movs	r2, #0
 8000a62:	611a      	str	r2, [r3, #16]
	pointPID->PrevInput = 0;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	2200      	movs	r2, #0
 8000a68:	615a      	str	r2, [r3, #20]
	pointPID->ITerm = 0;
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	619a      	str	r2, [r3, #24]
	pointPID->speed = 0;
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	2200      	movs	r2, #0
 8000a74:	60da      	str	r2, [r3, #12]
}
 8000a76:	bf00      	nop
 8000a78:	370c      	adds	r7, #12
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bc80      	pop	{r7}
 8000a7e:	4770      	bx	lr

08000a80 <doPID>:

/* PID routine to compute the next motor commands */
void doPID(SetPointInfo *pointPID) {
 8000a80:	b590      	push	{r4, r7, lr}
 8000a82:	b085      	sub	sp, #20
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
	int Perror = pointPID->TargetTicksPerFrame - pointPID->PrevInput;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681c      	ldr	r4, [r3, #0]
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	695b      	ldr	r3, [r3, #20]
 8000a90:	4618      	mov	r0, r3
 8000a92:	f7ff ff2d 	bl	80008f0 <__aeabi_i2f>
 8000a96:	4603      	mov	r3, r0
 8000a98:	4619      	mov	r1, r3
 8000a9a:	4620      	mov	r0, r4
 8000a9c:	f7ff fe72 	bl	8000784 <__aeabi_fsub>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f7ff ff78 	bl	8000998 <__aeabi_f2iz>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	60fb      	str	r3, [r7, #12]
	 * see http://brettbeauregard.com/blog/2011/04/improving-the-beginner%E2%80%99s-pid-derivative-kick/
	 * see http://brettbeauregard.com/blog/2011/04/improving-the-beginner%E2%80%99s-pid-tuning-changes/
	 */
	//output = (Kp * Perror + Kd * (Perror - p->PrevErr) + Ki * p->Ierror) / Ko;
	// p->PrevErr = Perror;
	pointPID->output = (pointPID->Kp * Perror + pointPID->ITerm
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	8c1b      	ldrh	r3, [r3, #32]
 8000ab0:	461a      	mov	r2, r3
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	fb03 f202 	mul.w	r2, r3, r2
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	699b      	ldr	r3, [r3, #24]
 8000abc:	441a      	add	r2, r3
			- pointPID->Kd * (pointPID->Input - pointPID->PrevInput))
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	6919      	ldr	r1, [r3, #16]
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	695b      	ldr	r3, [r3, #20]
 8000acc:	1acb      	subs	r3, r1, r3
 8000ace:	fb00 f303 	mul.w	r3, r0, r3
 8000ad2:	1ad3      	subs	r3, r2, r3
			/ pointPID->Ko;
 8000ad4:	687a      	ldr	r2, [r7, #4]
 8000ad6:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8000ad8:	fb93 f2f2 	sdiv	r2, r3, r2
	pointPID->output = (pointPID->Kp * Perror + pointPID->ITerm
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	61da      	str	r2, [r3, #28]

	//output += pointPID->output;
	// Accumulate Integral error *or* Limit output.
	// Stop accumulating when output saturates
	if (pointPID->output >= MAX_PWM)
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	69db      	ldr	r3, [r3, #28]
 8000ae4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000ae8:	db04      	blt.n	8000af4 <doPID+0x74>
		pointPID->output = MAX_PWM;
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000af0:	61da      	str	r2, [r3, #28]
	else
		/*
		 * allow turning changes, see http://brettbeauregard.com/blog/2011/04/improving-the-beginner%E2%80%99s-pid-tuning-changes/
		 */
		pointPID->ITerm += pointPID->Ki * Perror;
}
 8000af2:	e013      	b.n	8000b1c <doPID+0x9c>
	else if (pointPID->output <= -MAX_PWM)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	69db      	ldr	r3, [r3, #28]
 8000af8:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 8000afc:	dc03      	bgt.n	8000b06 <doPID+0x86>
		pointPID->output = -MAX_PWM;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	4a08      	ldr	r2, [pc, #32]	; (8000b24 <doPID+0xa4>)
 8000b02:	61da      	str	r2, [r3, #28]
}
 8000b04:	e00a      	b.n	8000b1c <doPID+0x9c>
		pointPID->ITerm += pointPID->Ki * Perror;
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	699a      	ldr	r2, [r3, #24]
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8000b0e:	4619      	mov	r1, r3
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	fb01 f303 	mul.w	r3, r1, r3
 8000b16:	441a      	add	r2, r3
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	619a      	str	r2, [r3, #24]
}
 8000b1c:	bf00      	nop
 8000b1e:	3714      	adds	r7, #20
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd90      	pop	{r4, r7, pc}
 8000b24:	fffffc18 	.word	0xfffffc18

08000b28 <updateSpeed>:
void updateSpeed(SetPointInfo *pointPID) {
 8000b28:	b5b0      	push	{r4, r5, r7, lr}
 8000b2a:	b084      	sub	sp, #16
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
	int input;

	//Perror = p->TargetTicksPerFrame - (p->Encoder - p->PrevEnc);
	input = pointPID->Encoder - pointPID->PrevEnc;
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	685a      	ldr	r2, [r3, #4]
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	689b      	ldr	r3, [r3, #8]
 8000b38:	1ad3      	subs	r3, r2, r3
 8000b3a:	60fb      	str	r3, [r7, #12]
	if ((pointPID->PrevEnc > 49152) && (pointPID->Encoder < 16384))
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	689b      	ldr	r3, [r3, #8]
 8000b40:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8000b44:	d909      	bls.n	8000b5a <updateSpeed+0x32>
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	685b      	ldr	r3, [r3, #4]
 8000b4a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000b4e:	d204      	bcs.n	8000b5a <updateSpeed+0x32>
		input += 65536;
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8000b56:	60fb      	str	r3, [r7, #12]
 8000b58:	e00d      	b.n	8000b76 <updateSpeed+0x4e>
	else if ((pointPID->PrevEnc < 16384) && (pointPID->Encoder > 49152))
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	689b      	ldr	r3, [r3, #8]
 8000b5e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000b62:	d208      	bcs.n	8000b76 <updateSpeed+0x4e>
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	685b      	ldr	r3, [r3, #4]
 8000b68:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8000b6c:	d903      	bls.n	8000b76 <updateSpeed+0x4e>
		input -= 65536;
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8000b74:	60fb      	str	r3, [r7, #12]
	//Low-Pass filter
	input = 0.854 * input + 0.0728 * pointPID->Input
 8000b76:	68f8      	ldr	r0, [r7, #12]
 8000b78:	f7ff fd6e 	bl	8000658 <__aeabi_i2d>
 8000b7c:	a32a      	add	r3, pc, #168	; (adr r3, 8000c28 <updateSpeed+0x100>)
 8000b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b82:	f7ff faed 	bl	8000160 <__aeabi_dmul>
 8000b86:	4602      	mov	r2, r0
 8000b88:	460b      	mov	r3, r1
 8000b8a:	4614      	mov	r4, r2
 8000b8c:	461d      	mov	r5, r3
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	691b      	ldr	r3, [r3, #16]
 8000b92:	4618      	mov	r0, r3
 8000b94:	f7ff fd60 	bl	8000658 <__aeabi_i2d>
 8000b98:	a325      	add	r3, pc, #148	; (adr r3, 8000c30 <updateSpeed+0x108>)
 8000b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b9e:	f7ff fadf 	bl	8000160 <__aeabi_dmul>
 8000ba2:	4602      	mov	r2, r0
 8000ba4:	460b      	mov	r3, r1
 8000ba6:	4620      	mov	r0, r4
 8000ba8:	4629      	mov	r1, r5
 8000baa:	f7ff fc09 	bl	80003c0 <__adddf3>
 8000bae:	4602      	mov	r2, r0
 8000bb0:	460b      	mov	r3, r1
 8000bb2:	4614      	mov	r4, r2
 8000bb4:	461d      	mov	r5, r3
			+ 0.0728 * pointPID->PrevInput;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	695b      	ldr	r3, [r3, #20]
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f7ff fd4c 	bl	8000658 <__aeabi_i2d>
 8000bc0:	a31b      	add	r3, pc, #108	; (adr r3, 8000c30 <updateSpeed+0x108>)
 8000bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bc6:	f7ff facb 	bl	8000160 <__aeabi_dmul>
 8000bca:	4602      	mov	r2, r0
 8000bcc:	460b      	mov	r3, r1
 8000bce:	4620      	mov	r0, r4
 8000bd0:	4629      	mov	r1, r5
 8000bd2:	f7ff fbf5 	bl	80003c0 <__adddf3>
 8000bd6:	4602      	mov	r2, r0
 8000bd8:	460b      	mov	r3, r1
	input = 0.854 * input + 0.0728 * pointPID->Input
 8000bda:	4610      	mov	r0, r2
 8000bdc:	4619      	mov	r1, r3
 8000bde:	f7ff fda5 	bl	800072c <__aeabi_d2iz>
 8000be2:	4603      	mov	r3, r0
 8000be4:	60fb      	str	r3, [r7, #12]

	pointPID->PrevEnc = pointPID->Encoder;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	685a      	ldr	r2, [r3, #4]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	609a      	str	r2, [r3, #8]
	pointPID->PrevInput = pointPID->Input;
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	691a      	ldr	r2, [r3, #16]
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	615a      	str	r2, [r3, #20]
	pointPID->Input = input;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	68fa      	ldr	r2, [r7, #12]
 8000bfa:	611a      	str	r2, [r3, #16]
	pointPID->speed = input * 1000 / PID_TIME;
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000c02:	fb02 f303 	mul.w	r3, r2, r3
 8000c06:	4a0c      	ldr	r2, [pc, #48]	; (8000c38 <updateSpeed+0x110>)
 8000c08:	fb82 1203 	smull	r1, r2, r2, r3
 8000c0c:	441a      	add	r2, r3
 8000c0e:	1112      	asrs	r2, r2, #4
 8000c10:	17db      	asrs	r3, r3, #31
 8000c12:	1ad3      	subs	r3, r2, r3
 8000c14:	461a      	mov	r2, r3
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	60da      	str	r2, [r3, #12]

}
 8000c1a:	bf00      	nop
 8000c1c:	3710      	adds	r7, #16
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bdb0      	pop	{r4, r5, r7, pc}
 8000c22:	bf00      	nop
 8000c24:	f3af 8000 	nop.w
 8000c28:	ced91687 	.word	0xced91687
 8000c2c:	3feb53f7 	.word	0x3feb53f7
 8000c30:	532617c2 	.word	0x532617c2
 8000c34:	3fb2a305 	.word	0x3fb2a305
 8000c38:	88888889 	.word	0x88888889

08000c3c <updatePID>:
/* Read the encoder values and call the PID routine */
void updatePID(SetPointInfo *leftPID, SetPointInfo *rightPID) {
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
 8000c44:	6039      	str	r1, [r7, #0]
	/* Read the encoders */
	updateSpeed(leftPID);
 8000c46:	6878      	ldr	r0, [r7, #4]
 8000c48:	f7ff ff6e 	bl	8000b28 <updateSpeed>
	updateSpeed(rightPID);
 8000c4c:	6838      	ldr	r0, [r7, #0]
 8000c4e:	f7ff ff6b 	bl	8000b28 <updateSpeed>

	if (flag_moving){
 8000c52:	4b23      	ldr	r3, [pc, #140]	; (8000ce0 <updatePID+0xa4>)
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d01c      	beq.n	8000c94 <updatePID+0x58>
		count_flag_moving ++;
 8000c5a:	4b22      	ldr	r3, [pc, #136]	; (8000ce4 <updatePID+0xa8>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	3301      	adds	r3, #1
 8000c60:	b2da      	uxtb	r2, r3
 8000c62:	4b20      	ldr	r3, [pc, #128]	; (8000ce4 <updatePID+0xa8>)
 8000c64:	701a      	strb	r2, [r3, #0]
		if (count_flag_moving == 15){
 8000c66:	4b1f      	ldr	r3, [pc, #124]	; (8000ce4 <updatePID+0xa8>)
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	2b0f      	cmp	r3, #15
 8000c6c:	d112      	bne.n	8000c94 <updatePID+0x58>
			setMotorSpeeds(0, 0);
 8000c6e:	2100      	movs	r1, #0
 8000c70:	2000      	movs	r0, #0
 8000c72:	f000 fd4b 	bl	800170c <setMotorSpeeds>
			resetPID(leftPID);
 8000c76:	6878      	ldr	r0, [r7, #4]
 8000c78:	f7ff fee2 	bl	8000a40 <resetPID>
			resetPID(rightPID);
 8000c7c:	6838      	ldr	r0, [r7, #0]
 8000c7e:	f7ff fedf 	bl	8000a40 <resetPID>
			moving = 0;
 8000c82:	4b19      	ldr	r3, [pc, #100]	; (8000ce8 <updatePID+0xac>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	701a      	strb	r2, [r3, #0]
			count_flag_moving = 0;
 8000c88:	4b16      	ldr	r3, [pc, #88]	; (8000ce4 <updatePID+0xa8>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	701a      	strb	r2, [r3, #0]
			flag_moving = 0;
 8000c8e:	4b14      	ldr	r3, [pc, #80]	; (8000ce0 <updatePID+0xa4>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	701a      	strb	r2, [r3, #0]
		}
	}

	/* If we're not moving there is nothing more to do */
	if (!moving) {
 8000c94:	4b14      	ldr	r3, [pc, #80]	; (8000ce8 <updatePID+0xac>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d10e      	bne.n	8000cba <updatePID+0x7e>
		 * Reset PIDs once, to prevent startup spikes,
		 * see http://brettbeauregard.com/blog/2011/04/improving-the-beginner%E2%80%99s-pid-initialization/
		 * PrevInput is considered a good proxy to detect
		 * whether reset has already happened
		 */
		if (leftPID->PrevInput != 0 || rightPID->PrevInput != 0) {
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	695b      	ldr	r3, [r3, #20]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d103      	bne.n	8000cac <updatePID+0x70>
 8000ca4:	683b      	ldr	r3, [r7, #0]
 8000ca6:	695b      	ldr	r3, [r3, #20]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d015      	beq.n	8000cd8 <updatePID+0x9c>
			resetPID(leftPID);
 8000cac:	6878      	ldr	r0, [r7, #4]
 8000cae:	f7ff fec7 	bl	8000a40 <resetPID>
			resetPID(rightPID);
 8000cb2:	6838      	ldr	r0, [r7, #0]
 8000cb4:	f7ff fec4 	bl	8000a40 <resetPID>
		}
		return;
 8000cb8:	e00e      	b.n	8000cd8 <updatePID+0x9c>
	}
	/* Compute PID update for each motor */
	doPID(leftPID);
 8000cba:	6878      	ldr	r0, [r7, #4]
 8000cbc:	f7ff fee0 	bl	8000a80 <doPID>
	doPID(rightPID);
 8000cc0:	6838      	ldr	r0, [r7, #0]
 8000cc2:	f7ff fedd 	bl	8000a80 <doPID>

	/* Set the motor speeds accordingly */
	setMotorSpeeds(leftPID->output, rightPID->output);
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	69da      	ldr	r2, [r3, #28]
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	69db      	ldr	r3, [r3, #28]
 8000cce:	4619      	mov	r1, r3
 8000cd0:	4610      	mov	r0, r2
 8000cd2:	f000 fd1b 	bl	800170c <setMotorSpeeds>
 8000cd6:	e000      	b.n	8000cda <updatePID+0x9e>
		return;
 8000cd8:	bf00      	nop
}
 8000cda:	3708      	adds	r7, #8
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	2000020f 	.word	0x2000020f
 8000ce4:	20000078 	.word	0x20000078
 8000ce8:	200001ec 	.word	0x200001ec

08000cec <HAL_TIM_IC_CaptureCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8000cec:	b480      	push	{r7}
 8000cee:	b083      	sub	sp, #12
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
	if (htim == &htim2) {
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	4a0b      	ldr	r2, [pc, #44]	; (8000d24 <HAL_TIM_IC_CaptureCallback+0x38>)
 8000cf8:	4293      	cmp	r3, r2
 8000cfa:	d105      	bne.n	8000d08 <HAL_TIM_IC_CaptureCallback+0x1c>
		leftPID.Encoder = __HAL_TIM_GET_COUNTER(htim);
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d02:	4a09      	ldr	r2, [pc, #36]	; (8000d28 <HAL_TIM_IC_CaptureCallback+0x3c>)
 8000d04:	6053      	str	r3, [r2, #4]
	} else if (htim == &htim3) {
		rightPID.Encoder = __HAL_TIM_GET_COUNTER(htim);
	}
}
 8000d06:	e008      	b.n	8000d1a <HAL_TIM_IC_CaptureCallback+0x2e>
	} else if (htim == &htim3) {
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	4a08      	ldr	r2, [pc, #32]	; (8000d2c <HAL_TIM_IC_CaptureCallback+0x40>)
 8000d0c:	4293      	cmp	r3, r2
 8000d0e:	d104      	bne.n	8000d1a <HAL_TIM_IC_CaptureCallback+0x2e>
		rightPID.Encoder = __HAL_TIM_GET_COUNTER(htim);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d16:	4a06      	ldr	r2, [pc, #24]	; (8000d30 <HAL_TIM_IC_CaptureCallback+0x44>)
 8000d18:	6053      	str	r3, [r2, #4]
}
 8000d1a:	bf00      	nop
 8000d1c:	370c      	adds	r7, #12
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bc80      	pop	{r7}
 8000d22:	4770      	bx	lr
 8000d24:	200000c4 	.word	0x200000c4
 8000d28:	2000019c 	.word	0x2000019c
 8000d2c:	2000010c 	.word	0x2000010c
 8000d30:	200001c4 	.word	0x200001c4

08000d34 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == huart1.Instance) {
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681a      	ldr	r2, [r3, #0]
 8000d40:	4b3e      	ldr	r3, [pc, #248]	; (8000e3c <HAL_UART_RxCpltCallback+0x108>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	429a      	cmp	r2, r3
 8000d46:	d175      	bne.n	8000e34 <HAL_UART_RxCpltCallback+0x100>
//		if (!rx_index) {
//			for (int i = 0; i < 30; i++) {
//				rx_buffer[i] = '\0';
//			}
//		}
		if (rx_data == '\n' || rx_data == '\r' || rx_data == '/') {
 8000d48:	4b3d      	ldr	r3, [pc, #244]	; (8000e40 <HAL_UART_RxCpltCallback+0x10c>)
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	2b0a      	cmp	r3, #10
 8000d4e:	d007      	beq.n	8000d60 <HAL_UART_RxCpltCallback+0x2c>
 8000d50:	4b3b      	ldr	r3, [pc, #236]	; (8000e40 <HAL_UART_RxCpltCallback+0x10c>)
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	2b0d      	cmp	r3, #13
 8000d56:	d003      	beq.n	8000d60 <HAL_UART_RxCpltCallback+0x2c>
 8000d58:	4b39      	ldr	r3, [pc, #228]	; (8000e40 <HAL_UART_RxCpltCallback+0x10c>)
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	2b2f      	cmp	r3, #47	; 0x2f
 8000d5e:	d11b      	bne.n	8000d98 <HAL_UART_RxCpltCallback+0x64>
			if (rx_arg == 1)
 8000d60:	4b38      	ldr	r3, [pc, #224]	; (8000e44 <HAL_UART_RxCpltCallback+0x110>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	2b01      	cmp	r3, #1
 8000d66:	d106      	bne.n	8000d76 <HAL_UART_RxCpltCallback+0x42>
				rx_argv1[rx_index] = '\0';
 8000d68:	4b37      	ldr	r3, [pc, #220]	; (8000e48 <HAL_UART_RxCpltCallback+0x114>)
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	4b37      	ldr	r3, [pc, #220]	; (8000e4c <HAL_UART_RxCpltCallback+0x118>)
 8000d70:	2100      	movs	r1, #0
 8000d72:	5499      	strb	r1, [r3, r2]
 8000d74:	e009      	b.n	8000d8a <HAL_UART_RxCpltCallback+0x56>
			else if (rx_arg == 2)
 8000d76:	4b33      	ldr	r3, [pc, #204]	; (8000e44 <HAL_UART_RxCpltCallback+0x110>)
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	2b02      	cmp	r3, #2
 8000d7c:	d105      	bne.n	8000d8a <HAL_UART_RxCpltCallback+0x56>
				rx_argv2[rx_index] = '\0';
 8000d7e:	4b32      	ldr	r3, [pc, #200]	; (8000e48 <HAL_UART_RxCpltCallback+0x114>)
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	461a      	mov	r2, r3
 8000d84:	4b32      	ldr	r3, [pc, #200]	; (8000e50 <HAL_UART_RxCpltCallback+0x11c>)
 8000d86:	2100      	movs	r1, #0
 8000d88:	5499      	strb	r1, [r3, r2]
			flag_value = 1;
 8000d8a:	4b32      	ldr	r3, [pc, #200]	; (8000e54 <HAL_UART_RxCpltCallback+0x120>)
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	701a      	strb	r2, [r3, #0]
			rx_index = 0;
 8000d90:	4b2d      	ldr	r3, [pc, #180]	; (8000e48 <HAL_UART_RxCpltCallback+0x114>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	701a      	strb	r2, [r3, #0]
 8000d96:	e048      	b.n	8000e2a <HAL_UART_RxCpltCallback+0xf6>
		} else if (rx_data == ' ') {
 8000d98:	4b29      	ldr	r3, [pc, #164]	; (8000e40 <HAL_UART_RxCpltCallback+0x10c>)
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	2b20      	cmp	r3, #32
 8000d9e:	d118      	bne.n	8000dd2 <HAL_UART_RxCpltCallback+0x9e>
			if (rx_arg == 0)
 8000da0:	4b28      	ldr	r3, [pc, #160]	; (8000e44 <HAL_UART_RxCpltCallback+0x110>)
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d103      	bne.n	8000db0 <HAL_UART_RxCpltCallback+0x7c>
				rx_arg = 1;
 8000da8:	4b26      	ldr	r3, [pc, #152]	; (8000e44 <HAL_UART_RxCpltCallback+0x110>)
 8000daa:	2201      	movs	r2, #1
 8000dac:	701a      	strb	r2, [r3, #0]
 8000dae:	e03c      	b.n	8000e2a <HAL_UART_RxCpltCallback+0xf6>
			else if (rx_arg == 1) {
 8000db0:	4b24      	ldr	r3, [pc, #144]	; (8000e44 <HAL_UART_RxCpltCallback+0x110>)
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	2b01      	cmp	r3, #1
 8000db6:	d138      	bne.n	8000e2a <HAL_UART_RxCpltCallback+0xf6>
				rx_argv1[rx_index] = '\0';
 8000db8:	4b23      	ldr	r3, [pc, #140]	; (8000e48 <HAL_UART_RxCpltCallback+0x114>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	4b23      	ldr	r3, [pc, #140]	; (8000e4c <HAL_UART_RxCpltCallback+0x118>)
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	5499      	strb	r1, [r3, r2]
				rx_arg = 2;
 8000dc4:	4b1f      	ldr	r3, [pc, #124]	; (8000e44 <HAL_UART_RxCpltCallback+0x110>)
 8000dc6:	2202      	movs	r2, #2
 8000dc8:	701a      	strb	r2, [r3, #0]
				rx_index = 0;
 8000dca:	4b1f      	ldr	r3, [pc, #124]	; (8000e48 <HAL_UART_RxCpltCallback+0x114>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	701a      	strb	r2, [r3, #0]
 8000dd0:	e02b      	b.n	8000e2a <HAL_UART_RxCpltCallback+0xf6>
			}
		} else {
			if (rx_arg == 0) {
 8000dd2:	4b1c      	ldr	r3, [pc, #112]	; (8000e44 <HAL_UART_RxCpltCallback+0x110>)
 8000dd4:	781b      	ldrb	r3, [r3, #0]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d104      	bne.n	8000de4 <HAL_UART_RxCpltCallback+0xb0>
				// The first arg is the single-letter command
				rx_cmd = rx_data;
 8000dda:	4b19      	ldr	r3, [pc, #100]	; (8000e40 <HAL_UART_RxCpltCallback+0x10c>)
 8000ddc:	781a      	ldrb	r2, [r3, #0]
 8000dde:	4b1e      	ldr	r3, [pc, #120]	; (8000e58 <HAL_UART_RxCpltCallback+0x124>)
 8000de0:	701a      	strb	r2, [r3, #0]
 8000de2:	e022      	b.n	8000e2a <HAL_UART_RxCpltCallback+0xf6>
			} else if (rx_arg == 1) {
 8000de4:	4b17      	ldr	r3, [pc, #92]	; (8000e44 <HAL_UART_RxCpltCallback+0x110>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	2b01      	cmp	r3, #1
 8000dea:	d10d      	bne.n	8000e08 <HAL_UART_RxCpltCallback+0xd4>
				// Subsequent arguments can be more than one character
				rx_argv1[rx_index] = rx_data;
 8000dec:	4b16      	ldr	r3, [pc, #88]	; (8000e48 <HAL_UART_RxCpltCallback+0x114>)
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	461a      	mov	r2, r3
 8000df2:	4b13      	ldr	r3, [pc, #76]	; (8000e40 <HAL_UART_RxCpltCallback+0x10c>)
 8000df4:	7819      	ldrb	r1, [r3, #0]
 8000df6:	4b15      	ldr	r3, [pc, #84]	; (8000e4c <HAL_UART_RxCpltCallback+0x118>)
 8000df8:	5499      	strb	r1, [r3, r2]
				rx_index++;
 8000dfa:	4b13      	ldr	r3, [pc, #76]	; (8000e48 <HAL_UART_RxCpltCallback+0x114>)
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	3301      	adds	r3, #1
 8000e00:	b2da      	uxtb	r2, r3
 8000e02:	4b11      	ldr	r3, [pc, #68]	; (8000e48 <HAL_UART_RxCpltCallback+0x114>)
 8000e04:	701a      	strb	r2, [r3, #0]
 8000e06:	e010      	b.n	8000e2a <HAL_UART_RxCpltCallback+0xf6>
			} else if (rx_arg == 2) {
 8000e08:	4b0e      	ldr	r3, [pc, #56]	; (8000e44 <HAL_UART_RxCpltCallback+0x110>)
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	2b02      	cmp	r3, #2
 8000e0e:	d10c      	bne.n	8000e2a <HAL_UART_RxCpltCallback+0xf6>
				rx_argv2[rx_index] = rx_data;
 8000e10:	4b0d      	ldr	r3, [pc, #52]	; (8000e48 <HAL_UART_RxCpltCallback+0x114>)
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	461a      	mov	r2, r3
 8000e16:	4b0a      	ldr	r3, [pc, #40]	; (8000e40 <HAL_UART_RxCpltCallback+0x10c>)
 8000e18:	7819      	ldrb	r1, [r3, #0]
 8000e1a:	4b0d      	ldr	r3, [pc, #52]	; (8000e50 <HAL_UART_RxCpltCallback+0x11c>)
 8000e1c:	5499      	strb	r1, [r3, r2]
				rx_index++;
 8000e1e:	4b0a      	ldr	r3, [pc, #40]	; (8000e48 <HAL_UART_RxCpltCallback+0x114>)
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	3301      	adds	r3, #1
 8000e24:	b2da      	uxtb	r2, r3
 8000e26:	4b08      	ldr	r3, [pc, #32]	; (8000e48 <HAL_UART_RxCpltCallback+0x114>)
 8000e28:	701a      	strb	r2, [r3, #0]
			}
		}

		HAL_UART_Receive_IT(&huart1, &rx_data, 1);
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	4904      	ldr	r1, [pc, #16]	; (8000e40 <HAL_UART_RxCpltCallback+0x10c>)
 8000e2e:	4803      	ldr	r0, [pc, #12]	; (8000e3c <HAL_UART_RxCpltCallback+0x108>)
 8000e30:	f002 fe52 	bl	8003ad8 <HAL_UART_Receive_IT>
	}
}
 8000e34:	bf00      	nop
 8000e36:	3708      	adds	r7, #8
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	20000154 	.word	0x20000154
 8000e40:	20000212 	.word	0x20000212
 8000e44:	20000210 	.word	0x20000210
 8000e48:	20000211 	.word	0x20000211
 8000e4c:	20000214 	.word	0x20000214
 8000e50:	20000228 	.word	0x20000228
 8000e54:	2000020e 	.word	0x2000020e
 8000e58:	20000213 	.word	0x20000213

08000e5c <resetCommand>:
void resetCommand() {
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
	rx_cmd = '\0';
 8000e60:	4b0a      	ldr	r3, [pc, #40]	; (8000e8c <resetCommand+0x30>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	701a      	strb	r2, [r3, #0]
	memset(rx_argv1, 0, sizeof(rx_argv1));
 8000e66:	2214      	movs	r2, #20
 8000e68:	2100      	movs	r1, #0
 8000e6a:	4809      	ldr	r0, [pc, #36]	; (8000e90 <resetCommand+0x34>)
 8000e6c:	f003 fc86 	bl	800477c <memset>
	memset(rx_argv2, 0, sizeof(rx_argv2));
 8000e70:	2214      	movs	r2, #20
 8000e72:	2100      	movs	r1, #0
 8000e74:	4807      	ldr	r0, [pc, #28]	; (8000e94 <resetCommand+0x38>)
 8000e76:	f003 fc81 	bl	800477c <memset>
	rx_arg = 0;
 8000e7a:	4b07      	ldr	r3, [pc, #28]	; (8000e98 <resetCommand+0x3c>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	701a      	strb	r2, [r3, #0]
	rx_index = 0;
 8000e80:	4b06      	ldr	r3, [pc, #24]	; (8000e9c <resetCommand+0x40>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	701a      	strb	r2, [r3, #0]
}
 8000e86:	bf00      	nop
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	20000213 	.word	0x20000213
 8000e90:	20000214 	.word	0x20000214
 8000e94:	20000228 	.word	0x20000228
 8000e98:	20000210 	.word	0x20000210
 8000e9c:	20000211 	.word	0x20000211

08000ea0 <runCommand>:
void runCommand() {
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b08c      	sub	sp, #48	; 0x30
 8000ea4:	af02      	add	r7, sp, #8
//	uint8_t num_index = 0;
//	while (rxBuffer[num_index] != '\0') {
//		num[num_index] = rxBuffer[num_index + 1];
//		num_index++;
//	}
	int i = 0;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	627b      	str	r3, [r7, #36]	; 0x24
	char *p = (char*) rx_argv1;
 8000eaa:	4bae      	ldr	r3, [pc, #696]	; (8001164 <runCommand+0x2c4>)
 8000eac:	617b      	str	r3, [r7, #20]
	char *str;
	int pid_args[4];
	int rx_arg1 = atoi((char*) rx_argv1);
 8000eae:	48ad      	ldr	r0, [pc, #692]	; (8001164 <runCommand+0x2c4>)
 8000eb0:	f003 fbb8 	bl	8004624 <atoi>
 8000eb4:	6238      	str	r0, [r7, #32]
	int rx_arg2 = atoi((char*) rx_argv2);
 8000eb6:	48ac      	ldr	r0, [pc, #688]	; (8001168 <runCommand+0x2c8>)
 8000eb8:	f003 fbb4 	bl	8004624 <atoi>
 8000ebc:	61f8      	str	r0, [r7, #28]
	//sprintf((char*)tx_buffer,"%c %d %d\n",rx_cmd,rx_arg1,rx_arg2);
//	HAL_UART_Transmit(&huart1, tx_buffer, strlen((char*)tx_buffer), HAL_MAX_DELAY);
	switch (rx_cmd) {
 8000ebe:	4bab      	ldr	r3, [pc, #684]	; (800116c <runCommand+0x2cc>)
 8000ec0:	781b      	ldrb	r3, [r3, #0]
 8000ec2:	3b65      	subs	r3, #101	; 0x65
 8000ec4:	2b10      	cmp	r3, #16
 8000ec6:	f200 8147 	bhi.w	8001158 <runCommand+0x2b8>
 8000eca:	a201      	add	r2, pc, #4	; (adr r2, 8000ed0 <runCommand+0x30>)
 8000ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ed0:	08000f15 	.word	0x08000f15
 8000ed4:	08001159 	.word	0x08001159
 8000ed8:	08001159 	.word	0x08001159
 8000edc:	08001159 	.word	0x08001159
 8000ee0:	08001159 	.word	0x08001159
 8000ee4:	08001159 	.word	0x08001159
 8000ee8:	08001159 	.word	0x08001159
 8000eec:	08001159 	.word	0x08001159
 8000ef0:	08000f77 	.word	0x08000f77
 8000ef4:	08001159 	.word	0x08001159
 8000ef8:	08000fd7 	.word	0x08000fd7
 8000efc:	080010df 	.word	0x080010df
 8000f00:	08001159 	.word	0x08001159
 8000f04:	08000f65 	.word	0x08000f65
 8000f08:	08000f3d 	.word	0x08000f3d
 8000f0c:	08001159 	.word	0x08001159
 8000f10:	0800100d 	.word	0x0800100d
	case READ_ENCODERS:
		sprintf((char*) tx_buffer, "%ld %ld\n", leftPID.Encoder,
 8000f14:	4b96      	ldr	r3, [pc, #600]	; (8001170 <runCommand+0x2d0>)
 8000f16:	685a      	ldr	r2, [r3, #4]
 8000f18:	4b96      	ldr	r3, [pc, #600]	; (8001174 <runCommand+0x2d4>)
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	4996      	ldr	r1, [pc, #600]	; (8001178 <runCommand+0x2d8>)
 8000f1e:	4897      	ldr	r0, [pc, #604]	; (800117c <runCommand+0x2dc>)
 8000f20:	f003 fc0c 	bl	800473c <siprintf>
				rightPID.Encoder);
		HAL_UART_Transmit(&huart1, tx_buffer, strlen((char*) tx_buffer),
 8000f24:	4895      	ldr	r0, [pc, #596]	; (800117c <runCommand+0x2dc>)
 8000f26:	f7ff f913 	bl	8000150 <strlen>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	b29a      	uxth	r2, r3
 8000f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f32:	4992      	ldr	r1, [pc, #584]	; (800117c <runCommand+0x2dc>)
 8000f34:	4892      	ldr	r0, [pc, #584]	; (8001180 <runCommand+0x2e0>)
 8000f36:	f002 fd4c 	bl	80039d2 <HAL_UART_Transmit>
		HAL_MAX_DELAY);
		break;
 8000f3a:	e10e      	b.n	800115a <runCommand+0x2ba>
	case READ_SPEED:
		sprintf((char*) tx_buffer, "%ld %ld\n", leftPID.speed, rightPID.speed);
 8000f3c:	4b8c      	ldr	r3, [pc, #560]	; (8001170 <runCommand+0x2d0>)
 8000f3e:	68da      	ldr	r2, [r3, #12]
 8000f40:	4b8c      	ldr	r3, [pc, #560]	; (8001174 <runCommand+0x2d4>)
 8000f42:	68db      	ldr	r3, [r3, #12]
 8000f44:	498c      	ldr	r1, [pc, #560]	; (8001178 <runCommand+0x2d8>)
 8000f46:	488d      	ldr	r0, [pc, #564]	; (800117c <runCommand+0x2dc>)
 8000f48:	f003 fbf8 	bl	800473c <siprintf>
		HAL_UART_Transmit(&huart1, tx_buffer, strlen((char*) tx_buffer),
 8000f4c:	488b      	ldr	r0, [pc, #556]	; (800117c <runCommand+0x2dc>)
 8000f4e:	f7ff f8ff 	bl	8000150 <strlen>
 8000f52:	4603      	mov	r3, r0
 8000f54:	b29a      	uxth	r2, r3
 8000f56:	f04f 33ff 	mov.w	r3, #4294967295
 8000f5a:	4988      	ldr	r1, [pc, #544]	; (800117c <runCommand+0x2dc>)
 8000f5c:	4888      	ldr	r0, [pc, #544]	; (8001180 <runCommand+0x2e0>)
 8000f5e:	f002 fd38 	bl	80039d2 <HAL_UART_Transmit>
		HAL_MAX_DELAY);
		break;
 8000f62:	e0fa      	b.n	800115a <runCommand+0x2ba>
	case RESET_ENCODERS:
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_ALL, 0);
 8000f64:	4b87      	ldr	r3, [pc, #540]	; (8001184 <runCommand+0x2e4>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	2200      	movs	r2, #0
 8000f6a:	641a      	str	r2, [r3, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_ALL, 0);
 8000f6c:	4b86      	ldr	r3, [pc, #536]	; (8001188 <runCommand+0x2e8>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2200      	movs	r2, #0
 8000f72:	641a      	str	r2, [r3, #64]	; 0x40
		break;
 8000f74:	e0f1      	b.n	800115a <runCommand+0x2ba>
	case MOTOR_SPEEDS:
		if (rx_arg1 == 0 && rx_arg2 == 0) {
 8000f76:	6a3b      	ldr	r3, [r7, #32]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d106      	bne.n	8000f8a <runCommand+0xea>
 8000f7c:	69fb      	ldr	r3, [r7, #28]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d103      	bne.n	8000f8a <runCommand+0xea>
			flag_moving = 1;
 8000f82:	4b82      	ldr	r3, [pc, #520]	; (800118c <runCommand+0x2ec>)
 8000f84:	2201      	movs	r2, #1
 8000f86:	701a      	strb	r2, [r3, #0]
 8000f88:	e002      	b.n	8000f90 <runCommand+0xf0>
//			setMotorSpeeds(0, 0);
//			resetPID(&leftPID);
//			resetPID(&rightPID);
//			moving = 0;
		} else
			moving = 1;
 8000f8a:	4b81      	ldr	r3, [pc, #516]	; (8001190 <runCommand+0x2f0>)
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	701a      	strb	r2, [r3, #0]
		leftPID.TargetTicksPerFrame = rx_arg1 * PID_TIME / 1000;
 8000f90:	6a3a      	ldr	r2, [r7, #32]
 8000f92:	4613      	mov	r3, r2
 8000f94:	011b      	lsls	r3, r3, #4
 8000f96:	1a9b      	subs	r3, r3, r2
 8000f98:	005b      	lsls	r3, r3, #1
 8000f9a:	4a7e      	ldr	r2, [pc, #504]	; (8001194 <runCommand+0x2f4>)
 8000f9c:	fb82 1203 	smull	r1, r2, r2, r3
 8000fa0:	1192      	asrs	r2, r2, #6
 8000fa2:	17db      	asrs	r3, r3, #31
 8000fa4:	1ad3      	subs	r3, r2, r3
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f7ff fca2 	bl	80008f0 <__aeabi_i2f>
 8000fac:	4603      	mov	r3, r0
 8000fae:	4a70      	ldr	r2, [pc, #448]	; (8001170 <runCommand+0x2d0>)
 8000fb0:	6013      	str	r3, [r2, #0]
		rightPID.TargetTicksPerFrame = rx_arg2 * PID_TIME / 1000;
 8000fb2:	69fa      	ldr	r2, [r7, #28]
 8000fb4:	4613      	mov	r3, r2
 8000fb6:	011b      	lsls	r3, r3, #4
 8000fb8:	1a9b      	subs	r3, r3, r2
 8000fba:	005b      	lsls	r3, r3, #1
 8000fbc:	4a75      	ldr	r2, [pc, #468]	; (8001194 <runCommand+0x2f4>)
 8000fbe:	fb82 1203 	smull	r1, r2, r2, r3
 8000fc2:	1192      	asrs	r2, r2, #6
 8000fc4:	17db      	asrs	r3, r3, #31
 8000fc6:	1ad3      	subs	r3, r2, r3
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff fc91 	bl	80008f0 <__aeabi_i2f>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	4a68      	ldr	r2, [pc, #416]	; (8001174 <runCommand+0x2d4>)
 8000fd2:	6013      	str	r3, [r2, #0]
		break;
 8000fd4:	e0c1      	b.n	800115a <runCommand+0x2ba>
	case MOTOR_RAW_PWM:
		resetPID(&leftPID);
 8000fd6:	4866      	ldr	r0, [pc, #408]	; (8001170 <runCommand+0x2d0>)
 8000fd8:	f7ff fd32 	bl	8000a40 <resetPID>
		resetPID(&rightPID);
 8000fdc:	4865      	ldr	r0, [pc, #404]	; (8001174 <runCommand+0x2d4>)
 8000fde:	f7ff fd2f 	bl	8000a40 <resetPID>
		moving = 0;
 8000fe2:	4b6b      	ldr	r3, [pc, #428]	; (8001190 <runCommand+0x2f0>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	701a      	strb	r2, [r3, #0]
		setMotorSpeeds(rx_arg1, rx_arg2);
 8000fe8:	69f9      	ldr	r1, [r7, #28]
 8000fea:	6a38      	ldr	r0, [r7, #32]
 8000fec:	f000 fb8e 	bl	800170c <setMotorSpeeds>
		break;
 8000ff0:	e0b3      	b.n	800115a <runCommand+0x2ba>
	case UPDATE_PID:
		while (*(str = strtok_r(p, ":", &p)) != '\0') {
			pid_args[i] = atoi(str);
 8000ff2:	69b8      	ldr	r0, [r7, #24]
 8000ff4:	f003 fb16 	bl	8004624 <atoi>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ffc:	009b      	lsls	r3, r3, #2
 8000ffe:	3328      	adds	r3, #40	; 0x28
 8001000:	443b      	add	r3, r7
 8001002:	f843 2c24 	str.w	r2, [r3, #-36]
			i++;
 8001006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001008:	3301      	adds	r3, #1
 800100a:	627b      	str	r3, [r7, #36]	; 0x24
		while (*(str = strtok_r(p, ":", &p)) != '\0') {
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	f107 0214 	add.w	r2, r7, #20
 8001012:	4961      	ldr	r1, [pc, #388]	; (8001198 <runCommand+0x2f8>)
 8001014:	4618      	mov	r0, r3
 8001016:	f003 fbe1 	bl	80047dc <strtok_r>
 800101a:	61b8      	str	r0, [r7, #24]
 800101c:	69bb      	ldr	r3, [r7, #24]
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d1e6      	bne.n	8000ff2 <runCommand+0x152>
		}
		if (i == 4) {
 8001024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001026:	2b04      	cmp	r3, #4
 8001028:	d151      	bne.n	80010ce <runCommand+0x22e>
			leftPID.Kp = pid_args[0];
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	b29a      	uxth	r2, r3
 800102e:	4b50      	ldr	r3, [pc, #320]	; (8001170 <runCommand+0x2d0>)
 8001030:	841a      	strh	r2, [r3, #32]
			leftPID.Ki = pid_args[1] * PID_TIME / 1000;
 8001032:	68ba      	ldr	r2, [r7, #8]
 8001034:	4613      	mov	r3, r2
 8001036:	011b      	lsls	r3, r3, #4
 8001038:	1a9b      	subs	r3, r3, r2
 800103a:	005b      	lsls	r3, r3, #1
 800103c:	4a55      	ldr	r2, [pc, #340]	; (8001194 <runCommand+0x2f4>)
 800103e:	fb82 1203 	smull	r1, r2, r2, r3
 8001042:	1192      	asrs	r2, r2, #6
 8001044:	17db      	asrs	r3, r3, #31
 8001046:	1ad3      	subs	r3, r2, r3
 8001048:	b29a      	uxth	r2, r3
 800104a:	4b49      	ldr	r3, [pc, #292]	; (8001170 <runCommand+0x2d0>)
 800104c:	845a      	strh	r2, [r3, #34]	; 0x22
			leftPID.Kd = pid_args[2] * 1000 / PID_TIME;
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001054:	fb02 f303 	mul.w	r3, r2, r3
 8001058:	4a50      	ldr	r2, [pc, #320]	; (800119c <runCommand+0x2fc>)
 800105a:	fb82 1203 	smull	r1, r2, r2, r3
 800105e:	441a      	add	r2, r3
 8001060:	1112      	asrs	r2, r2, #4
 8001062:	17db      	asrs	r3, r3, #31
 8001064:	1ad3      	subs	r3, r2, r3
 8001066:	b29a      	uxth	r2, r3
 8001068:	4b41      	ldr	r3, [pc, #260]	; (8001170 <runCommand+0x2d0>)
 800106a:	849a      	strh	r2, [r3, #36]	; 0x24
			leftPID.Ko = pid_args[3];
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	b29a      	uxth	r2, r3
 8001070:	4b3f      	ldr	r3, [pc, #252]	; (8001170 <runCommand+0x2d0>)
 8001072:	84da      	strh	r2, [r3, #38]	; 0x26

			rightPID.Kp = pid_args[0];
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	b29a      	uxth	r2, r3
 8001078:	4b3e      	ldr	r3, [pc, #248]	; (8001174 <runCommand+0x2d4>)
 800107a:	841a      	strh	r2, [r3, #32]
			rightPID.Ki = pid_args[1] * PID_TIME / 1000;
 800107c:	68ba      	ldr	r2, [r7, #8]
 800107e:	4613      	mov	r3, r2
 8001080:	011b      	lsls	r3, r3, #4
 8001082:	1a9b      	subs	r3, r3, r2
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	4a43      	ldr	r2, [pc, #268]	; (8001194 <runCommand+0x2f4>)
 8001088:	fb82 1203 	smull	r1, r2, r2, r3
 800108c:	1192      	asrs	r2, r2, #6
 800108e:	17db      	asrs	r3, r3, #31
 8001090:	1ad3      	subs	r3, r2, r3
 8001092:	b29a      	uxth	r2, r3
 8001094:	4b37      	ldr	r3, [pc, #220]	; (8001174 <runCommand+0x2d4>)
 8001096:	845a      	strh	r2, [r3, #34]	; 0x22
			rightPID.Kd = pid_args[2] * 1000 / PID_TIME;
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800109e:	fb02 f303 	mul.w	r3, r2, r3
 80010a2:	4a3e      	ldr	r2, [pc, #248]	; (800119c <runCommand+0x2fc>)
 80010a4:	fb82 1203 	smull	r1, r2, r2, r3
 80010a8:	441a      	add	r2, r3
 80010aa:	1112      	asrs	r2, r2, #4
 80010ac:	17db      	asrs	r3, r3, #31
 80010ae:	1ad3      	subs	r3, r2, r3
 80010b0:	b29a      	uxth	r2, r3
 80010b2:	4b30      	ldr	r3, [pc, #192]	; (8001174 <runCommand+0x2d4>)
 80010b4:	849a      	strh	r2, [r3, #36]	; 0x24
			rightPID.Ko = pid_args[3];
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	b29a      	uxth	r2, r3
 80010ba:	4b2e      	ldr	r3, [pc, #184]	; (8001174 <runCommand+0x2d4>)
 80010bc:	84da      	strh	r2, [r3, #38]	; 0x26

			HAL_UART_Transmit(&huart1, (uint8_t*) "PID'S SET!\n", 11,
 80010be:	f04f 33ff 	mov.w	r3, #4294967295
 80010c2:	220b      	movs	r2, #11
 80010c4:	4936      	ldr	r1, [pc, #216]	; (80011a0 <runCommand+0x300>)
 80010c6:	482e      	ldr	r0, [pc, #184]	; (8001180 <runCommand+0x2e0>)
 80010c8:	f002 fc83 	bl	80039d2 <HAL_UART_Transmit>
			HAL_MAX_DELAY);
		} else {
			HAL_UART_Transmit(&huart1, (uint8_t*) "ERROR!\n", 7, HAL_MAX_DELAY);
		}
		break;
 80010cc:	e045      	b.n	800115a <runCommand+0x2ba>
			HAL_UART_Transmit(&huart1, (uint8_t*) "ERROR!\n", 7, HAL_MAX_DELAY);
 80010ce:	f04f 33ff 	mov.w	r3, #4294967295
 80010d2:	2207      	movs	r2, #7
 80010d4:	4933      	ldr	r1, [pc, #204]	; (80011a4 <runCommand+0x304>)
 80010d6:	482a      	ldr	r0, [pc, #168]	; (8001180 <runCommand+0x2e0>)
 80010d8:	f002 fc7b 	bl	80039d2 <HAL_UART_Transmit>
		break;
 80010dc:	e03d      	b.n	800115a <runCommand+0x2ba>
	case READ_PID:
		sprintf((char*) tx_buffer, "Left PID: %d %d %d %d\n", leftPID.Kp,
 80010de:	4b24      	ldr	r3, [pc, #144]	; (8001170 <runCommand+0x2d0>)
 80010e0:	8c1b      	ldrh	r3, [r3, #32]
 80010e2:	4619      	mov	r1, r3
				leftPID.Ki, leftPID.Kd, leftPID.Ko);
 80010e4:	4b22      	ldr	r3, [pc, #136]	; (8001170 <runCommand+0x2d0>)
 80010e6:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
		sprintf((char*) tx_buffer, "Left PID: %d %d %d %d\n", leftPID.Kp,
 80010e8:	4618      	mov	r0, r3
				leftPID.Ki, leftPID.Kd, leftPID.Ko);
 80010ea:	4b21      	ldr	r3, [pc, #132]	; (8001170 <runCommand+0x2d0>)
 80010ec:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
		sprintf((char*) tx_buffer, "Left PID: %d %d %d %d\n", leftPID.Kp,
 80010ee:	461a      	mov	r2, r3
				leftPID.Ki, leftPID.Kd, leftPID.Ko);
 80010f0:	4b1f      	ldr	r3, [pc, #124]	; (8001170 <runCommand+0x2d0>)
 80010f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
		sprintf((char*) tx_buffer, "Left PID: %d %d %d %d\n", leftPID.Kp,
 80010f4:	9301      	str	r3, [sp, #4]
 80010f6:	9200      	str	r2, [sp, #0]
 80010f8:	4603      	mov	r3, r0
 80010fa:	460a      	mov	r2, r1
 80010fc:	492a      	ldr	r1, [pc, #168]	; (80011a8 <runCommand+0x308>)
 80010fe:	481f      	ldr	r0, [pc, #124]	; (800117c <runCommand+0x2dc>)
 8001100:	f003 fb1c 	bl	800473c <siprintf>
		HAL_UART_Transmit(&huart1, tx_buffer, strlen((char*) tx_buffer),
 8001104:	481d      	ldr	r0, [pc, #116]	; (800117c <runCommand+0x2dc>)
 8001106:	f7ff f823 	bl	8000150 <strlen>
 800110a:	4603      	mov	r3, r0
 800110c:	b29a      	uxth	r2, r3
 800110e:	f04f 33ff 	mov.w	r3, #4294967295
 8001112:	491a      	ldr	r1, [pc, #104]	; (800117c <runCommand+0x2dc>)
 8001114:	481a      	ldr	r0, [pc, #104]	; (8001180 <runCommand+0x2e0>)
 8001116:	f002 fc5c 	bl	80039d2 <HAL_UART_Transmit>
		HAL_MAX_DELAY);

		sprintf((char*) tx_buffer, "Right PID: %d %d %d %d\n", leftPID.Kp,
 800111a:	4b15      	ldr	r3, [pc, #84]	; (8001170 <runCommand+0x2d0>)
 800111c:	8c1b      	ldrh	r3, [r3, #32]
 800111e:	4619      	mov	r1, r3
				leftPID.Ki, leftPID.Kd, leftPID.Ko);
 8001120:	4b13      	ldr	r3, [pc, #76]	; (8001170 <runCommand+0x2d0>)
 8001122:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
		sprintf((char*) tx_buffer, "Right PID: %d %d %d %d\n", leftPID.Kp,
 8001124:	4618      	mov	r0, r3
				leftPID.Ki, leftPID.Kd, leftPID.Ko);
 8001126:	4b12      	ldr	r3, [pc, #72]	; (8001170 <runCommand+0x2d0>)
 8001128:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
		sprintf((char*) tx_buffer, "Right PID: %d %d %d %d\n", leftPID.Kp,
 800112a:	461a      	mov	r2, r3
				leftPID.Ki, leftPID.Kd, leftPID.Ko);
 800112c:	4b10      	ldr	r3, [pc, #64]	; (8001170 <runCommand+0x2d0>)
 800112e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
		sprintf((char*) tx_buffer, "Right PID: %d %d %d %d\n", leftPID.Kp,
 8001130:	9301      	str	r3, [sp, #4]
 8001132:	9200      	str	r2, [sp, #0]
 8001134:	4603      	mov	r3, r0
 8001136:	460a      	mov	r2, r1
 8001138:	491c      	ldr	r1, [pc, #112]	; (80011ac <runCommand+0x30c>)
 800113a:	4810      	ldr	r0, [pc, #64]	; (800117c <runCommand+0x2dc>)
 800113c:	f003 fafe 	bl	800473c <siprintf>
		HAL_UART_Transmit(&huart1, tx_buffer, strlen((char*) tx_buffer),
 8001140:	480e      	ldr	r0, [pc, #56]	; (800117c <runCommand+0x2dc>)
 8001142:	f7ff f805 	bl	8000150 <strlen>
 8001146:	4603      	mov	r3, r0
 8001148:	b29a      	uxth	r2, r3
 800114a:	f04f 33ff 	mov.w	r3, #4294967295
 800114e:	490b      	ldr	r1, [pc, #44]	; (800117c <runCommand+0x2dc>)
 8001150:	480b      	ldr	r0, [pc, #44]	; (8001180 <runCommand+0x2e0>)
 8001152:	f002 fc3e 	bl	80039d2 <HAL_UART_Transmit>
		HAL_MAX_DELAY);
		break;
 8001156:	e000      	b.n	800115a <runCommand+0x2ba>
	default:
		break;
 8001158:	bf00      	nop
	}
}
 800115a:	bf00      	nop
 800115c:	3728      	adds	r7, #40	; 0x28
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	20000214 	.word	0x20000214
 8001168:	20000228 	.word	0x20000228
 800116c:	20000213 	.word	0x20000213
 8001170:	2000019c 	.word	0x2000019c
 8001174:	200001c4 	.word	0x200001c4
 8001178:	08005110 	.word	0x08005110
 800117c:	200001f0 	.word	0x200001f0
 8001180:	20000154 	.word	0x20000154
 8001184:	200000c4 	.word	0x200000c4
 8001188:	2000010c 	.word	0x2000010c
 800118c:	2000020f 	.word	0x2000020f
 8001190:	200001ec 	.word	0x200001ec
 8001194:	10624dd3 	.word	0x10624dd3
 8001198:	0800511c 	.word	0x0800511c
 800119c:	88888889 	.word	0x88888889
 80011a0:	08005120 	.word	0x08005120
 80011a4:	0800512c 	.word	0x0800512c
 80011a8:	08005134 	.word	0x08005134
 80011ac:	0800514c 	.word	0x0800514c

080011b0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80011b4:	f000 fccc 	bl	8001b50 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80011b8:	f000 f84c 	bl	8001254 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80011bc:	f000 f9f2 	bl	80015a4 <MX_GPIO_Init>
	MX_TIM1_Init();
 80011c0:	f000 f88e 	bl	80012e0 <MX_TIM1_Init>
	MX_TIM2_Init();
 80011c4:	f000 f91c 	bl	8001400 <MX_TIM2_Init>
	MX_TIM3_Init();
 80011c8:	f000 f96e 	bl	80014a8 <MX_TIM3_Init>
	MX_USART1_UART_Init();
 80011cc:	f000 f9c0 	bl	8001550 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
//	HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, 1);
//	HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, 0);
	HAL_UART_Receive_IT(&huart1, &rx_data, 1);
 80011d0:	2201      	movs	r2, #1
 80011d2:	4918      	ldr	r1, [pc, #96]	; (8001234 <main+0x84>)
 80011d4:	4818      	ldr	r0, [pc, #96]	; (8001238 <main+0x88>)
 80011d6:	f002 fc7f 	bl	8003ad8 <HAL_UART_Receive_IT>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80011da:	2100      	movs	r1, #0
 80011dc:	4817      	ldr	r0, [pc, #92]	; (800123c <main+0x8c>)
 80011de:	f001 fcf9 	bl	8002bd4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80011e2:	210c      	movs	r1, #12
 80011e4:	4815      	ldr	r0, [pc, #84]	; (800123c <main+0x8c>)
 80011e6:	f001 fcf5 	bl	8002bd4 <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 80011ea:	213c      	movs	r1, #60	; 0x3c
 80011ec:	4814      	ldr	r0, [pc, #80]	; (8001240 <main+0x90>)
 80011ee:	f001 fe35 	bl	8002e5c <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 80011f2:	213c      	movs	r1, #60	; 0x3c
 80011f4:	4813      	ldr	r0, [pc, #76]	; (8001244 <main+0x94>)
 80011f6:	f001 fe31 	bl	8002e5c <HAL_TIM_Encoder_Start_IT>

	initPID(&leftPID);
 80011fa:	4813      	ldr	r0, [pc, #76]	; (8001248 <main+0x98>)
 80011fc:	f7ff fbf2 	bl	80009e4 <initPID>
	initPID(&rightPID);
 8001200:	4812      	ldr	r0, [pc, #72]	; (800124c <main+0x9c>)
 8001202:	f7ff fbef 	bl	80009e4 <initPID>
	HAL_Delay(500);
 8001206:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800120a:	f000 fd03 	bl	8001c14 <HAL_Delay>
	resetPID(&leftPID);
 800120e:	480e      	ldr	r0, [pc, #56]	; (8001248 <main+0x98>)
 8001210:	f7ff fc16 	bl	8000a40 <resetPID>
	resetPID(&rightPID);
 8001214:	480d      	ldr	r0, [pc, #52]	; (800124c <main+0x9c>)
 8001216:	f7ff fc13 	bl	8000a40 <resetPID>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		if (flag_value) {
 800121a:	4b0d      	ldr	r3, [pc, #52]	; (8001250 <main+0xa0>)
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d0fb      	beq.n	800121a <main+0x6a>
			runCommand();
 8001222:	f7ff fe3d 	bl	8000ea0 <runCommand>
			resetCommand();
 8001226:	f7ff fe19 	bl	8000e5c <resetCommand>
			flag_value = 0;
 800122a:	4b09      	ldr	r3, [pc, #36]	; (8001250 <main+0xa0>)
 800122c:	2200      	movs	r2, #0
 800122e:	701a      	strb	r2, [r3, #0]
		if (flag_value) {
 8001230:	e7f3      	b.n	800121a <main+0x6a>
 8001232:	bf00      	nop
 8001234:	20000212 	.word	0x20000212
 8001238:	20000154 	.word	0x20000154
 800123c:	2000007c 	.word	0x2000007c
 8001240:	200000c4 	.word	0x200000c4
 8001244:	2000010c 	.word	0x2000010c
 8001248:	2000019c 	.word	0x2000019c
 800124c:	200001c4 	.word	0x200001c4
 8001250:	2000020e 	.word	0x2000020e

08001254 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001254:	b580      	push	{r7, lr}
 8001256:	b090      	sub	sp, #64	; 0x40
 8001258:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800125a:	f107 0318 	add.w	r3, r7, #24
 800125e:	2228      	movs	r2, #40	; 0x28
 8001260:	2100      	movs	r1, #0
 8001262:	4618      	mov	r0, r3
 8001264:	f003 fa8a 	bl	800477c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001268:	1d3b      	adds	r3, r7, #4
 800126a:	2200      	movs	r2, #0
 800126c:	601a      	str	r2, [r3, #0]
 800126e:	605a      	str	r2, [r3, #4]
 8001270:	609a      	str	r2, [r3, #8]
 8001272:	60da      	str	r2, [r3, #12]
 8001274:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001276:	2301      	movs	r3, #1
 8001278:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800127a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800127e:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001280:	2300      	movs	r3, #0
 8001282:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001284:	2301      	movs	r3, #1
 8001286:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001288:	2302      	movs	r3, #2
 800128a:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800128c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001290:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001292:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001296:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001298:	f107 0318 	add.w	r3, r7, #24
 800129c:	4618      	mov	r0, r3
 800129e:	f001 f839 	bl	8002314 <HAL_RCC_OscConfig>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <SystemClock_Config+0x58>
		Error_Handler();
 80012a8:	f000 f9c8 	bl	800163c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80012ac:	230f      	movs	r3, #15
 80012ae:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012b0:	2302      	movs	r3, #2
 80012b2:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012b4:	2300      	movs	r3, #0
 80012b6:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012bc:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012be:	2300      	movs	r3, #0
 80012c0:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80012c2:	1d3b      	adds	r3, r7, #4
 80012c4:	2102      	movs	r1, #2
 80012c6:	4618      	mov	r0, r3
 80012c8:	f001 faa6 	bl	8002818 <HAL_RCC_ClockConfig>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <SystemClock_Config+0x82>
		Error_Handler();
 80012d2:	f000 f9b3 	bl	800163c <Error_Handler>
	}
}
 80012d6:	bf00      	nop
 80012d8:	3740      	adds	r7, #64	; 0x40
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
	...

080012e0 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b092      	sub	sp, #72	; 0x48
 80012e4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80012e6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012ea:	2200      	movs	r2, #0
 80012ec:	601a      	str	r2, [r3, #0]
 80012ee:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80012f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	60da      	str	r2, [r3, #12]
 80012fe:	611a      	str	r2, [r3, #16]
 8001300:	615a      	str	r2, [r3, #20]
 8001302:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8001304:	1d3b      	adds	r3, r7, #4
 8001306:	2220      	movs	r2, #32
 8001308:	2100      	movs	r1, #0
 800130a:	4618      	mov	r0, r3
 800130c:	f003 fa36 	bl	800477c <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8001310:	4b39      	ldr	r3, [pc, #228]	; (80013f8 <MX_TIM1_Init+0x118>)
 8001312:	4a3a      	ldr	r2, [pc, #232]	; (80013fc <MX_TIM1_Init+0x11c>)
 8001314:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 72 - 1;
 8001316:	4b38      	ldr	r3, [pc, #224]	; (80013f8 <MX_TIM1_Init+0x118>)
 8001318:	2247      	movs	r2, #71	; 0x47
 800131a:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800131c:	4b36      	ldr	r3, [pc, #216]	; (80013f8 <MX_TIM1_Init+0x118>)
 800131e:	2200      	movs	r2, #0
 8001320:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 1000;
 8001322:	4b35      	ldr	r3, [pc, #212]	; (80013f8 <MX_TIM1_Init+0x118>)
 8001324:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001328:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800132a:	4b33      	ldr	r3, [pc, #204]	; (80013f8 <MX_TIM1_Init+0x118>)
 800132c:	2200      	movs	r2, #0
 800132e:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001330:	4b31      	ldr	r3, [pc, #196]	; (80013f8 <MX_TIM1_Init+0x118>)
 8001332:	2200      	movs	r2, #0
 8001334:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001336:	4b30      	ldr	r3, [pc, #192]	; (80013f8 <MX_TIM1_Init+0x118>)
 8001338:	2200      	movs	r2, #0
 800133a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 800133c:	482e      	ldr	r0, [pc, #184]	; (80013f8 <MX_TIM1_Init+0x118>)
 800133e:	f001 fbf9 	bl	8002b34 <HAL_TIM_PWM_Init>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <MX_TIM1_Init+0x6c>
		Error_Handler();
 8001348:	f000 f978 	bl	800163c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800134c:	2300      	movs	r3, #0
 800134e:	643b      	str	r3, [r7, #64]	; 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001350:	2300      	movs	r3, #0
 8001352:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001354:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001358:	4619      	mov	r1, r3
 800135a:	4827      	ldr	r0, [pc, #156]	; (80013f8 <MX_TIM1_Init+0x118>)
 800135c:	f002 fa28 	bl	80037b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <MX_TIM1_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 8001366:	f000 f969 	bl	800163c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800136a:	2360      	movs	r3, #96	; 0x60
 800136c:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.Pulse = 0;
 800136e:	2300      	movs	r3, #0
 8001370:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001372:	2300      	movs	r3, #0
 8001374:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001376:	2300      	movs	r3, #0
 8001378:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800137a:	2300      	movs	r3, #0
 800137c:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800137e:	2300      	movs	r3, #0
 8001380:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001382:	2300      	movs	r3, #0
 8001384:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 8001386:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800138a:	2200      	movs	r2, #0
 800138c:	4619      	mov	r1, r3
 800138e:	481a      	ldr	r0, [pc, #104]	; (80013f8 <MX_TIM1_Init+0x118>)
 8001390:	f001 ff1a 	bl	80031c8 <HAL_TIM_PWM_ConfigChannel>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <MX_TIM1_Init+0xbe>
			!= HAL_OK) {
		Error_Handler();
 800139a:	f000 f94f 	bl	800163c <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4)
 800139e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013a2:	220c      	movs	r2, #12
 80013a4:	4619      	mov	r1, r3
 80013a6:	4814      	ldr	r0, [pc, #80]	; (80013f8 <MX_TIM1_Init+0x118>)
 80013a8:	f001 ff0e 	bl	80031c8 <HAL_TIM_PWM_ConfigChannel>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_TIM1_Init+0xd6>
			!= HAL_OK) {
		Error_Handler();
 80013b2:	f000 f943 	bl	800163c <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80013b6:	2300      	movs	r3, #0
 80013b8:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80013ba:	2300      	movs	r3, #0
 80013bc:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80013be:	2300      	movs	r3, #0
 80013c0:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013c6:	2300      	movs	r3, #0
 80013c8:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013ce:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013d0:	2300      	movs	r3, #0
 80013d2:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 80013d4:	1d3b      	adds	r3, r7, #4
 80013d6:	4619      	mov	r1, r3
 80013d8:	4807      	ldr	r0, [pc, #28]	; (80013f8 <MX_TIM1_Init+0x118>)
 80013da:	f002 fa47 	bl	800386c <HAL_TIMEx_ConfigBreakDeadTime>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_TIM1_Init+0x108>
			!= HAL_OK) {
		Error_Handler();
 80013e4:	f000 f92a 	bl	800163c <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 80013e8:	4803      	ldr	r0, [pc, #12]	; (80013f8 <MX_TIM1_Init+0x118>)
 80013ea:	f000 fa61 	bl	80018b0 <HAL_TIM_MspPostInit>

}
 80013ee:	bf00      	nop
 80013f0:	3748      	adds	r7, #72	; 0x48
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	2000007c 	.word	0x2000007c
 80013fc:	40012c00 	.word	0x40012c00

08001400 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8001400:	b580      	push	{r7, lr}
 8001402:	b08c      	sub	sp, #48	; 0x30
 8001404:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8001406:	f107 030c 	add.w	r3, r7, #12
 800140a:	2224      	movs	r2, #36	; 0x24
 800140c:	2100      	movs	r1, #0
 800140e:	4618      	mov	r0, r3
 8001410:	f003 f9b4 	bl	800477c <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001414:	1d3b      	adds	r3, r7, #4
 8001416:	2200      	movs	r2, #0
 8001418:	601a      	str	r2, [r3, #0]
 800141a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 800141c:	4b21      	ldr	r3, [pc, #132]	; (80014a4 <MX_TIM2_Init+0xa4>)
 800141e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001422:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8001424:	4b1f      	ldr	r3, [pc, #124]	; (80014a4 <MX_TIM2_Init+0xa4>)
 8001426:	2200      	movs	r2, #0
 8001428:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800142a:	4b1e      	ldr	r3, [pc, #120]	; (80014a4 <MX_TIM2_Init+0xa4>)
 800142c:	2200      	movs	r2, #0
 800142e:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 65535;
 8001430:	4b1c      	ldr	r3, [pc, #112]	; (80014a4 <MX_TIM2_Init+0xa4>)
 8001432:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001436:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001438:	4b1a      	ldr	r3, [pc, #104]	; (80014a4 <MX_TIM2_Init+0xa4>)
 800143a:	2200      	movs	r2, #0
 800143c:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800143e:	4b19      	ldr	r3, [pc, #100]	; (80014a4 <MX_TIM2_Init+0xa4>)
 8001440:	2200      	movs	r2, #0
 8001442:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001444:	2303      	movs	r3, #3
 8001446:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001448:	2300      	movs	r3, #0
 800144a:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800144c:	2301      	movs	r3, #1
 800144e:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001450:	2300      	movs	r3, #0
 8001452:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8001454:	2300      	movs	r3, #0
 8001456:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001458:	2300      	movs	r3, #0
 800145a:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800145c:	2301      	movs	r3, #1
 800145e:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001460:	2300      	movs	r3, #0
 8001462:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8001464:	2300      	movs	r3, #0
 8001466:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK) {
 8001468:	f107 030c 	add.w	r3, r7, #12
 800146c:	4619      	mov	r1, r3
 800146e:	480d      	ldr	r0, [pc, #52]	; (80014a4 <MX_TIM2_Init+0xa4>)
 8001470:	f001 fc52 	bl	8002d18 <HAL_TIM_Encoder_Init>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_TIM2_Init+0x7e>
		Error_Handler();
 800147a:	f000 f8df 	bl	800163c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800147e:	2300      	movs	r3, #0
 8001480:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001482:	2300      	movs	r3, #0
 8001484:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001486:	1d3b      	adds	r3, r7, #4
 8001488:	4619      	mov	r1, r3
 800148a:	4806      	ldr	r0, [pc, #24]	; (80014a4 <MX_TIM2_Init+0xa4>)
 800148c:	f002 f990 	bl	80037b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <MX_TIM2_Init+0x9a>
			!= HAL_OK) {
		Error_Handler();
 8001496:	f000 f8d1 	bl	800163c <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 800149a:	bf00      	nop
 800149c:	3730      	adds	r7, #48	; 0x30
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	200000c4 	.word	0x200000c4

080014a8 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b08c      	sub	sp, #48	; 0x30
 80014ac:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 80014ae:	f107 030c 	add.w	r3, r7, #12
 80014b2:	2224      	movs	r2, #36	; 0x24
 80014b4:	2100      	movs	r1, #0
 80014b6:	4618      	mov	r0, r3
 80014b8:	f003 f960 	bl	800477c <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80014bc:	1d3b      	adds	r3, r7, #4
 80014be:	2200      	movs	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]
 80014c2:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 80014c4:	4b20      	ldr	r3, [pc, #128]	; (8001548 <MX_TIM3_Init+0xa0>)
 80014c6:	4a21      	ldr	r2, [pc, #132]	; (800154c <MX_TIM3_Init+0xa4>)
 80014c8:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 80014ca:	4b1f      	ldr	r3, [pc, #124]	; (8001548 <MX_TIM3_Init+0xa0>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014d0:	4b1d      	ldr	r3, [pc, #116]	; (8001548 <MX_TIM3_Init+0xa0>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 80014d6:	4b1c      	ldr	r3, [pc, #112]	; (8001548 <MX_TIM3_Init+0xa0>)
 80014d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014dc:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014de:	4b1a      	ldr	r3, [pc, #104]	; (8001548 <MX_TIM3_Init+0xa0>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014e4:	4b18      	ldr	r3, [pc, #96]	; (8001548 <MX_TIM3_Init+0xa0>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80014ea:	2303      	movs	r3, #3
 80014ec:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80014ee:	2300      	movs	r3, #0
 80014f0:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80014f2:	2301      	movs	r3, #1
 80014f4:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80014f6:	2300      	movs	r3, #0
 80014f8:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80014fe:	2300      	movs	r3, #0
 8001500:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001502:	2301      	movs	r3, #1
 8001504:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001506:	2300      	movs	r3, #0
 8001508:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 800150a:	2300      	movs	r3, #0
 800150c:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK) {
 800150e:	f107 030c 	add.w	r3, r7, #12
 8001512:	4619      	mov	r1, r3
 8001514:	480c      	ldr	r0, [pc, #48]	; (8001548 <MX_TIM3_Init+0xa0>)
 8001516:	f001 fbff 	bl	8002d18 <HAL_TIM_Encoder_Init>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_TIM3_Init+0x7c>
		Error_Handler();
 8001520:	f000 f88c 	bl	800163c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001524:	2300      	movs	r3, #0
 8001526:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001528:	2300      	movs	r3, #0
 800152a:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 800152c:	1d3b      	adds	r3, r7, #4
 800152e:	4619      	mov	r1, r3
 8001530:	4805      	ldr	r0, [pc, #20]	; (8001548 <MX_TIM3_Init+0xa0>)
 8001532:	f002 f93d 	bl	80037b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <MX_TIM3_Init+0x98>
			!= HAL_OK) {
		Error_Handler();
 800153c:	f000 f87e 	bl	800163c <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8001540:	bf00      	nop
 8001542:	3730      	adds	r7, #48	; 0x30
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	2000010c 	.word	0x2000010c
 800154c:	40000400 	.word	0x40000400

08001550 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001554:	4b11      	ldr	r3, [pc, #68]	; (800159c <MX_USART1_UART_Init+0x4c>)
 8001556:	4a12      	ldr	r2, [pc, #72]	; (80015a0 <MX_USART1_UART_Init+0x50>)
 8001558:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 800155a:	4b10      	ldr	r3, [pc, #64]	; (800159c <MX_USART1_UART_Init+0x4c>)
 800155c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001560:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001562:	4b0e      	ldr	r3, [pc, #56]	; (800159c <MX_USART1_UART_Init+0x4c>)
 8001564:	2200      	movs	r2, #0
 8001566:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001568:	4b0c      	ldr	r3, [pc, #48]	; (800159c <MX_USART1_UART_Init+0x4c>)
 800156a:	2200      	movs	r2, #0
 800156c:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800156e:	4b0b      	ldr	r3, [pc, #44]	; (800159c <MX_USART1_UART_Init+0x4c>)
 8001570:	2200      	movs	r2, #0
 8001572:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001574:	4b09      	ldr	r3, [pc, #36]	; (800159c <MX_USART1_UART_Init+0x4c>)
 8001576:	220c      	movs	r2, #12
 8001578:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800157a:	4b08      	ldr	r3, [pc, #32]	; (800159c <MX_USART1_UART_Init+0x4c>)
 800157c:	2200      	movs	r2, #0
 800157e:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001580:	4b06      	ldr	r3, [pc, #24]	; (800159c <MX_USART1_UART_Init+0x4c>)
 8001582:	2200      	movs	r2, #0
 8001584:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8001586:	4805      	ldr	r0, [pc, #20]	; (800159c <MX_USART1_UART_Init+0x4c>)
 8001588:	f002 f9d3 	bl	8003932 <HAL_UART_Init>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <MX_USART1_UART_Init+0x46>
		Error_Handler();
 8001592:	f000 f853 	bl	800163c <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8001596:	bf00      	nop
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	20000154 	.word	0x20000154
 80015a0:	40013800 	.word	0x40013800

080015a4 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b088      	sub	sp, #32
 80015a8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80015aa:	f107 0310 	add.w	r3, r7, #16
 80015ae:	2200      	movs	r2, #0
 80015b0:	601a      	str	r2, [r3, #0]
 80015b2:	605a      	str	r2, [r3, #4]
 80015b4:	609a      	str	r2, [r3, #8]
 80015b6:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80015b8:	4b1e      	ldr	r3, [pc, #120]	; (8001634 <MX_GPIO_Init+0x90>)
 80015ba:	699b      	ldr	r3, [r3, #24]
 80015bc:	4a1d      	ldr	r2, [pc, #116]	; (8001634 <MX_GPIO_Init+0x90>)
 80015be:	f043 0320 	orr.w	r3, r3, #32
 80015c2:	6193      	str	r3, [r2, #24]
 80015c4:	4b1b      	ldr	r3, [pc, #108]	; (8001634 <MX_GPIO_Init+0x90>)
 80015c6:	699b      	ldr	r3, [r3, #24]
 80015c8:	f003 0320 	and.w	r3, r3, #32
 80015cc:	60fb      	str	r3, [r7, #12]
 80015ce:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80015d0:	4b18      	ldr	r3, [pc, #96]	; (8001634 <MX_GPIO_Init+0x90>)
 80015d2:	699b      	ldr	r3, [r3, #24]
 80015d4:	4a17      	ldr	r2, [pc, #92]	; (8001634 <MX_GPIO_Init+0x90>)
 80015d6:	f043 0304 	orr.w	r3, r3, #4
 80015da:	6193      	str	r3, [r2, #24]
 80015dc:	4b15      	ldr	r3, [pc, #84]	; (8001634 <MX_GPIO_Init+0x90>)
 80015de:	699b      	ldr	r3, [r3, #24]
 80015e0:	f003 0304 	and.w	r3, r3, #4
 80015e4:	60bb      	str	r3, [r7, #8]
 80015e6:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80015e8:	4b12      	ldr	r3, [pc, #72]	; (8001634 <MX_GPIO_Init+0x90>)
 80015ea:	699b      	ldr	r3, [r3, #24]
 80015ec:	4a11      	ldr	r2, [pc, #68]	; (8001634 <MX_GPIO_Init+0x90>)
 80015ee:	f043 0308 	orr.w	r3, r3, #8
 80015f2:	6193      	str	r3, [r2, #24]
 80015f4:	4b0f      	ldr	r3, [pc, #60]	; (8001634 <MX_GPIO_Init+0x90>)
 80015f6:	699b      	ldr	r3, [r3, #24]
 80015f8:	f003 0308 	and.w	r3, r3, #8
 80015fc:	607b      	str	r3, [r7, #4]
 80015fe:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, IN1_Pin | IN2_Pin | IN3_Pin | IN4_Pin,
 8001600:	2200      	movs	r2, #0
 8001602:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8001606:	480c      	ldr	r0, [pc, #48]	; (8001638 <MX_GPIO_Init+0x94>)
 8001608:	f000 fe6c 	bl	80022e4 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pins : IN1_Pin IN2_Pin IN3_Pin IN4_Pin */
	GPIO_InitStruct.Pin = IN1_Pin | IN2_Pin | IN3_Pin | IN4_Pin;
 800160c:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001610:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001612:	2301      	movs	r3, #1
 8001614:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001616:	2300      	movs	r3, #0
 8001618:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800161a:	2302      	movs	r3, #2
 800161c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800161e:	f107 0310 	add.w	r3, r7, #16
 8001622:	4619      	mov	r1, r3
 8001624:	4804      	ldr	r0, [pc, #16]	; (8001638 <MX_GPIO_Init+0x94>)
 8001626:	f000 fcd9 	bl	8001fdc <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 800162a:	bf00      	nop
 800162c:	3720      	adds	r7, #32
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	40021000 	.word	0x40021000
 8001638:	40010c00 	.word	0x40010c00

0800163c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001640:	b672      	cpsid	i
}
 8001642:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001644:	e7fe      	b.n	8001644 <Error_Handler+0x8>
	...

08001648 <setMotorSpeed>:
	HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, 0);
	HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, 1);
	HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, 0);
	HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, 1);
}
void setMotorSpeed(int i, int spd) {
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]
	uint8_t reverse = 0;
 8001652:	2300      	movs	r3, #0
 8001654:	73fb      	strb	r3, [r7, #15]
	if (spd < 0) {
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	2b00      	cmp	r3, #0
 800165a:	da04      	bge.n	8001666 <setMotorSpeed+0x1e>
		spd = -spd;
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	425b      	negs	r3, r3
 8001660:	603b      	str	r3, [r7, #0]
		reverse = 1;
 8001662:	2301      	movs	r3, #1
 8001664:	73fb      	strb	r3, [r7, #15]
	}
	if (spd > MAX_PWM)
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800166c:	dd02      	ble.n	8001674 <setMotorSpeed+0x2c>
		spd = MAX_PWM;
 800166e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001672:	603b      	str	r3, [r7, #0]

	if (i == LEFT) {
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d120      	bne.n	80016bc <setMotorSpeed+0x74>
		if (reverse) {
 800167a:	7bfb      	ldrb	r3, [r7, #15]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d00c      	beq.n	800169a <setMotorSpeed+0x52>
			HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, 1);
 8001680:	2201      	movs	r2, #1
 8001682:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001686:	481f      	ldr	r0, [pc, #124]	; (8001704 <setMotorSpeed+0xbc>)
 8001688:	f000 fe2c 	bl	80022e4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, 0);
 800168c:	2200      	movs	r2, #0
 800168e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001692:	481c      	ldr	r0, [pc, #112]	; (8001704 <setMotorSpeed+0xbc>)
 8001694:	f000 fe26 	bl	80022e4 <HAL_GPIO_WritePin>
 8001698:	e00b      	b.n	80016b2 <setMotorSpeed+0x6a>
		} else {
			HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, 0);
 800169a:	2200      	movs	r2, #0
 800169c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016a0:	4818      	ldr	r0, [pc, #96]	; (8001704 <setMotorSpeed+0xbc>)
 80016a2:	f000 fe1f 	bl	80022e4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, 1);
 80016a6:	2201      	movs	r2, #1
 80016a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016ac:	4815      	ldr	r0, [pc, #84]	; (8001704 <setMotorSpeed+0xbc>)
 80016ae:	f000 fe19 	bl	80022e4 <HAL_GPIO_WritePin>
		}
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, spd);
 80016b2:	4b15      	ldr	r3, [pc, #84]	; (8001708 <setMotorSpeed+0xc0>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	683a      	ldr	r2, [r7, #0]
 80016b8:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, 1);
		}
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, spd);
	}

}
 80016ba:	e01f      	b.n	80016fc <setMotorSpeed+0xb4>
		if (reverse) {
 80016bc:	7bfb      	ldrb	r3, [r7, #15]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d00c      	beq.n	80016dc <setMotorSpeed+0x94>
			HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, 1);
 80016c2:	2201      	movs	r2, #1
 80016c4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016c8:	480e      	ldr	r0, [pc, #56]	; (8001704 <setMotorSpeed+0xbc>)
 80016ca:	f000 fe0b 	bl	80022e4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, 0);
 80016ce:	2200      	movs	r2, #0
 80016d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016d4:	480b      	ldr	r0, [pc, #44]	; (8001704 <setMotorSpeed+0xbc>)
 80016d6:	f000 fe05 	bl	80022e4 <HAL_GPIO_WritePin>
 80016da:	e00b      	b.n	80016f4 <setMotorSpeed+0xac>
			HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, 0);
 80016dc:	2200      	movs	r2, #0
 80016de:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016e2:	4808      	ldr	r0, [pc, #32]	; (8001704 <setMotorSpeed+0xbc>)
 80016e4:	f000 fdfe 	bl	80022e4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, 1);
 80016e8:	2201      	movs	r2, #1
 80016ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016ee:	4805      	ldr	r0, [pc, #20]	; (8001704 <setMotorSpeed+0xbc>)
 80016f0:	f000 fdf8 	bl	80022e4 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, spd);
 80016f4:	4b04      	ldr	r3, [pc, #16]	; (8001708 <setMotorSpeed+0xc0>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	683a      	ldr	r2, [r7, #0]
 80016fa:	641a      	str	r2, [r3, #64]	; 0x40
}
 80016fc:	bf00      	nop
 80016fe:	3710      	adds	r7, #16
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	40010c00 	.word	0x40010c00
 8001708:	2000007c 	.word	0x2000007c

0800170c <setMotorSpeeds>:
void setMotorSpeeds(int leftSpeed, int rightSpeed) {
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
 8001714:	6039      	str	r1, [r7, #0]
	setMotorSpeed(LEFT, leftSpeed);
 8001716:	6879      	ldr	r1, [r7, #4]
 8001718:	2000      	movs	r0, #0
 800171a:	f7ff ff95 	bl	8001648 <setMotorSpeed>
	setMotorSpeed(RIGHT, rightSpeed);
 800171e:	6839      	ldr	r1, [r7, #0]
 8001720:	2001      	movs	r0, #1
 8001722:	f7ff ff91 	bl	8001648 <setMotorSpeed>
}
 8001726:	bf00      	nop
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
	...

08001730 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001736:	4b0e      	ldr	r3, [pc, #56]	; (8001770 <HAL_MspInit+0x40>)
 8001738:	699b      	ldr	r3, [r3, #24]
 800173a:	4a0d      	ldr	r2, [pc, #52]	; (8001770 <HAL_MspInit+0x40>)
 800173c:	f043 0301 	orr.w	r3, r3, #1
 8001740:	6193      	str	r3, [r2, #24]
 8001742:	4b0b      	ldr	r3, [pc, #44]	; (8001770 <HAL_MspInit+0x40>)
 8001744:	699b      	ldr	r3, [r3, #24]
 8001746:	f003 0301 	and.w	r3, r3, #1
 800174a:	607b      	str	r3, [r7, #4]
 800174c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800174e:	4b08      	ldr	r3, [pc, #32]	; (8001770 <HAL_MspInit+0x40>)
 8001750:	69db      	ldr	r3, [r3, #28]
 8001752:	4a07      	ldr	r2, [pc, #28]	; (8001770 <HAL_MspInit+0x40>)
 8001754:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001758:	61d3      	str	r3, [r2, #28]
 800175a:	4b05      	ldr	r3, [pc, #20]	; (8001770 <HAL_MspInit+0x40>)
 800175c:	69db      	ldr	r3, [r3, #28]
 800175e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001762:	603b      	str	r3, [r7, #0]
 8001764:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001766:	bf00      	nop
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	bc80      	pop	{r7}
 800176e:	4770      	bx	lr
 8001770:	40021000 	.word	0x40021000

08001774 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a0d      	ldr	r2, [pc, #52]	; (80017b8 <HAL_TIM_PWM_MspInit+0x44>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d113      	bne.n	80017ae <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001786:	4b0d      	ldr	r3, [pc, #52]	; (80017bc <HAL_TIM_PWM_MspInit+0x48>)
 8001788:	699b      	ldr	r3, [r3, #24]
 800178a:	4a0c      	ldr	r2, [pc, #48]	; (80017bc <HAL_TIM_PWM_MspInit+0x48>)
 800178c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001790:	6193      	str	r3, [r2, #24]
 8001792:	4b0a      	ldr	r3, [pc, #40]	; (80017bc <HAL_TIM_PWM_MspInit+0x48>)
 8001794:	699b      	ldr	r3, [r3, #24]
 8001796:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800179a:	60fb      	str	r3, [r7, #12]
 800179c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 800179e:	2200      	movs	r2, #0
 80017a0:	2100      	movs	r1, #0
 80017a2:	2019      	movs	r0, #25
 80017a4:	f000 fb31 	bl	8001e0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80017a8:	2019      	movs	r0, #25
 80017aa:	f000 fb4a 	bl	8001e42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80017ae:	bf00      	nop
 80017b0:	3710      	adds	r7, #16
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40012c00 	.word	0x40012c00
 80017bc:	40021000 	.word	0x40021000

080017c0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b08a      	sub	sp, #40	; 0x28
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c8:	f107 0318 	add.w	r3, r7, #24
 80017cc:	2200      	movs	r2, #0
 80017ce:	601a      	str	r2, [r3, #0]
 80017d0:	605a      	str	r2, [r3, #4]
 80017d2:	609a      	str	r2, [r3, #8]
 80017d4:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017de:	d12c      	bne.n	800183a <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017e0:	4b30      	ldr	r3, [pc, #192]	; (80018a4 <HAL_TIM_Encoder_MspInit+0xe4>)
 80017e2:	69db      	ldr	r3, [r3, #28]
 80017e4:	4a2f      	ldr	r2, [pc, #188]	; (80018a4 <HAL_TIM_Encoder_MspInit+0xe4>)
 80017e6:	f043 0301 	orr.w	r3, r3, #1
 80017ea:	61d3      	str	r3, [r2, #28]
 80017ec:	4b2d      	ldr	r3, [pc, #180]	; (80018a4 <HAL_TIM_Encoder_MspInit+0xe4>)
 80017ee:	69db      	ldr	r3, [r3, #28]
 80017f0:	f003 0301 	and.w	r3, r3, #1
 80017f4:	617b      	str	r3, [r7, #20]
 80017f6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f8:	4b2a      	ldr	r3, [pc, #168]	; (80018a4 <HAL_TIM_Encoder_MspInit+0xe4>)
 80017fa:	699b      	ldr	r3, [r3, #24]
 80017fc:	4a29      	ldr	r2, [pc, #164]	; (80018a4 <HAL_TIM_Encoder_MspInit+0xe4>)
 80017fe:	f043 0304 	orr.w	r3, r3, #4
 8001802:	6193      	str	r3, [r2, #24]
 8001804:	4b27      	ldr	r3, [pc, #156]	; (80018a4 <HAL_TIM_Encoder_MspInit+0xe4>)
 8001806:	699b      	ldr	r3, [r3, #24]
 8001808:	f003 0304 	and.w	r3, r3, #4
 800180c:	613b      	str	r3, [r7, #16]
 800180e:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001810:	2303      	movs	r3, #3
 8001812:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001814:	2300      	movs	r3, #0
 8001816:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001818:	2300      	movs	r3, #0
 800181a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800181c:	f107 0318 	add.w	r3, r7, #24
 8001820:	4619      	mov	r1, r3
 8001822:	4821      	ldr	r0, [pc, #132]	; (80018a8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001824:	f000 fbda 	bl	8001fdc <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001828:	2200      	movs	r2, #0
 800182a:	2100      	movs	r1, #0
 800182c:	201c      	movs	r0, #28
 800182e:	f000 faec 	bl	8001e0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001832:	201c      	movs	r0, #28
 8001834:	f000 fb05 	bl	8001e42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001838:	e030      	b.n	800189c <HAL_TIM_Encoder_MspInit+0xdc>
  else if(htim_encoder->Instance==TIM3)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4a1b      	ldr	r2, [pc, #108]	; (80018ac <HAL_TIM_Encoder_MspInit+0xec>)
 8001840:	4293      	cmp	r3, r2
 8001842:	d12b      	bne.n	800189c <HAL_TIM_Encoder_MspInit+0xdc>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001844:	4b17      	ldr	r3, [pc, #92]	; (80018a4 <HAL_TIM_Encoder_MspInit+0xe4>)
 8001846:	69db      	ldr	r3, [r3, #28]
 8001848:	4a16      	ldr	r2, [pc, #88]	; (80018a4 <HAL_TIM_Encoder_MspInit+0xe4>)
 800184a:	f043 0302 	orr.w	r3, r3, #2
 800184e:	61d3      	str	r3, [r2, #28]
 8001850:	4b14      	ldr	r3, [pc, #80]	; (80018a4 <HAL_TIM_Encoder_MspInit+0xe4>)
 8001852:	69db      	ldr	r3, [r3, #28]
 8001854:	f003 0302 	and.w	r3, r3, #2
 8001858:	60fb      	str	r3, [r7, #12]
 800185a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800185c:	4b11      	ldr	r3, [pc, #68]	; (80018a4 <HAL_TIM_Encoder_MspInit+0xe4>)
 800185e:	699b      	ldr	r3, [r3, #24]
 8001860:	4a10      	ldr	r2, [pc, #64]	; (80018a4 <HAL_TIM_Encoder_MspInit+0xe4>)
 8001862:	f043 0304 	orr.w	r3, r3, #4
 8001866:	6193      	str	r3, [r2, #24]
 8001868:	4b0e      	ldr	r3, [pc, #56]	; (80018a4 <HAL_TIM_Encoder_MspInit+0xe4>)
 800186a:	699b      	ldr	r3, [r3, #24]
 800186c:	f003 0304 	and.w	r3, r3, #4
 8001870:	60bb      	str	r3, [r7, #8]
 8001872:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001874:	23c0      	movs	r3, #192	; 0xc0
 8001876:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001878:	2300      	movs	r3, #0
 800187a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187c:	2300      	movs	r3, #0
 800187e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001880:	f107 0318 	add.w	r3, r7, #24
 8001884:	4619      	mov	r1, r3
 8001886:	4808      	ldr	r0, [pc, #32]	; (80018a8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001888:	f000 fba8 	bl	8001fdc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800188c:	2200      	movs	r2, #0
 800188e:	2100      	movs	r1, #0
 8001890:	201d      	movs	r0, #29
 8001892:	f000 faba 	bl	8001e0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001896:	201d      	movs	r0, #29
 8001898:	f000 fad3 	bl	8001e42 <HAL_NVIC_EnableIRQ>
}
 800189c:	bf00      	nop
 800189e:	3728      	adds	r7, #40	; 0x28
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	40021000 	.word	0x40021000
 80018a8:	40010800 	.word	0x40010800
 80018ac:	40000400 	.word	0x40000400

080018b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b088      	sub	sp, #32
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b8:	f107 0310 	add.w	r3, r7, #16
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	605a      	str	r2, [r3, #4]
 80018c2:	609a      	str	r2, [r3, #8]
 80018c4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a10      	ldr	r2, [pc, #64]	; (800190c <HAL_TIM_MspPostInit+0x5c>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d118      	bne.n	8001902 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d0:	4b0f      	ldr	r3, [pc, #60]	; (8001910 <HAL_TIM_MspPostInit+0x60>)
 80018d2:	699b      	ldr	r3, [r3, #24]
 80018d4:	4a0e      	ldr	r2, [pc, #56]	; (8001910 <HAL_TIM_MspPostInit+0x60>)
 80018d6:	f043 0304 	orr.w	r3, r3, #4
 80018da:	6193      	str	r3, [r2, #24]
 80018dc:	4b0c      	ldr	r3, [pc, #48]	; (8001910 <HAL_TIM_MspPostInit+0x60>)
 80018de:	699b      	ldr	r3, [r3, #24]
 80018e0:	f003 0304 	and.w	r3, r3, #4
 80018e4:	60fb      	str	r3, [r7, #12]
 80018e6:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 80018e8:	f44f 6310 	mov.w	r3, #2304	; 0x900
 80018ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ee:	2302      	movs	r3, #2
 80018f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f2:	2302      	movs	r3, #2
 80018f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f6:	f107 0310 	add.w	r3, r7, #16
 80018fa:	4619      	mov	r1, r3
 80018fc:	4805      	ldr	r0, [pc, #20]	; (8001914 <HAL_TIM_MspPostInit+0x64>)
 80018fe:	f000 fb6d 	bl	8001fdc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001902:	bf00      	nop
 8001904:	3720      	adds	r7, #32
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	40012c00 	.word	0x40012c00
 8001910:	40021000 	.word	0x40021000
 8001914:	40010800 	.word	0x40010800

08001918 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b088      	sub	sp, #32
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001920:	f107 0310 	add.w	r3, r7, #16
 8001924:	2200      	movs	r2, #0
 8001926:	601a      	str	r2, [r3, #0]
 8001928:	605a      	str	r2, [r3, #4]
 800192a:	609a      	str	r2, [r3, #8]
 800192c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4a20      	ldr	r2, [pc, #128]	; (80019b4 <HAL_UART_MspInit+0x9c>)
 8001934:	4293      	cmp	r3, r2
 8001936:	d139      	bne.n	80019ac <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001938:	4b1f      	ldr	r3, [pc, #124]	; (80019b8 <HAL_UART_MspInit+0xa0>)
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	4a1e      	ldr	r2, [pc, #120]	; (80019b8 <HAL_UART_MspInit+0xa0>)
 800193e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001942:	6193      	str	r3, [r2, #24]
 8001944:	4b1c      	ldr	r3, [pc, #112]	; (80019b8 <HAL_UART_MspInit+0xa0>)
 8001946:	699b      	ldr	r3, [r3, #24]
 8001948:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800194c:	60fb      	str	r3, [r7, #12]
 800194e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001950:	4b19      	ldr	r3, [pc, #100]	; (80019b8 <HAL_UART_MspInit+0xa0>)
 8001952:	699b      	ldr	r3, [r3, #24]
 8001954:	4a18      	ldr	r2, [pc, #96]	; (80019b8 <HAL_UART_MspInit+0xa0>)
 8001956:	f043 0304 	orr.w	r3, r3, #4
 800195a:	6193      	str	r3, [r2, #24]
 800195c:	4b16      	ldr	r3, [pc, #88]	; (80019b8 <HAL_UART_MspInit+0xa0>)
 800195e:	699b      	ldr	r3, [r3, #24]
 8001960:	f003 0304 	and.w	r3, r3, #4
 8001964:	60bb      	str	r3, [r7, #8]
 8001966:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001968:	f44f 7300 	mov.w	r3, #512	; 0x200
 800196c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800196e:	2302      	movs	r3, #2
 8001970:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001972:	2303      	movs	r3, #3
 8001974:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001976:	f107 0310 	add.w	r3, r7, #16
 800197a:	4619      	mov	r1, r3
 800197c:	480f      	ldr	r0, [pc, #60]	; (80019bc <HAL_UART_MspInit+0xa4>)
 800197e:	f000 fb2d 	bl	8001fdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001982:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001986:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001988:	2300      	movs	r3, #0
 800198a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198c:	2300      	movs	r3, #0
 800198e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001990:	f107 0310 	add.w	r3, r7, #16
 8001994:	4619      	mov	r1, r3
 8001996:	4809      	ldr	r0, [pc, #36]	; (80019bc <HAL_UART_MspInit+0xa4>)
 8001998:	f000 fb20 	bl	8001fdc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800199c:	2200      	movs	r2, #0
 800199e:	2100      	movs	r1, #0
 80019a0:	2025      	movs	r0, #37	; 0x25
 80019a2:	f000 fa32 	bl	8001e0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80019a6:	2025      	movs	r0, #37	; 0x25
 80019a8:	f000 fa4b 	bl	8001e42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80019ac:	bf00      	nop
 80019ae:	3720      	adds	r7, #32
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	40013800 	.word	0x40013800
 80019b8:	40021000 	.word	0x40021000
 80019bc:	40010800 	.word	0x40010800

080019c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 80019c4:	e7fe      	b.n	80019c4 <NMI_Handler+0x4>

080019c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019c6:	b480      	push	{r7}
 80019c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ca:	e7fe      	b.n	80019ca <HardFault_Handler+0x4>

080019cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019d0:	e7fe      	b.n	80019d0 <MemManage_Handler+0x4>

080019d2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019d2:	b480      	push	{r7}
 80019d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019d6:	e7fe      	b.n	80019d6 <BusFault_Handler+0x4>

080019d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019dc:	e7fe      	b.n	80019dc <UsageFault_Handler+0x4>

080019de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019de:	b480      	push	{r7}
 80019e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019e2:	bf00      	nop
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bc80      	pop	{r7}
 80019e8:	4770      	bx	lr

080019ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019ea:	b480      	push	{r7}
 80019ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019ee:	bf00      	nop
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bc80      	pop	{r7}
 80019f4:	4770      	bx	lr

080019f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019f6:	b480      	push	{r7}
 80019f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019fa:	bf00      	nop
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bc80      	pop	{r7}
 8001a00:	4770      	bx	lr
	...

08001a04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
//		sprintf(buff, "%d %d %d %d\n", encoderLeft, encoderRight, speedLeft,
//				speedRight);
//		HAL_UART_Transmit(&huart1, (uint8_t*) buff, strlen(buff),
//		HAL_MAX_DELAY);
//	}
	pid_indx++;
 8001a08:	4b09      	ldr	r3, [pc, #36]	; (8001a30 <SysTick_Handler+0x2c>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	4a08      	ldr	r2, [pc, #32]	; (8001a30 <SysTick_Handler+0x2c>)
 8001a10:	6013      	str	r3, [r2, #0]
	if (pid_indx == PID_TIME){
 8001a12:	4b07      	ldr	r3, [pc, #28]	; (8001a30 <SysTick_Handler+0x2c>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	2b1e      	cmp	r3, #30
 8001a18:	d106      	bne.n	8001a28 <SysTick_Handler+0x24>
		updatePID(&leftPID, &rightPID);
 8001a1a:	4906      	ldr	r1, [pc, #24]	; (8001a34 <SysTick_Handler+0x30>)
 8001a1c:	4806      	ldr	r0, [pc, #24]	; (8001a38 <SysTick_Handler+0x34>)
 8001a1e:	f7ff f90d 	bl	8000c3c <updatePID>
		pid_indx = 0;
 8001a22:	4b03      	ldr	r3, [pc, #12]	; (8001a30 <SysTick_Handler+0x2c>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]
//		HAL_UART_Transmit(&huart1, (uint8_t*) buff, strlen(buff),
//		HAL_MAX_DELAY);
	}

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a28:	f000 f8d8 	bl	8001bdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a2c:	bf00      	nop
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	2000023c 	.word	0x2000023c
 8001a34:	200001c4 	.word	0x200001c4
 8001a38:	2000019c 	.word	0x2000019c

08001a3c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001a40:	4802      	ldr	r0, [pc, #8]	; (8001a4c <TIM1_UP_IRQHandler+0x10>)
 8001a42:	f001 fab9 	bl	8002fb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001a46:	bf00      	nop
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	2000007c 	.word	0x2000007c

08001a50 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a54:	4802      	ldr	r0, [pc, #8]	; (8001a60 <TIM2_IRQHandler+0x10>)
 8001a56:	f001 faaf 	bl	8002fb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a5a:	bf00      	nop
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	200000c4 	.word	0x200000c4

08001a64 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a68:	4802      	ldr	r0, [pc, #8]	; (8001a74 <TIM3_IRQHandler+0x10>)
 8001a6a:	f001 faa5 	bl	8002fb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a6e:	bf00      	nop
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	2000010c 	.word	0x2000010c

08001a78 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a7c:	4802      	ldr	r0, [pc, #8]	; (8001a88 <USART1_IRQHandler+0x10>)
 8001a7e:	f002 f851 	bl	8003b24 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a82:	bf00      	nop
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	20000154 	.word	0x20000154

08001a8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b086      	sub	sp, #24
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a94:	4a14      	ldr	r2, [pc, #80]	; (8001ae8 <_sbrk+0x5c>)
 8001a96:	4b15      	ldr	r3, [pc, #84]	; (8001aec <_sbrk+0x60>)
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001aa0:	4b13      	ldr	r3, [pc, #76]	; (8001af0 <_sbrk+0x64>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d102      	bne.n	8001aae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001aa8:	4b11      	ldr	r3, [pc, #68]	; (8001af0 <_sbrk+0x64>)
 8001aaa:	4a12      	ldr	r2, [pc, #72]	; (8001af4 <_sbrk+0x68>)
 8001aac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001aae:	4b10      	ldr	r3, [pc, #64]	; (8001af0 <_sbrk+0x64>)
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	693a      	ldr	r2, [r7, #16]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d207      	bcs.n	8001acc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001abc:	f002 fe92 	bl	80047e4 <__errno>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	220c      	movs	r2, #12
 8001ac4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ac6:	f04f 33ff 	mov.w	r3, #4294967295
 8001aca:	e009      	b.n	8001ae0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001acc:	4b08      	ldr	r3, [pc, #32]	; (8001af0 <_sbrk+0x64>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ad2:	4b07      	ldr	r3, [pc, #28]	; (8001af0 <_sbrk+0x64>)
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	4413      	add	r3, r2
 8001ada:	4a05      	ldr	r2, [pc, #20]	; (8001af0 <_sbrk+0x64>)
 8001adc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ade:	68fb      	ldr	r3, [r7, #12]
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	3718      	adds	r7, #24
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	20005000 	.word	0x20005000
 8001aec:	00000400 	.word	0x00000400
 8001af0:	20000240 	.word	0x20000240
 8001af4:	20000390 	.word	0x20000390

08001af8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001afc:	bf00      	nop
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bc80      	pop	{r7}
 8001b02:	4770      	bx	lr

08001b04 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b04:	f7ff fff8 	bl	8001af8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b08:	480b      	ldr	r0, [pc, #44]	; (8001b38 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001b0a:	490c      	ldr	r1, [pc, #48]	; (8001b3c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001b0c:	4a0c      	ldr	r2, [pc, #48]	; (8001b40 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001b0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b10:	e002      	b.n	8001b18 <LoopCopyDataInit>

08001b12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b16:	3304      	adds	r3, #4

08001b18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b1c:	d3f9      	bcc.n	8001b12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b1e:	4a09      	ldr	r2, [pc, #36]	; (8001b44 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001b20:	4c09      	ldr	r4, [pc, #36]	; (8001b48 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b24:	e001      	b.n	8001b2a <LoopFillZerobss>

08001b26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b28:	3204      	adds	r2, #4

08001b2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b2c:	d3fb      	bcc.n	8001b26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b2e:	f002 fe5f 	bl	80047f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b32:	f7ff fb3d 	bl	80011b0 <main>
  bx lr
 8001b36:	4770      	bx	lr
  ldr r0, =_sdata
 8001b38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b3c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001b40:	080052cc 	.word	0x080052cc
  ldr r2, =_sbss
 8001b44:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001b48:	20000390 	.word	0x20000390

08001b4c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b4c:	e7fe      	b.n	8001b4c <ADC1_2_IRQHandler>
	...

08001b50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b54:	4b08      	ldr	r3, [pc, #32]	; (8001b78 <HAL_Init+0x28>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a07      	ldr	r2, [pc, #28]	; (8001b78 <HAL_Init+0x28>)
 8001b5a:	f043 0310 	orr.w	r3, r3, #16
 8001b5e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b60:	2003      	movs	r0, #3
 8001b62:	f000 f947 	bl	8001df4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b66:	200f      	movs	r0, #15
 8001b68:	f000 f808 	bl	8001b7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b6c:	f7ff fde0 	bl	8001730 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b70:	2300      	movs	r3, #0
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	40022000 	.word	0x40022000

08001b7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b84:	4b12      	ldr	r3, [pc, #72]	; (8001bd0 <HAL_InitTick+0x54>)
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	4b12      	ldr	r3, [pc, #72]	; (8001bd4 <HAL_InitTick+0x58>)
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b92:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b96:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f000 f95f 	bl	8001e5e <HAL_SYSTICK_Config>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e00e      	b.n	8001bc8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2b0f      	cmp	r3, #15
 8001bae:	d80a      	bhi.n	8001bc6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	6879      	ldr	r1, [r7, #4]
 8001bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8001bb8:	f000 f927 	bl	8001e0a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bbc:	4a06      	ldr	r2, [pc, #24]	; (8001bd8 <HAL_InitTick+0x5c>)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	e000      	b.n	8001bc8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3708      	adds	r7, #8
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	20000000 	.word	0x20000000
 8001bd4:	20000008 	.word	0x20000008
 8001bd8:	20000004 	.word	0x20000004

08001bdc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001be0:	4b05      	ldr	r3, [pc, #20]	; (8001bf8 <HAL_IncTick+0x1c>)
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	461a      	mov	r2, r3
 8001be6:	4b05      	ldr	r3, [pc, #20]	; (8001bfc <HAL_IncTick+0x20>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4413      	add	r3, r2
 8001bec:	4a03      	ldr	r2, [pc, #12]	; (8001bfc <HAL_IncTick+0x20>)
 8001bee:	6013      	str	r3, [r2, #0]
}
 8001bf0:	bf00      	nop
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bc80      	pop	{r7}
 8001bf6:	4770      	bx	lr
 8001bf8:	20000008 	.word	0x20000008
 8001bfc:	20000244 	.word	0x20000244

08001c00 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  return uwTick;
 8001c04:	4b02      	ldr	r3, [pc, #8]	; (8001c10 <HAL_GetTick+0x10>)
 8001c06:	681b      	ldr	r3, [r3, #0]
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bc80      	pop	{r7}
 8001c0e:	4770      	bx	lr
 8001c10:	20000244 	.word	0x20000244

08001c14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b084      	sub	sp, #16
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c1c:	f7ff fff0 	bl	8001c00 <HAL_GetTick>
 8001c20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c2c:	d005      	beq.n	8001c3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c2e:	4b0a      	ldr	r3, [pc, #40]	; (8001c58 <HAL_Delay+0x44>)
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	461a      	mov	r2, r3
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	4413      	add	r3, r2
 8001c38:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c3a:	bf00      	nop
 8001c3c:	f7ff ffe0 	bl	8001c00 <HAL_GetTick>
 8001c40:	4602      	mov	r2, r0
 8001c42:	68bb      	ldr	r3, [r7, #8]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	68fa      	ldr	r2, [r7, #12]
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d8f7      	bhi.n	8001c3c <HAL_Delay+0x28>
  {
  }
}
 8001c4c:	bf00      	nop
 8001c4e:	bf00      	nop
 8001c50:	3710      	adds	r7, #16
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	20000008 	.word	0x20000008

08001c5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b085      	sub	sp, #20
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	f003 0307 	and.w	r3, r3, #7
 8001c6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ca0 <__NVIC_SetPriorityGrouping+0x44>)
 8001c6e:	68db      	ldr	r3, [r3, #12]
 8001c70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c72:	68ba      	ldr	r2, [r7, #8]
 8001c74:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c78:	4013      	ands	r3, r2
 8001c7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c84:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c8e:	4a04      	ldr	r2, [pc, #16]	; (8001ca0 <__NVIC_SetPriorityGrouping+0x44>)
 8001c90:	68bb      	ldr	r3, [r7, #8]
 8001c92:	60d3      	str	r3, [r2, #12]
}
 8001c94:	bf00      	nop
 8001c96:	3714      	adds	r7, #20
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bc80      	pop	{r7}
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	e000ed00 	.word	0xe000ed00

08001ca4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ca8:	4b04      	ldr	r3, [pc, #16]	; (8001cbc <__NVIC_GetPriorityGrouping+0x18>)
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	0a1b      	lsrs	r3, r3, #8
 8001cae:	f003 0307 	and.w	r3, r3, #7
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bc80      	pop	{r7}
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	e000ed00 	.word	0xe000ed00

08001cc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	db0b      	blt.n	8001cea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cd2:	79fb      	ldrb	r3, [r7, #7]
 8001cd4:	f003 021f 	and.w	r2, r3, #31
 8001cd8:	4906      	ldr	r1, [pc, #24]	; (8001cf4 <__NVIC_EnableIRQ+0x34>)
 8001cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cde:	095b      	lsrs	r3, r3, #5
 8001ce0:	2001      	movs	r0, #1
 8001ce2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ce6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001cea:	bf00      	nop
 8001cec:	370c      	adds	r7, #12
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bc80      	pop	{r7}
 8001cf2:	4770      	bx	lr
 8001cf4:	e000e100 	.word	0xe000e100

08001cf8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	4603      	mov	r3, r0
 8001d00:	6039      	str	r1, [r7, #0]
 8001d02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	db0a      	blt.n	8001d22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	b2da      	uxtb	r2, r3
 8001d10:	490c      	ldr	r1, [pc, #48]	; (8001d44 <__NVIC_SetPriority+0x4c>)
 8001d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d16:	0112      	lsls	r2, r2, #4
 8001d18:	b2d2      	uxtb	r2, r2
 8001d1a:	440b      	add	r3, r1
 8001d1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d20:	e00a      	b.n	8001d38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	b2da      	uxtb	r2, r3
 8001d26:	4908      	ldr	r1, [pc, #32]	; (8001d48 <__NVIC_SetPriority+0x50>)
 8001d28:	79fb      	ldrb	r3, [r7, #7]
 8001d2a:	f003 030f 	and.w	r3, r3, #15
 8001d2e:	3b04      	subs	r3, #4
 8001d30:	0112      	lsls	r2, r2, #4
 8001d32:	b2d2      	uxtb	r2, r2
 8001d34:	440b      	add	r3, r1
 8001d36:	761a      	strb	r2, [r3, #24]
}
 8001d38:	bf00      	nop
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bc80      	pop	{r7}
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	e000e100 	.word	0xe000e100
 8001d48:	e000ed00 	.word	0xe000ed00

08001d4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b089      	sub	sp, #36	; 0x24
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	60f8      	str	r0, [r7, #12]
 8001d54:	60b9      	str	r1, [r7, #8]
 8001d56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	f003 0307 	and.w	r3, r3, #7
 8001d5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	f1c3 0307 	rsb	r3, r3, #7
 8001d66:	2b04      	cmp	r3, #4
 8001d68:	bf28      	it	cs
 8001d6a:	2304      	movcs	r3, #4
 8001d6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	3304      	adds	r3, #4
 8001d72:	2b06      	cmp	r3, #6
 8001d74:	d902      	bls.n	8001d7c <NVIC_EncodePriority+0x30>
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	3b03      	subs	r3, #3
 8001d7a:	e000      	b.n	8001d7e <NVIC_EncodePriority+0x32>
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d80:	f04f 32ff 	mov.w	r2, #4294967295
 8001d84:	69bb      	ldr	r3, [r7, #24]
 8001d86:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8a:	43da      	mvns	r2, r3
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	401a      	ands	r2, r3
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d94:	f04f 31ff 	mov.w	r1, #4294967295
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d9e:	43d9      	mvns	r1, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001da4:	4313      	orrs	r3, r2
         );
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3724      	adds	r7, #36	; 0x24
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bc80      	pop	{r7}
 8001dae:	4770      	bx	lr

08001db0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	3b01      	subs	r3, #1
 8001dbc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001dc0:	d301      	bcc.n	8001dc6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e00f      	b.n	8001de6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dc6:	4a0a      	ldr	r2, [pc, #40]	; (8001df0 <SysTick_Config+0x40>)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	3b01      	subs	r3, #1
 8001dcc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dce:	210f      	movs	r1, #15
 8001dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8001dd4:	f7ff ff90 	bl	8001cf8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dd8:	4b05      	ldr	r3, [pc, #20]	; (8001df0 <SysTick_Config+0x40>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dde:	4b04      	ldr	r3, [pc, #16]	; (8001df0 <SysTick_Config+0x40>)
 8001de0:	2207      	movs	r2, #7
 8001de2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	e000e010 	.word	0xe000e010

08001df4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001dfc:	6878      	ldr	r0, [r7, #4]
 8001dfe:	f7ff ff2d 	bl	8001c5c <__NVIC_SetPriorityGrouping>
}
 8001e02:	bf00      	nop
 8001e04:	3708      	adds	r7, #8
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}

08001e0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e0a:	b580      	push	{r7, lr}
 8001e0c:	b086      	sub	sp, #24
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	4603      	mov	r3, r0
 8001e12:	60b9      	str	r1, [r7, #8]
 8001e14:	607a      	str	r2, [r7, #4]
 8001e16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e1c:	f7ff ff42 	bl	8001ca4 <__NVIC_GetPriorityGrouping>
 8001e20:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e22:	687a      	ldr	r2, [r7, #4]
 8001e24:	68b9      	ldr	r1, [r7, #8]
 8001e26:	6978      	ldr	r0, [r7, #20]
 8001e28:	f7ff ff90 	bl	8001d4c <NVIC_EncodePriority>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e32:	4611      	mov	r1, r2
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7ff ff5f 	bl	8001cf8 <__NVIC_SetPriority>
}
 8001e3a:	bf00      	nop
 8001e3c:	3718      	adds	r7, #24
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}

08001e42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e42:	b580      	push	{r7, lr}
 8001e44:	b082      	sub	sp, #8
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	4603      	mov	r3, r0
 8001e4a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7ff ff35 	bl	8001cc0 <__NVIC_EnableIRQ>
}
 8001e56:	bf00      	nop
 8001e58:	3708      	adds	r7, #8
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}

08001e5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e5e:	b580      	push	{r7, lr}
 8001e60:	b082      	sub	sp, #8
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e66:	6878      	ldr	r0, [r7, #4]
 8001e68:	f7ff ffa2 	bl	8001db0 <SysTick_Config>
 8001e6c:	4603      	mov	r3, r0
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	3708      	adds	r7, #8
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}

08001e76 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e76:	b480      	push	{r7}
 8001e78:	b085      	sub	sp, #20
 8001e7a:	af00      	add	r7, sp, #0
 8001e7c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	2b02      	cmp	r3, #2
 8001e8c:	d008      	beq.n	8001ea0 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2204      	movs	r2, #4
 8001e92:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2200      	movs	r2, #0
 8001e98:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	e020      	b.n	8001ee2 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f022 020e 	bic.w	r2, r2, #14
 8001eae:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f022 0201 	bic.w	r2, r2, #1
 8001ebe:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ec8:	2101      	movs	r1, #1
 8001eca:	fa01 f202 	lsl.w	r2, r1, r2
 8001ece:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2200      	movs	r2, #0
 8001edc:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001ee0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3714      	adds	r7, #20
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bc80      	pop	{r7}
 8001eea:	4770      	bx	lr

08001eec <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001efe:	b2db      	uxtb	r3, r3
 8001f00:	2b02      	cmp	r3, #2
 8001f02:	d005      	beq.n	8001f10 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2204      	movs	r2, #4
 8001f08:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	73fb      	strb	r3, [r7, #15]
 8001f0e:	e051      	b.n	8001fb4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f022 020e 	bic.w	r2, r2, #14
 8001f1e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f022 0201 	bic.w	r2, r2, #1
 8001f2e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a22      	ldr	r2, [pc, #136]	; (8001fc0 <HAL_DMA_Abort_IT+0xd4>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d029      	beq.n	8001f8e <HAL_DMA_Abort_IT+0xa2>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a21      	ldr	r2, [pc, #132]	; (8001fc4 <HAL_DMA_Abort_IT+0xd8>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d022      	beq.n	8001f8a <HAL_DMA_Abort_IT+0x9e>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a1f      	ldr	r2, [pc, #124]	; (8001fc8 <HAL_DMA_Abort_IT+0xdc>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d01a      	beq.n	8001f84 <HAL_DMA_Abort_IT+0x98>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a1e      	ldr	r2, [pc, #120]	; (8001fcc <HAL_DMA_Abort_IT+0xe0>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d012      	beq.n	8001f7e <HAL_DMA_Abort_IT+0x92>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a1c      	ldr	r2, [pc, #112]	; (8001fd0 <HAL_DMA_Abort_IT+0xe4>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d00a      	beq.n	8001f78 <HAL_DMA_Abort_IT+0x8c>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a1b      	ldr	r2, [pc, #108]	; (8001fd4 <HAL_DMA_Abort_IT+0xe8>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d102      	bne.n	8001f72 <HAL_DMA_Abort_IT+0x86>
 8001f6c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001f70:	e00e      	b.n	8001f90 <HAL_DMA_Abort_IT+0xa4>
 8001f72:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f76:	e00b      	b.n	8001f90 <HAL_DMA_Abort_IT+0xa4>
 8001f78:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f7c:	e008      	b.n	8001f90 <HAL_DMA_Abort_IT+0xa4>
 8001f7e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f82:	e005      	b.n	8001f90 <HAL_DMA_Abort_IT+0xa4>
 8001f84:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f88:	e002      	b.n	8001f90 <HAL_DMA_Abort_IT+0xa4>
 8001f8a:	2310      	movs	r3, #16
 8001f8c:	e000      	b.n	8001f90 <HAL_DMA_Abort_IT+0xa4>
 8001f8e:	2301      	movs	r3, #1
 8001f90:	4a11      	ldr	r2, [pc, #68]	; (8001fd8 <HAL_DMA_Abort_IT+0xec>)
 8001f92:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2201      	movs	r2, #1
 8001f98:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d003      	beq.n	8001fb4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	4798      	blx	r3
    } 
  }
  return status;
 8001fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3710      	adds	r7, #16
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	40020008 	.word	0x40020008
 8001fc4:	4002001c 	.word	0x4002001c
 8001fc8:	40020030 	.word	0x40020030
 8001fcc:	40020044 	.word	0x40020044
 8001fd0:	40020058 	.word	0x40020058
 8001fd4:	4002006c 	.word	0x4002006c
 8001fd8:	40020000 	.word	0x40020000

08001fdc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b08b      	sub	sp, #44	; 0x2c
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001fea:	2300      	movs	r3, #0
 8001fec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fee:	e169      	b.n	80022c4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	69fa      	ldr	r2, [r7, #28]
 8002000:	4013      	ands	r3, r2
 8002002:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002004:	69ba      	ldr	r2, [r7, #24]
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	429a      	cmp	r2, r3
 800200a:	f040 8158 	bne.w	80022be <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	4a9a      	ldr	r2, [pc, #616]	; (800227c <HAL_GPIO_Init+0x2a0>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d05e      	beq.n	80020d6 <HAL_GPIO_Init+0xfa>
 8002018:	4a98      	ldr	r2, [pc, #608]	; (800227c <HAL_GPIO_Init+0x2a0>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d875      	bhi.n	800210a <HAL_GPIO_Init+0x12e>
 800201e:	4a98      	ldr	r2, [pc, #608]	; (8002280 <HAL_GPIO_Init+0x2a4>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d058      	beq.n	80020d6 <HAL_GPIO_Init+0xfa>
 8002024:	4a96      	ldr	r2, [pc, #600]	; (8002280 <HAL_GPIO_Init+0x2a4>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d86f      	bhi.n	800210a <HAL_GPIO_Init+0x12e>
 800202a:	4a96      	ldr	r2, [pc, #600]	; (8002284 <HAL_GPIO_Init+0x2a8>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d052      	beq.n	80020d6 <HAL_GPIO_Init+0xfa>
 8002030:	4a94      	ldr	r2, [pc, #592]	; (8002284 <HAL_GPIO_Init+0x2a8>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d869      	bhi.n	800210a <HAL_GPIO_Init+0x12e>
 8002036:	4a94      	ldr	r2, [pc, #592]	; (8002288 <HAL_GPIO_Init+0x2ac>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d04c      	beq.n	80020d6 <HAL_GPIO_Init+0xfa>
 800203c:	4a92      	ldr	r2, [pc, #584]	; (8002288 <HAL_GPIO_Init+0x2ac>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d863      	bhi.n	800210a <HAL_GPIO_Init+0x12e>
 8002042:	4a92      	ldr	r2, [pc, #584]	; (800228c <HAL_GPIO_Init+0x2b0>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d046      	beq.n	80020d6 <HAL_GPIO_Init+0xfa>
 8002048:	4a90      	ldr	r2, [pc, #576]	; (800228c <HAL_GPIO_Init+0x2b0>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d85d      	bhi.n	800210a <HAL_GPIO_Init+0x12e>
 800204e:	2b12      	cmp	r3, #18
 8002050:	d82a      	bhi.n	80020a8 <HAL_GPIO_Init+0xcc>
 8002052:	2b12      	cmp	r3, #18
 8002054:	d859      	bhi.n	800210a <HAL_GPIO_Init+0x12e>
 8002056:	a201      	add	r2, pc, #4	; (adr r2, 800205c <HAL_GPIO_Init+0x80>)
 8002058:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800205c:	080020d7 	.word	0x080020d7
 8002060:	080020b1 	.word	0x080020b1
 8002064:	080020c3 	.word	0x080020c3
 8002068:	08002105 	.word	0x08002105
 800206c:	0800210b 	.word	0x0800210b
 8002070:	0800210b 	.word	0x0800210b
 8002074:	0800210b 	.word	0x0800210b
 8002078:	0800210b 	.word	0x0800210b
 800207c:	0800210b 	.word	0x0800210b
 8002080:	0800210b 	.word	0x0800210b
 8002084:	0800210b 	.word	0x0800210b
 8002088:	0800210b 	.word	0x0800210b
 800208c:	0800210b 	.word	0x0800210b
 8002090:	0800210b 	.word	0x0800210b
 8002094:	0800210b 	.word	0x0800210b
 8002098:	0800210b 	.word	0x0800210b
 800209c:	0800210b 	.word	0x0800210b
 80020a0:	080020b9 	.word	0x080020b9
 80020a4:	080020cd 	.word	0x080020cd
 80020a8:	4a79      	ldr	r2, [pc, #484]	; (8002290 <HAL_GPIO_Init+0x2b4>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d013      	beq.n	80020d6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80020ae:	e02c      	b.n	800210a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	623b      	str	r3, [r7, #32]
          break;
 80020b6:	e029      	b.n	800210c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	68db      	ldr	r3, [r3, #12]
 80020bc:	3304      	adds	r3, #4
 80020be:	623b      	str	r3, [r7, #32]
          break;
 80020c0:	e024      	b.n	800210c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	68db      	ldr	r3, [r3, #12]
 80020c6:	3308      	adds	r3, #8
 80020c8:	623b      	str	r3, [r7, #32]
          break;
 80020ca:	e01f      	b.n	800210c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	330c      	adds	r3, #12
 80020d2:	623b      	str	r3, [r7, #32]
          break;
 80020d4:	e01a      	b.n	800210c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d102      	bne.n	80020e4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80020de:	2304      	movs	r3, #4
 80020e0:	623b      	str	r3, [r7, #32]
          break;
 80020e2:	e013      	b.n	800210c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d105      	bne.n	80020f8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020ec:	2308      	movs	r3, #8
 80020ee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	69fa      	ldr	r2, [r7, #28]
 80020f4:	611a      	str	r2, [r3, #16]
          break;
 80020f6:	e009      	b.n	800210c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020f8:	2308      	movs	r3, #8
 80020fa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	69fa      	ldr	r2, [r7, #28]
 8002100:	615a      	str	r2, [r3, #20]
          break;
 8002102:	e003      	b.n	800210c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002104:	2300      	movs	r3, #0
 8002106:	623b      	str	r3, [r7, #32]
          break;
 8002108:	e000      	b.n	800210c <HAL_GPIO_Init+0x130>
          break;
 800210a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800210c:	69bb      	ldr	r3, [r7, #24]
 800210e:	2bff      	cmp	r3, #255	; 0xff
 8002110:	d801      	bhi.n	8002116 <HAL_GPIO_Init+0x13a>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	e001      	b.n	800211a <HAL_GPIO_Init+0x13e>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	3304      	adds	r3, #4
 800211a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800211c:	69bb      	ldr	r3, [r7, #24]
 800211e:	2bff      	cmp	r3, #255	; 0xff
 8002120:	d802      	bhi.n	8002128 <HAL_GPIO_Init+0x14c>
 8002122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	e002      	b.n	800212e <HAL_GPIO_Init+0x152>
 8002128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800212a:	3b08      	subs	r3, #8
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	210f      	movs	r1, #15
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	fa01 f303 	lsl.w	r3, r1, r3
 800213c:	43db      	mvns	r3, r3
 800213e:	401a      	ands	r2, r3
 8002140:	6a39      	ldr	r1, [r7, #32]
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	fa01 f303 	lsl.w	r3, r1, r3
 8002148:	431a      	orrs	r2, r3
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002156:	2b00      	cmp	r3, #0
 8002158:	f000 80b1 	beq.w	80022be <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800215c:	4b4d      	ldr	r3, [pc, #308]	; (8002294 <HAL_GPIO_Init+0x2b8>)
 800215e:	699b      	ldr	r3, [r3, #24]
 8002160:	4a4c      	ldr	r2, [pc, #304]	; (8002294 <HAL_GPIO_Init+0x2b8>)
 8002162:	f043 0301 	orr.w	r3, r3, #1
 8002166:	6193      	str	r3, [r2, #24]
 8002168:	4b4a      	ldr	r3, [pc, #296]	; (8002294 <HAL_GPIO_Init+0x2b8>)
 800216a:	699b      	ldr	r3, [r3, #24]
 800216c:	f003 0301 	and.w	r3, r3, #1
 8002170:	60bb      	str	r3, [r7, #8]
 8002172:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002174:	4a48      	ldr	r2, [pc, #288]	; (8002298 <HAL_GPIO_Init+0x2bc>)
 8002176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002178:	089b      	lsrs	r3, r3, #2
 800217a:	3302      	adds	r3, #2
 800217c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002180:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002184:	f003 0303 	and.w	r3, r3, #3
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	220f      	movs	r2, #15
 800218c:	fa02 f303 	lsl.w	r3, r2, r3
 8002190:	43db      	mvns	r3, r3
 8002192:	68fa      	ldr	r2, [r7, #12]
 8002194:	4013      	ands	r3, r2
 8002196:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	4a40      	ldr	r2, [pc, #256]	; (800229c <HAL_GPIO_Init+0x2c0>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d013      	beq.n	80021c8 <HAL_GPIO_Init+0x1ec>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	4a3f      	ldr	r2, [pc, #252]	; (80022a0 <HAL_GPIO_Init+0x2c4>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d00d      	beq.n	80021c4 <HAL_GPIO_Init+0x1e8>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4a3e      	ldr	r2, [pc, #248]	; (80022a4 <HAL_GPIO_Init+0x2c8>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d007      	beq.n	80021c0 <HAL_GPIO_Init+0x1e4>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	4a3d      	ldr	r2, [pc, #244]	; (80022a8 <HAL_GPIO_Init+0x2cc>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d101      	bne.n	80021bc <HAL_GPIO_Init+0x1e0>
 80021b8:	2303      	movs	r3, #3
 80021ba:	e006      	b.n	80021ca <HAL_GPIO_Init+0x1ee>
 80021bc:	2304      	movs	r3, #4
 80021be:	e004      	b.n	80021ca <HAL_GPIO_Init+0x1ee>
 80021c0:	2302      	movs	r3, #2
 80021c2:	e002      	b.n	80021ca <HAL_GPIO_Init+0x1ee>
 80021c4:	2301      	movs	r3, #1
 80021c6:	e000      	b.n	80021ca <HAL_GPIO_Init+0x1ee>
 80021c8:	2300      	movs	r3, #0
 80021ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021cc:	f002 0203 	and.w	r2, r2, #3
 80021d0:	0092      	lsls	r2, r2, #2
 80021d2:	4093      	lsls	r3, r2
 80021d4:	68fa      	ldr	r2, [r7, #12]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80021da:	492f      	ldr	r1, [pc, #188]	; (8002298 <HAL_GPIO_Init+0x2bc>)
 80021dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021de:	089b      	lsrs	r3, r3, #2
 80021e0:	3302      	adds	r3, #2
 80021e2:	68fa      	ldr	r2, [r7, #12]
 80021e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d006      	beq.n	8002202 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80021f4:	4b2d      	ldr	r3, [pc, #180]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 80021f6:	689a      	ldr	r2, [r3, #8]
 80021f8:	492c      	ldr	r1, [pc, #176]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 80021fa:	69bb      	ldr	r3, [r7, #24]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	608b      	str	r3, [r1, #8]
 8002200:	e006      	b.n	8002210 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002202:	4b2a      	ldr	r3, [pc, #168]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 8002204:	689a      	ldr	r2, [r3, #8]
 8002206:	69bb      	ldr	r3, [r7, #24]
 8002208:	43db      	mvns	r3, r3
 800220a:	4928      	ldr	r1, [pc, #160]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 800220c:	4013      	ands	r3, r2
 800220e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002218:	2b00      	cmp	r3, #0
 800221a:	d006      	beq.n	800222a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800221c:	4b23      	ldr	r3, [pc, #140]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 800221e:	68da      	ldr	r2, [r3, #12]
 8002220:	4922      	ldr	r1, [pc, #136]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 8002222:	69bb      	ldr	r3, [r7, #24]
 8002224:	4313      	orrs	r3, r2
 8002226:	60cb      	str	r3, [r1, #12]
 8002228:	e006      	b.n	8002238 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800222a:	4b20      	ldr	r3, [pc, #128]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 800222c:	68da      	ldr	r2, [r3, #12]
 800222e:	69bb      	ldr	r3, [r7, #24]
 8002230:	43db      	mvns	r3, r3
 8002232:	491e      	ldr	r1, [pc, #120]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 8002234:	4013      	ands	r3, r2
 8002236:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002240:	2b00      	cmp	r3, #0
 8002242:	d006      	beq.n	8002252 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002244:	4b19      	ldr	r3, [pc, #100]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 8002246:	685a      	ldr	r2, [r3, #4]
 8002248:	4918      	ldr	r1, [pc, #96]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 800224a:	69bb      	ldr	r3, [r7, #24]
 800224c:	4313      	orrs	r3, r2
 800224e:	604b      	str	r3, [r1, #4]
 8002250:	e006      	b.n	8002260 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002252:	4b16      	ldr	r3, [pc, #88]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 8002254:	685a      	ldr	r2, [r3, #4]
 8002256:	69bb      	ldr	r3, [r7, #24]
 8002258:	43db      	mvns	r3, r3
 800225a:	4914      	ldr	r1, [pc, #80]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 800225c:	4013      	ands	r3, r2
 800225e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002268:	2b00      	cmp	r3, #0
 800226a:	d021      	beq.n	80022b0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800226c:	4b0f      	ldr	r3, [pc, #60]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	490e      	ldr	r1, [pc, #56]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 8002272:	69bb      	ldr	r3, [r7, #24]
 8002274:	4313      	orrs	r3, r2
 8002276:	600b      	str	r3, [r1, #0]
 8002278:	e021      	b.n	80022be <HAL_GPIO_Init+0x2e2>
 800227a:	bf00      	nop
 800227c:	10320000 	.word	0x10320000
 8002280:	10310000 	.word	0x10310000
 8002284:	10220000 	.word	0x10220000
 8002288:	10210000 	.word	0x10210000
 800228c:	10120000 	.word	0x10120000
 8002290:	10110000 	.word	0x10110000
 8002294:	40021000 	.word	0x40021000
 8002298:	40010000 	.word	0x40010000
 800229c:	40010800 	.word	0x40010800
 80022a0:	40010c00 	.word	0x40010c00
 80022a4:	40011000 	.word	0x40011000
 80022a8:	40011400 	.word	0x40011400
 80022ac:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80022b0:	4b0b      	ldr	r3, [pc, #44]	; (80022e0 <HAL_GPIO_Init+0x304>)
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	69bb      	ldr	r3, [r7, #24]
 80022b6:	43db      	mvns	r3, r3
 80022b8:	4909      	ldr	r1, [pc, #36]	; (80022e0 <HAL_GPIO_Init+0x304>)
 80022ba:	4013      	ands	r3, r2
 80022bc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80022be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c0:	3301      	adds	r3, #1
 80022c2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ca:	fa22 f303 	lsr.w	r3, r2, r3
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	f47f ae8e 	bne.w	8001ff0 <HAL_GPIO_Init+0x14>
  }
}
 80022d4:	bf00      	nop
 80022d6:	bf00      	nop
 80022d8:	372c      	adds	r7, #44	; 0x2c
 80022da:	46bd      	mov	sp, r7
 80022dc:	bc80      	pop	{r7}
 80022de:	4770      	bx	lr
 80022e0:	40010400 	.word	0x40010400

080022e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	460b      	mov	r3, r1
 80022ee:	807b      	strh	r3, [r7, #2]
 80022f0:	4613      	mov	r3, r2
 80022f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022f4:	787b      	ldrb	r3, [r7, #1]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d003      	beq.n	8002302 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022fa:	887a      	ldrh	r2, [r7, #2]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002300:	e003      	b.n	800230a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002302:	887b      	ldrh	r3, [r7, #2]
 8002304:	041a      	lsls	r2, r3, #16
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	611a      	str	r2, [r3, #16]
}
 800230a:	bf00      	nop
 800230c:	370c      	adds	r7, #12
 800230e:	46bd      	mov	sp, r7
 8002310:	bc80      	pop	{r7}
 8002312:	4770      	bx	lr

08002314 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b086      	sub	sp, #24
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d101      	bne.n	8002326 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	e272      	b.n	800280c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 0301 	and.w	r3, r3, #1
 800232e:	2b00      	cmp	r3, #0
 8002330:	f000 8087 	beq.w	8002442 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002334:	4b92      	ldr	r3, [pc, #584]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f003 030c 	and.w	r3, r3, #12
 800233c:	2b04      	cmp	r3, #4
 800233e:	d00c      	beq.n	800235a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002340:	4b8f      	ldr	r3, [pc, #572]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f003 030c 	and.w	r3, r3, #12
 8002348:	2b08      	cmp	r3, #8
 800234a:	d112      	bne.n	8002372 <HAL_RCC_OscConfig+0x5e>
 800234c:	4b8c      	ldr	r3, [pc, #560]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002354:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002358:	d10b      	bne.n	8002372 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800235a:	4b89      	ldr	r3, [pc, #548]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002362:	2b00      	cmp	r3, #0
 8002364:	d06c      	beq.n	8002440 <HAL_RCC_OscConfig+0x12c>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d168      	bne.n	8002440 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	e24c      	b.n	800280c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800237a:	d106      	bne.n	800238a <HAL_RCC_OscConfig+0x76>
 800237c:	4b80      	ldr	r3, [pc, #512]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a7f      	ldr	r2, [pc, #508]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 8002382:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002386:	6013      	str	r3, [r2, #0]
 8002388:	e02e      	b.n	80023e8 <HAL_RCC_OscConfig+0xd4>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d10c      	bne.n	80023ac <HAL_RCC_OscConfig+0x98>
 8002392:	4b7b      	ldr	r3, [pc, #492]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a7a      	ldr	r2, [pc, #488]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 8002398:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800239c:	6013      	str	r3, [r2, #0]
 800239e:	4b78      	ldr	r3, [pc, #480]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a77      	ldr	r2, [pc, #476]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 80023a4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023a8:	6013      	str	r3, [r2, #0]
 80023aa:	e01d      	b.n	80023e8 <HAL_RCC_OscConfig+0xd4>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80023b4:	d10c      	bne.n	80023d0 <HAL_RCC_OscConfig+0xbc>
 80023b6:	4b72      	ldr	r3, [pc, #456]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a71      	ldr	r2, [pc, #452]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 80023bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023c0:	6013      	str	r3, [r2, #0]
 80023c2:	4b6f      	ldr	r3, [pc, #444]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a6e      	ldr	r2, [pc, #440]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 80023c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023cc:	6013      	str	r3, [r2, #0]
 80023ce:	e00b      	b.n	80023e8 <HAL_RCC_OscConfig+0xd4>
 80023d0:	4b6b      	ldr	r3, [pc, #428]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a6a      	ldr	r2, [pc, #424]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 80023d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023da:	6013      	str	r3, [r2, #0]
 80023dc:	4b68      	ldr	r3, [pc, #416]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a67      	ldr	r2, [pc, #412]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 80023e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023e6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d013      	beq.n	8002418 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023f0:	f7ff fc06 	bl	8001c00 <HAL_GetTick>
 80023f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023f6:	e008      	b.n	800240a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023f8:	f7ff fc02 	bl	8001c00 <HAL_GetTick>
 80023fc:	4602      	mov	r2, r0
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	2b64      	cmp	r3, #100	; 0x64
 8002404:	d901      	bls.n	800240a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002406:	2303      	movs	r3, #3
 8002408:	e200      	b.n	800280c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800240a:	4b5d      	ldr	r3, [pc, #372]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002412:	2b00      	cmp	r3, #0
 8002414:	d0f0      	beq.n	80023f8 <HAL_RCC_OscConfig+0xe4>
 8002416:	e014      	b.n	8002442 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002418:	f7ff fbf2 	bl	8001c00 <HAL_GetTick>
 800241c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800241e:	e008      	b.n	8002432 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002420:	f7ff fbee 	bl	8001c00 <HAL_GetTick>
 8002424:	4602      	mov	r2, r0
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	2b64      	cmp	r3, #100	; 0x64
 800242c:	d901      	bls.n	8002432 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800242e:	2303      	movs	r3, #3
 8002430:	e1ec      	b.n	800280c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002432:	4b53      	ldr	r3, [pc, #332]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d1f0      	bne.n	8002420 <HAL_RCC_OscConfig+0x10c>
 800243e:	e000      	b.n	8002442 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002440:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0302 	and.w	r3, r3, #2
 800244a:	2b00      	cmp	r3, #0
 800244c:	d063      	beq.n	8002516 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800244e:	4b4c      	ldr	r3, [pc, #304]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	f003 030c 	and.w	r3, r3, #12
 8002456:	2b00      	cmp	r3, #0
 8002458:	d00b      	beq.n	8002472 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800245a:	4b49      	ldr	r3, [pc, #292]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	f003 030c 	and.w	r3, r3, #12
 8002462:	2b08      	cmp	r3, #8
 8002464:	d11c      	bne.n	80024a0 <HAL_RCC_OscConfig+0x18c>
 8002466:	4b46      	ldr	r3, [pc, #280]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800246e:	2b00      	cmp	r3, #0
 8002470:	d116      	bne.n	80024a0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002472:	4b43      	ldr	r3, [pc, #268]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 0302 	and.w	r3, r3, #2
 800247a:	2b00      	cmp	r3, #0
 800247c:	d005      	beq.n	800248a <HAL_RCC_OscConfig+0x176>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	691b      	ldr	r3, [r3, #16]
 8002482:	2b01      	cmp	r3, #1
 8002484:	d001      	beq.n	800248a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e1c0      	b.n	800280c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800248a:	4b3d      	ldr	r3, [pc, #244]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	695b      	ldr	r3, [r3, #20]
 8002496:	00db      	lsls	r3, r3, #3
 8002498:	4939      	ldr	r1, [pc, #228]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 800249a:	4313      	orrs	r3, r2
 800249c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800249e:	e03a      	b.n	8002516 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	691b      	ldr	r3, [r3, #16]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d020      	beq.n	80024ea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024a8:	4b36      	ldr	r3, [pc, #216]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 80024aa:	2201      	movs	r2, #1
 80024ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ae:	f7ff fba7 	bl	8001c00 <HAL_GetTick>
 80024b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024b4:	e008      	b.n	80024c8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024b6:	f7ff fba3 	bl	8001c00 <HAL_GetTick>
 80024ba:	4602      	mov	r2, r0
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	d901      	bls.n	80024c8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80024c4:	2303      	movs	r3, #3
 80024c6:	e1a1      	b.n	800280c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024c8:	4b2d      	ldr	r3, [pc, #180]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f003 0302 	and.w	r3, r3, #2
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d0f0      	beq.n	80024b6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024d4:	4b2a      	ldr	r3, [pc, #168]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	695b      	ldr	r3, [r3, #20]
 80024e0:	00db      	lsls	r3, r3, #3
 80024e2:	4927      	ldr	r1, [pc, #156]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 80024e4:	4313      	orrs	r3, r2
 80024e6:	600b      	str	r3, [r1, #0]
 80024e8:	e015      	b.n	8002516 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024ea:	4b26      	ldr	r3, [pc, #152]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024f0:	f7ff fb86 	bl	8001c00 <HAL_GetTick>
 80024f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024f6:	e008      	b.n	800250a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024f8:	f7ff fb82 	bl	8001c00 <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	2b02      	cmp	r3, #2
 8002504:	d901      	bls.n	800250a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002506:	2303      	movs	r3, #3
 8002508:	e180      	b.n	800280c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800250a:	4b1d      	ldr	r3, [pc, #116]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f003 0302 	and.w	r3, r3, #2
 8002512:	2b00      	cmp	r3, #0
 8002514:	d1f0      	bne.n	80024f8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0308 	and.w	r3, r3, #8
 800251e:	2b00      	cmp	r3, #0
 8002520:	d03a      	beq.n	8002598 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	699b      	ldr	r3, [r3, #24]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d019      	beq.n	800255e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800252a:	4b17      	ldr	r3, [pc, #92]	; (8002588 <HAL_RCC_OscConfig+0x274>)
 800252c:	2201      	movs	r2, #1
 800252e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002530:	f7ff fb66 	bl	8001c00 <HAL_GetTick>
 8002534:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002536:	e008      	b.n	800254a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002538:	f7ff fb62 	bl	8001c00 <HAL_GetTick>
 800253c:	4602      	mov	r2, r0
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	1ad3      	subs	r3, r2, r3
 8002542:	2b02      	cmp	r3, #2
 8002544:	d901      	bls.n	800254a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002546:	2303      	movs	r3, #3
 8002548:	e160      	b.n	800280c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800254a:	4b0d      	ldr	r3, [pc, #52]	; (8002580 <HAL_RCC_OscConfig+0x26c>)
 800254c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800254e:	f003 0302 	and.w	r3, r3, #2
 8002552:	2b00      	cmp	r3, #0
 8002554:	d0f0      	beq.n	8002538 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002556:	2001      	movs	r0, #1
 8002558:	f000 face 	bl	8002af8 <RCC_Delay>
 800255c:	e01c      	b.n	8002598 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800255e:	4b0a      	ldr	r3, [pc, #40]	; (8002588 <HAL_RCC_OscConfig+0x274>)
 8002560:	2200      	movs	r2, #0
 8002562:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002564:	f7ff fb4c 	bl	8001c00 <HAL_GetTick>
 8002568:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800256a:	e00f      	b.n	800258c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800256c:	f7ff fb48 	bl	8001c00 <HAL_GetTick>
 8002570:	4602      	mov	r2, r0
 8002572:	693b      	ldr	r3, [r7, #16]
 8002574:	1ad3      	subs	r3, r2, r3
 8002576:	2b02      	cmp	r3, #2
 8002578:	d908      	bls.n	800258c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800257a:	2303      	movs	r3, #3
 800257c:	e146      	b.n	800280c <HAL_RCC_OscConfig+0x4f8>
 800257e:	bf00      	nop
 8002580:	40021000 	.word	0x40021000
 8002584:	42420000 	.word	0x42420000
 8002588:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800258c:	4b92      	ldr	r3, [pc, #584]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 800258e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002590:	f003 0302 	and.w	r3, r3, #2
 8002594:	2b00      	cmp	r3, #0
 8002596:	d1e9      	bne.n	800256c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f003 0304 	and.w	r3, r3, #4
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	f000 80a6 	beq.w	80026f2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025a6:	2300      	movs	r3, #0
 80025a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025aa:	4b8b      	ldr	r3, [pc, #556]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 80025ac:	69db      	ldr	r3, [r3, #28]
 80025ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d10d      	bne.n	80025d2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025b6:	4b88      	ldr	r3, [pc, #544]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 80025b8:	69db      	ldr	r3, [r3, #28]
 80025ba:	4a87      	ldr	r2, [pc, #540]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 80025bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025c0:	61d3      	str	r3, [r2, #28]
 80025c2:	4b85      	ldr	r3, [pc, #532]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 80025c4:	69db      	ldr	r3, [r3, #28]
 80025c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025ca:	60bb      	str	r3, [r7, #8]
 80025cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025ce:	2301      	movs	r3, #1
 80025d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025d2:	4b82      	ldr	r3, [pc, #520]	; (80027dc <HAL_RCC_OscConfig+0x4c8>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d118      	bne.n	8002610 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025de:	4b7f      	ldr	r3, [pc, #508]	; (80027dc <HAL_RCC_OscConfig+0x4c8>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a7e      	ldr	r2, [pc, #504]	; (80027dc <HAL_RCC_OscConfig+0x4c8>)
 80025e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025ea:	f7ff fb09 	bl	8001c00 <HAL_GetTick>
 80025ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025f0:	e008      	b.n	8002604 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025f2:	f7ff fb05 	bl	8001c00 <HAL_GetTick>
 80025f6:	4602      	mov	r2, r0
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	1ad3      	subs	r3, r2, r3
 80025fc:	2b64      	cmp	r3, #100	; 0x64
 80025fe:	d901      	bls.n	8002604 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002600:	2303      	movs	r3, #3
 8002602:	e103      	b.n	800280c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002604:	4b75      	ldr	r3, [pc, #468]	; (80027dc <HAL_RCC_OscConfig+0x4c8>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800260c:	2b00      	cmp	r3, #0
 800260e:	d0f0      	beq.n	80025f2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	2b01      	cmp	r3, #1
 8002616:	d106      	bne.n	8002626 <HAL_RCC_OscConfig+0x312>
 8002618:	4b6f      	ldr	r3, [pc, #444]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 800261a:	6a1b      	ldr	r3, [r3, #32]
 800261c:	4a6e      	ldr	r2, [pc, #440]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 800261e:	f043 0301 	orr.w	r3, r3, #1
 8002622:	6213      	str	r3, [r2, #32]
 8002624:	e02d      	b.n	8002682 <HAL_RCC_OscConfig+0x36e>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	68db      	ldr	r3, [r3, #12]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d10c      	bne.n	8002648 <HAL_RCC_OscConfig+0x334>
 800262e:	4b6a      	ldr	r3, [pc, #424]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 8002630:	6a1b      	ldr	r3, [r3, #32]
 8002632:	4a69      	ldr	r2, [pc, #420]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 8002634:	f023 0301 	bic.w	r3, r3, #1
 8002638:	6213      	str	r3, [r2, #32]
 800263a:	4b67      	ldr	r3, [pc, #412]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 800263c:	6a1b      	ldr	r3, [r3, #32]
 800263e:	4a66      	ldr	r2, [pc, #408]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 8002640:	f023 0304 	bic.w	r3, r3, #4
 8002644:	6213      	str	r3, [r2, #32]
 8002646:	e01c      	b.n	8002682 <HAL_RCC_OscConfig+0x36e>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	2b05      	cmp	r3, #5
 800264e:	d10c      	bne.n	800266a <HAL_RCC_OscConfig+0x356>
 8002650:	4b61      	ldr	r3, [pc, #388]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 8002652:	6a1b      	ldr	r3, [r3, #32]
 8002654:	4a60      	ldr	r2, [pc, #384]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 8002656:	f043 0304 	orr.w	r3, r3, #4
 800265a:	6213      	str	r3, [r2, #32]
 800265c:	4b5e      	ldr	r3, [pc, #376]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 800265e:	6a1b      	ldr	r3, [r3, #32]
 8002660:	4a5d      	ldr	r2, [pc, #372]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 8002662:	f043 0301 	orr.w	r3, r3, #1
 8002666:	6213      	str	r3, [r2, #32]
 8002668:	e00b      	b.n	8002682 <HAL_RCC_OscConfig+0x36e>
 800266a:	4b5b      	ldr	r3, [pc, #364]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 800266c:	6a1b      	ldr	r3, [r3, #32]
 800266e:	4a5a      	ldr	r2, [pc, #360]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 8002670:	f023 0301 	bic.w	r3, r3, #1
 8002674:	6213      	str	r3, [r2, #32]
 8002676:	4b58      	ldr	r3, [pc, #352]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 8002678:	6a1b      	ldr	r3, [r3, #32]
 800267a:	4a57      	ldr	r2, [pc, #348]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 800267c:	f023 0304 	bic.w	r3, r3, #4
 8002680:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	68db      	ldr	r3, [r3, #12]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d015      	beq.n	80026b6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800268a:	f7ff fab9 	bl	8001c00 <HAL_GetTick>
 800268e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002690:	e00a      	b.n	80026a8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002692:	f7ff fab5 	bl	8001c00 <HAL_GetTick>
 8002696:	4602      	mov	r2, r0
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	1ad3      	subs	r3, r2, r3
 800269c:	f241 3288 	movw	r2, #5000	; 0x1388
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d901      	bls.n	80026a8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80026a4:	2303      	movs	r3, #3
 80026a6:	e0b1      	b.n	800280c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026a8:	4b4b      	ldr	r3, [pc, #300]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 80026aa:	6a1b      	ldr	r3, [r3, #32]
 80026ac:	f003 0302 	and.w	r3, r3, #2
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d0ee      	beq.n	8002692 <HAL_RCC_OscConfig+0x37e>
 80026b4:	e014      	b.n	80026e0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026b6:	f7ff faa3 	bl	8001c00 <HAL_GetTick>
 80026ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026bc:	e00a      	b.n	80026d4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026be:	f7ff fa9f 	bl	8001c00 <HAL_GetTick>
 80026c2:	4602      	mov	r2, r0
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	1ad3      	subs	r3, r2, r3
 80026c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d901      	bls.n	80026d4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80026d0:	2303      	movs	r3, #3
 80026d2:	e09b      	b.n	800280c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026d4:	4b40      	ldr	r3, [pc, #256]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 80026d6:	6a1b      	ldr	r3, [r3, #32]
 80026d8:	f003 0302 	and.w	r3, r3, #2
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d1ee      	bne.n	80026be <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80026e0:	7dfb      	ldrb	r3, [r7, #23]
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d105      	bne.n	80026f2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026e6:	4b3c      	ldr	r3, [pc, #240]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 80026e8:	69db      	ldr	r3, [r3, #28]
 80026ea:	4a3b      	ldr	r2, [pc, #236]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 80026ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026f0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	69db      	ldr	r3, [r3, #28]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	f000 8087 	beq.w	800280a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026fc:	4b36      	ldr	r3, [pc, #216]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f003 030c 	and.w	r3, r3, #12
 8002704:	2b08      	cmp	r3, #8
 8002706:	d061      	beq.n	80027cc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	69db      	ldr	r3, [r3, #28]
 800270c:	2b02      	cmp	r3, #2
 800270e:	d146      	bne.n	800279e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002710:	4b33      	ldr	r3, [pc, #204]	; (80027e0 <HAL_RCC_OscConfig+0x4cc>)
 8002712:	2200      	movs	r2, #0
 8002714:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002716:	f7ff fa73 	bl	8001c00 <HAL_GetTick>
 800271a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800271c:	e008      	b.n	8002730 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800271e:	f7ff fa6f 	bl	8001c00 <HAL_GetTick>
 8002722:	4602      	mov	r2, r0
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	1ad3      	subs	r3, r2, r3
 8002728:	2b02      	cmp	r3, #2
 800272a:	d901      	bls.n	8002730 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800272c:	2303      	movs	r3, #3
 800272e:	e06d      	b.n	800280c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002730:	4b29      	ldr	r3, [pc, #164]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002738:	2b00      	cmp	r3, #0
 800273a:	d1f0      	bne.n	800271e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6a1b      	ldr	r3, [r3, #32]
 8002740:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002744:	d108      	bne.n	8002758 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002746:	4b24      	ldr	r3, [pc, #144]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	4921      	ldr	r1, [pc, #132]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 8002754:	4313      	orrs	r3, r2
 8002756:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002758:	4b1f      	ldr	r3, [pc, #124]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6a19      	ldr	r1, [r3, #32]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002768:	430b      	orrs	r3, r1
 800276a:	491b      	ldr	r1, [pc, #108]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 800276c:	4313      	orrs	r3, r2
 800276e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002770:	4b1b      	ldr	r3, [pc, #108]	; (80027e0 <HAL_RCC_OscConfig+0x4cc>)
 8002772:	2201      	movs	r2, #1
 8002774:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002776:	f7ff fa43 	bl	8001c00 <HAL_GetTick>
 800277a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800277c:	e008      	b.n	8002790 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800277e:	f7ff fa3f 	bl	8001c00 <HAL_GetTick>
 8002782:	4602      	mov	r2, r0
 8002784:	693b      	ldr	r3, [r7, #16]
 8002786:	1ad3      	subs	r3, r2, r3
 8002788:	2b02      	cmp	r3, #2
 800278a:	d901      	bls.n	8002790 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800278c:	2303      	movs	r3, #3
 800278e:	e03d      	b.n	800280c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002790:	4b11      	ldr	r3, [pc, #68]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002798:	2b00      	cmp	r3, #0
 800279a:	d0f0      	beq.n	800277e <HAL_RCC_OscConfig+0x46a>
 800279c:	e035      	b.n	800280a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800279e:	4b10      	ldr	r3, [pc, #64]	; (80027e0 <HAL_RCC_OscConfig+0x4cc>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027a4:	f7ff fa2c 	bl	8001c00 <HAL_GetTick>
 80027a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027aa:	e008      	b.n	80027be <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027ac:	f7ff fa28 	bl	8001c00 <HAL_GetTick>
 80027b0:	4602      	mov	r2, r0
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	2b02      	cmp	r3, #2
 80027b8:	d901      	bls.n	80027be <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	e026      	b.n	800280c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027be:	4b06      	ldr	r3, [pc, #24]	; (80027d8 <HAL_RCC_OscConfig+0x4c4>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d1f0      	bne.n	80027ac <HAL_RCC_OscConfig+0x498>
 80027ca:	e01e      	b.n	800280a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	69db      	ldr	r3, [r3, #28]
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d107      	bne.n	80027e4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e019      	b.n	800280c <HAL_RCC_OscConfig+0x4f8>
 80027d8:	40021000 	.word	0x40021000
 80027dc:	40007000 	.word	0x40007000
 80027e0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80027e4:	4b0b      	ldr	r3, [pc, #44]	; (8002814 <HAL_RCC_OscConfig+0x500>)
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6a1b      	ldr	r3, [r3, #32]
 80027f4:	429a      	cmp	r2, r3
 80027f6:	d106      	bne.n	8002806 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002802:	429a      	cmp	r2, r3
 8002804:	d001      	beq.n	800280a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e000      	b.n	800280c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800280a:	2300      	movs	r3, #0
}
 800280c:	4618      	mov	r0, r3
 800280e:	3718      	adds	r7, #24
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	40021000 	.word	0x40021000

08002818 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d101      	bne.n	800282c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	e0d0      	b.n	80029ce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800282c:	4b6a      	ldr	r3, [pc, #424]	; (80029d8 <HAL_RCC_ClockConfig+0x1c0>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 0307 	and.w	r3, r3, #7
 8002834:	683a      	ldr	r2, [r7, #0]
 8002836:	429a      	cmp	r2, r3
 8002838:	d910      	bls.n	800285c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800283a:	4b67      	ldr	r3, [pc, #412]	; (80029d8 <HAL_RCC_ClockConfig+0x1c0>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f023 0207 	bic.w	r2, r3, #7
 8002842:	4965      	ldr	r1, [pc, #404]	; (80029d8 <HAL_RCC_ClockConfig+0x1c0>)
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	4313      	orrs	r3, r2
 8002848:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800284a:	4b63      	ldr	r3, [pc, #396]	; (80029d8 <HAL_RCC_ClockConfig+0x1c0>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 0307 	and.w	r3, r3, #7
 8002852:	683a      	ldr	r2, [r7, #0]
 8002854:	429a      	cmp	r2, r3
 8002856:	d001      	beq.n	800285c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e0b8      	b.n	80029ce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 0302 	and.w	r3, r3, #2
 8002864:	2b00      	cmp	r3, #0
 8002866:	d020      	beq.n	80028aa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 0304 	and.w	r3, r3, #4
 8002870:	2b00      	cmp	r3, #0
 8002872:	d005      	beq.n	8002880 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002874:	4b59      	ldr	r3, [pc, #356]	; (80029dc <HAL_RCC_ClockConfig+0x1c4>)
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	4a58      	ldr	r2, [pc, #352]	; (80029dc <HAL_RCC_ClockConfig+0x1c4>)
 800287a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800287e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0308 	and.w	r3, r3, #8
 8002888:	2b00      	cmp	r3, #0
 800288a:	d005      	beq.n	8002898 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800288c:	4b53      	ldr	r3, [pc, #332]	; (80029dc <HAL_RCC_ClockConfig+0x1c4>)
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	4a52      	ldr	r2, [pc, #328]	; (80029dc <HAL_RCC_ClockConfig+0x1c4>)
 8002892:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002896:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002898:	4b50      	ldr	r3, [pc, #320]	; (80029dc <HAL_RCC_ClockConfig+0x1c4>)
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	494d      	ldr	r1, [pc, #308]	; (80029dc <HAL_RCC_ClockConfig+0x1c4>)
 80028a6:	4313      	orrs	r3, r2
 80028a8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 0301 	and.w	r3, r3, #1
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d040      	beq.n	8002938 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d107      	bne.n	80028ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028be:	4b47      	ldr	r3, [pc, #284]	; (80029dc <HAL_RCC_ClockConfig+0x1c4>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d115      	bne.n	80028f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	e07f      	b.n	80029ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d107      	bne.n	80028e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028d6:	4b41      	ldr	r3, [pc, #260]	; (80029dc <HAL_RCC_ClockConfig+0x1c4>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d109      	bne.n	80028f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e073      	b.n	80029ce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028e6:	4b3d      	ldr	r3, [pc, #244]	; (80029dc <HAL_RCC_ClockConfig+0x1c4>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0302 	and.w	r3, r3, #2
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d101      	bne.n	80028f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e06b      	b.n	80029ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028f6:	4b39      	ldr	r3, [pc, #228]	; (80029dc <HAL_RCC_ClockConfig+0x1c4>)
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f023 0203 	bic.w	r2, r3, #3
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	4936      	ldr	r1, [pc, #216]	; (80029dc <HAL_RCC_ClockConfig+0x1c4>)
 8002904:	4313      	orrs	r3, r2
 8002906:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002908:	f7ff f97a 	bl	8001c00 <HAL_GetTick>
 800290c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800290e:	e00a      	b.n	8002926 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002910:	f7ff f976 	bl	8001c00 <HAL_GetTick>
 8002914:	4602      	mov	r2, r0
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	f241 3288 	movw	r2, #5000	; 0x1388
 800291e:	4293      	cmp	r3, r2
 8002920:	d901      	bls.n	8002926 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e053      	b.n	80029ce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002926:	4b2d      	ldr	r3, [pc, #180]	; (80029dc <HAL_RCC_ClockConfig+0x1c4>)
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	f003 020c 	and.w	r2, r3, #12
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	009b      	lsls	r3, r3, #2
 8002934:	429a      	cmp	r2, r3
 8002936:	d1eb      	bne.n	8002910 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002938:	4b27      	ldr	r3, [pc, #156]	; (80029d8 <HAL_RCC_ClockConfig+0x1c0>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f003 0307 	and.w	r3, r3, #7
 8002940:	683a      	ldr	r2, [r7, #0]
 8002942:	429a      	cmp	r2, r3
 8002944:	d210      	bcs.n	8002968 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002946:	4b24      	ldr	r3, [pc, #144]	; (80029d8 <HAL_RCC_ClockConfig+0x1c0>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f023 0207 	bic.w	r2, r3, #7
 800294e:	4922      	ldr	r1, [pc, #136]	; (80029d8 <HAL_RCC_ClockConfig+0x1c0>)
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	4313      	orrs	r3, r2
 8002954:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002956:	4b20      	ldr	r3, [pc, #128]	; (80029d8 <HAL_RCC_ClockConfig+0x1c0>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f003 0307 	and.w	r3, r3, #7
 800295e:	683a      	ldr	r2, [r7, #0]
 8002960:	429a      	cmp	r2, r3
 8002962:	d001      	beq.n	8002968 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002964:	2301      	movs	r3, #1
 8002966:	e032      	b.n	80029ce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 0304 	and.w	r3, r3, #4
 8002970:	2b00      	cmp	r3, #0
 8002972:	d008      	beq.n	8002986 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002974:	4b19      	ldr	r3, [pc, #100]	; (80029dc <HAL_RCC_ClockConfig+0x1c4>)
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	4916      	ldr	r1, [pc, #88]	; (80029dc <HAL_RCC_ClockConfig+0x1c4>)
 8002982:	4313      	orrs	r3, r2
 8002984:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 0308 	and.w	r3, r3, #8
 800298e:	2b00      	cmp	r3, #0
 8002990:	d009      	beq.n	80029a6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002992:	4b12      	ldr	r3, [pc, #72]	; (80029dc <HAL_RCC_ClockConfig+0x1c4>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	691b      	ldr	r3, [r3, #16]
 800299e:	00db      	lsls	r3, r3, #3
 80029a0:	490e      	ldr	r1, [pc, #56]	; (80029dc <HAL_RCC_ClockConfig+0x1c4>)
 80029a2:	4313      	orrs	r3, r2
 80029a4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80029a6:	f000 f821 	bl	80029ec <HAL_RCC_GetSysClockFreq>
 80029aa:	4602      	mov	r2, r0
 80029ac:	4b0b      	ldr	r3, [pc, #44]	; (80029dc <HAL_RCC_ClockConfig+0x1c4>)
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	091b      	lsrs	r3, r3, #4
 80029b2:	f003 030f 	and.w	r3, r3, #15
 80029b6:	490a      	ldr	r1, [pc, #40]	; (80029e0 <HAL_RCC_ClockConfig+0x1c8>)
 80029b8:	5ccb      	ldrb	r3, [r1, r3]
 80029ba:	fa22 f303 	lsr.w	r3, r2, r3
 80029be:	4a09      	ldr	r2, [pc, #36]	; (80029e4 <HAL_RCC_ClockConfig+0x1cc>)
 80029c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80029c2:	4b09      	ldr	r3, [pc, #36]	; (80029e8 <HAL_RCC_ClockConfig+0x1d0>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4618      	mov	r0, r3
 80029c8:	f7ff f8d8 	bl	8001b7c <HAL_InitTick>

  return HAL_OK;
 80029cc:	2300      	movs	r3, #0
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3710      	adds	r7, #16
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	40022000 	.word	0x40022000
 80029dc:	40021000 	.word	0x40021000
 80029e0:	08005164 	.word	0x08005164
 80029e4:	20000000 	.word	0x20000000
 80029e8:	20000004 	.word	0x20000004

080029ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b087      	sub	sp, #28
 80029f0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80029f2:	2300      	movs	r3, #0
 80029f4:	60fb      	str	r3, [r7, #12]
 80029f6:	2300      	movs	r3, #0
 80029f8:	60bb      	str	r3, [r7, #8]
 80029fa:	2300      	movs	r3, #0
 80029fc:	617b      	str	r3, [r7, #20]
 80029fe:	2300      	movs	r3, #0
 8002a00:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002a02:	2300      	movs	r3, #0
 8002a04:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002a06:	4b1e      	ldr	r3, [pc, #120]	; (8002a80 <HAL_RCC_GetSysClockFreq+0x94>)
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	f003 030c 	and.w	r3, r3, #12
 8002a12:	2b04      	cmp	r3, #4
 8002a14:	d002      	beq.n	8002a1c <HAL_RCC_GetSysClockFreq+0x30>
 8002a16:	2b08      	cmp	r3, #8
 8002a18:	d003      	beq.n	8002a22 <HAL_RCC_GetSysClockFreq+0x36>
 8002a1a:	e027      	b.n	8002a6c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002a1c:	4b19      	ldr	r3, [pc, #100]	; (8002a84 <HAL_RCC_GetSysClockFreq+0x98>)
 8002a1e:	613b      	str	r3, [r7, #16]
      break;
 8002a20:	e027      	b.n	8002a72 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	0c9b      	lsrs	r3, r3, #18
 8002a26:	f003 030f 	and.w	r3, r3, #15
 8002a2a:	4a17      	ldr	r2, [pc, #92]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002a2c:	5cd3      	ldrb	r3, [r2, r3]
 8002a2e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d010      	beq.n	8002a5c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002a3a:	4b11      	ldr	r3, [pc, #68]	; (8002a80 <HAL_RCC_GetSysClockFreq+0x94>)
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	0c5b      	lsrs	r3, r3, #17
 8002a40:	f003 0301 	and.w	r3, r3, #1
 8002a44:	4a11      	ldr	r2, [pc, #68]	; (8002a8c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002a46:	5cd3      	ldrb	r3, [r2, r3]
 8002a48:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4a0d      	ldr	r2, [pc, #52]	; (8002a84 <HAL_RCC_GetSysClockFreq+0x98>)
 8002a4e:	fb03 f202 	mul.w	r2, r3, r2
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a58:	617b      	str	r3, [r7, #20]
 8002a5a:	e004      	b.n	8002a66 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	4a0c      	ldr	r2, [pc, #48]	; (8002a90 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002a60:	fb02 f303 	mul.w	r3, r2, r3
 8002a64:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	613b      	str	r3, [r7, #16]
      break;
 8002a6a:	e002      	b.n	8002a72 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002a6c:	4b05      	ldr	r3, [pc, #20]	; (8002a84 <HAL_RCC_GetSysClockFreq+0x98>)
 8002a6e:	613b      	str	r3, [r7, #16]
      break;
 8002a70:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a72:	693b      	ldr	r3, [r7, #16]
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	371c      	adds	r7, #28
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bc80      	pop	{r7}
 8002a7c:	4770      	bx	lr
 8002a7e:	bf00      	nop
 8002a80:	40021000 	.word	0x40021000
 8002a84:	007a1200 	.word	0x007a1200
 8002a88:	0800517c 	.word	0x0800517c
 8002a8c:	0800518c 	.word	0x0800518c
 8002a90:	003d0900 	.word	0x003d0900

08002a94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a94:	b480      	push	{r7}
 8002a96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a98:	4b02      	ldr	r3, [pc, #8]	; (8002aa4 <HAL_RCC_GetHCLKFreq+0x10>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bc80      	pop	{r7}
 8002aa2:	4770      	bx	lr
 8002aa4:	20000000 	.word	0x20000000

08002aa8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002aac:	f7ff fff2 	bl	8002a94 <HAL_RCC_GetHCLKFreq>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	4b05      	ldr	r3, [pc, #20]	; (8002ac8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	0a1b      	lsrs	r3, r3, #8
 8002ab8:	f003 0307 	and.w	r3, r3, #7
 8002abc:	4903      	ldr	r1, [pc, #12]	; (8002acc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002abe:	5ccb      	ldrb	r3, [r1, r3]
 8002ac0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	40021000 	.word	0x40021000
 8002acc:	08005174 	.word	0x08005174

08002ad0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ad4:	f7ff ffde 	bl	8002a94 <HAL_RCC_GetHCLKFreq>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	4b05      	ldr	r3, [pc, #20]	; (8002af0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	0adb      	lsrs	r3, r3, #11
 8002ae0:	f003 0307 	and.w	r3, r3, #7
 8002ae4:	4903      	ldr	r1, [pc, #12]	; (8002af4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ae6:	5ccb      	ldrb	r3, [r1, r3]
 8002ae8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	40021000 	.word	0x40021000
 8002af4:	08005174 	.word	0x08005174

08002af8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b085      	sub	sp, #20
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002b00:	4b0a      	ldr	r3, [pc, #40]	; (8002b2c <RCC_Delay+0x34>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a0a      	ldr	r2, [pc, #40]	; (8002b30 <RCC_Delay+0x38>)
 8002b06:	fba2 2303 	umull	r2, r3, r2, r3
 8002b0a:	0a5b      	lsrs	r3, r3, #9
 8002b0c:	687a      	ldr	r2, [r7, #4]
 8002b0e:	fb02 f303 	mul.w	r3, r2, r3
 8002b12:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002b14:	bf00      	nop
  }
  while (Delay --);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	1e5a      	subs	r2, r3, #1
 8002b1a:	60fa      	str	r2, [r7, #12]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d1f9      	bne.n	8002b14 <RCC_Delay+0x1c>
}
 8002b20:	bf00      	nop
 8002b22:	bf00      	nop
 8002b24:	3714      	adds	r7, #20
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bc80      	pop	{r7}
 8002b2a:	4770      	bx	lr
 8002b2c:	20000000 	.word	0x20000000
 8002b30:	10624dd3 	.word	0x10624dd3

08002b34 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b082      	sub	sp, #8
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d101      	bne.n	8002b46 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e041      	b.n	8002bca <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d106      	bne.n	8002b60 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2200      	movs	r2, #0
 8002b56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002b5a:	6878      	ldr	r0, [r7, #4]
 8002b5c:	f7fe fe0a 	bl	8001774 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2202      	movs	r2, #2
 8002b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	3304      	adds	r3, #4
 8002b70:	4619      	mov	r1, r3
 8002b72:	4610      	mov	r0, r2
 8002b74:	f000 fc0e 	bl	8003394 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2201      	movs	r2, #1
 8002b84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2201      	movs	r2, #1
 8002b94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2201      	movs	r2, #1
 8002bac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2201      	movs	r2, #1
 8002bbc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002bc8:	2300      	movs	r3, #0
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3708      	adds	r7, #8
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
	...

08002bd4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d109      	bne.n	8002bf8 <HAL_TIM_PWM_Start+0x24>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	bf14      	ite	ne
 8002bf0:	2301      	movne	r3, #1
 8002bf2:	2300      	moveq	r3, #0
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	e022      	b.n	8002c3e <HAL_TIM_PWM_Start+0x6a>
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	2b04      	cmp	r3, #4
 8002bfc:	d109      	bne.n	8002c12 <HAL_TIM_PWM_Start+0x3e>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	2b01      	cmp	r3, #1
 8002c08:	bf14      	ite	ne
 8002c0a:	2301      	movne	r3, #1
 8002c0c:	2300      	moveq	r3, #0
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	e015      	b.n	8002c3e <HAL_TIM_PWM_Start+0x6a>
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	2b08      	cmp	r3, #8
 8002c16:	d109      	bne.n	8002c2c <HAL_TIM_PWM_Start+0x58>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	bf14      	ite	ne
 8002c24:	2301      	movne	r3, #1
 8002c26:	2300      	moveq	r3, #0
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	e008      	b.n	8002c3e <HAL_TIM_PWM_Start+0x6a>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	bf14      	ite	ne
 8002c38:	2301      	movne	r3, #1
 8002c3a:	2300      	moveq	r3, #0
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d001      	beq.n	8002c46 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e05e      	b.n	8002d04 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d104      	bne.n	8002c56 <HAL_TIM_PWM_Start+0x82>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2202      	movs	r2, #2
 8002c50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c54:	e013      	b.n	8002c7e <HAL_TIM_PWM_Start+0xaa>
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	2b04      	cmp	r3, #4
 8002c5a:	d104      	bne.n	8002c66 <HAL_TIM_PWM_Start+0x92>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2202      	movs	r2, #2
 8002c60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c64:	e00b      	b.n	8002c7e <HAL_TIM_PWM_Start+0xaa>
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	2b08      	cmp	r3, #8
 8002c6a:	d104      	bne.n	8002c76 <HAL_TIM_PWM_Start+0xa2>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2202      	movs	r2, #2
 8002c70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c74:	e003      	b.n	8002c7e <HAL_TIM_PWM_Start+0xaa>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2202      	movs	r2, #2
 8002c7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	2201      	movs	r2, #1
 8002c84:	6839      	ldr	r1, [r7, #0]
 8002c86:	4618      	mov	r0, r3
 8002c88:	f000 fd6e 	bl	8003768 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a1e      	ldr	r2, [pc, #120]	; (8002d0c <HAL_TIM_PWM_Start+0x138>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d107      	bne.n	8002ca6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ca4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a18      	ldr	r2, [pc, #96]	; (8002d0c <HAL_TIM_PWM_Start+0x138>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d00e      	beq.n	8002cce <HAL_TIM_PWM_Start+0xfa>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cb8:	d009      	beq.n	8002cce <HAL_TIM_PWM_Start+0xfa>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a14      	ldr	r2, [pc, #80]	; (8002d10 <HAL_TIM_PWM_Start+0x13c>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d004      	beq.n	8002cce <HAL_TIM_PWM_Start+0xfa>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a12      	ldr	r2, [pc, #72]	; (8002d14 <HAL_TIM_PWM_Start+0x140>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d111      	bne.n	8002cf2 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	f003 0307 	and.w	r3, r3, #7
 8002cd8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2b06      	cmp	r3, #6
 8002cde:	d010      	beq.n	8002d02 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f042 0201 	orr.w	r2, r2, #1
 8002cee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cf0:	e007      	b.n	8002d02 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f042 0201 	orr.w	r2, r2, #1
 8002d00:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002d02:	2300      	movs	r3, #0
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3710      	adds	r7, #16
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	40012c00 	.word	0x40012c00
 8002d10:	40000400 	.word	0x40000400
 8002d14:	40000800 	.word	0x40000800

08002d18 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b086      	sub	sp, #24
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
 8002d20:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d101      	bne.n	8002d2c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e093      	b.n	8002e54 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d106      	bne.n	8002d46 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	f7fe fd3d 	bl	80017c0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2202      	movs	r2, #2
 8002d4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	687a      	ldr	r2, [r7, #4]
 8002d56:	6812      	ldr	r2, [r2, #0]
 8002d58:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002d5c:	f023 0307 	bic.w	r3, r3, #7
 8002d60:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	3304      	adds	r3, #4
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	4610      	mov	r0, r2
 8002d6e:	f000 fb11 	bl	8003394 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	699b      	ldr	r3, [r3, #24]
 8002d80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	6a1b      	ldr	r3, [r3, #32]
 8002d88:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	4313      	orrs	r3, r2
 8002d92:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d9a:	f023 0303 	bic.w	r3, r3, #3
 8002d9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	689a      	ldr	r2, [r3, #8]
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	699b      	ldr	r3, [r3, #24]
 8002da8:	021b      	lsls	r3, r3, #8
 8002daa:	4313      	orrs	r3, r2
 8002dac:	693a      	ldr	r2, [r7, #16]
 8002dae:	4313      	orrs	r3, r2
 8002db0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002db8:	f023 030c 	bic.w	r3, r3, #12
 8002dbc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002dc4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002dc8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	68da      	ldr	r2, [r3, #12]
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	69db      	ldr	r3, [r3, #28]
 8002dd2:	021b      	lsls	r3, r3, #8
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	693a      	ldr	r2, [r7, #16]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	691b      	ldr	r3, [r3, #16]
 8002de0:	011a      	lsls	r2, r3, #4
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	6a1b      	ldr	r3, [r3, #32]
 8002de6:	031b      	lsls	r3, r3, #12
 8002de8:	4313      	orrs	r3, r2
 8002dea:	693a      	ldr	r2, [r7, #16]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002df6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	685a      	ldr	r2, [r3, #4]
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	695b      	ldr	r3, [r3, #20]
 8002e00:	011b      	lsls	r3, r3, #4
 8002e02:	4313      	orrs	r3, r2
 8002e04:	68fa      	ldr	r2, [r7, #12]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	697a      	ldr	r2, [r7, #20]
 8002e10:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	693a      	ldr	r2, [r7, #16]
 8002e18:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	68fa      	ldr	r2, [r7, #12]
 8002e20:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2201      	movs	r2, #1
 8002e26:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2201      	movs	r2, #1
 8002e36:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2201      	movs	r2, #1
 8002e46:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e52:	2300      	movs	r3, #0
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3718      	adds	r7, #24
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}

08002e5c <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b084      	sub	sp, #16
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
 8002e64:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002e6c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002e74:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002e7c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002e84:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d110      	bne.n	8002eae <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002e8c:	7bfb      	ldrb	r3, [r7, #15]
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d102      	bne.n	8002e98 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8002e92:	7b7b      	ldrb	r3, [r7, #13]
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d001      	beq.n	8002e9c <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e089      	b.n	8002fb0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2202      	movs	r2, #2
 8002ea0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2202      	movs	r2, #2
 8002ea8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002eac:	e031      	b.n	8002f12 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	2b04      	cmp	r3, #4
 8002eb2:	d110      	bne.n	8002ed6 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002eb4:	7bbb      	ldrb	r3, [r7, #14]
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d102      	bne.n	8002ec0 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002eba:	7b3b      	ldrb	r3, [r7, #12]
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d001      	beq.n	8002ec4 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e075      	b.n	8002fb0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2202      	movs	r2, #2
 8002ec8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2202      	movs	r2, #2
 8002ed0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002ed4:	e01d      	b.n	8002f12 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002ed6:	7bfb      	ldrb	r3, [r7, #15]
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d108      	bne.n	8002eee <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002edc:	7bbb      	ldrb	r3, [r7, #14]
 8002ede:	2b01      	cmp	r3, #1
 8002ee0:	d105      	bne.n	8002eee <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002ee2:	7b7b      	ldrb	r3, [r7, #13]
 8002ee4:	2b01      	cmp	r3, #1
 8002ee6:	d102      	bne.n	8002eee <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002ee8:	7b3b      	ldrb	r3, [r7, #12]
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d001      	beq.n	8002ef2 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e05e      	b.n	8002fb0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2202      	movs	r2, #2
 8002ef6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2202      	movs	r2, #2
 8002efe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2202      	movs	r2, #2
 8002f06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2202      	movs	r2, #2
 8002f0e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d003      	beq.n	8002f20 <HAL_TIM_Encoder_Start_IT+0xc4>
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	2b04      	cmp	r3, #4
 8002f1c:	d010      	beq.n	8002f40 <HAL_TIM_Encoder_Start_IT+0xe4>
 8002f1e:	e01f      	b.n	8002f60 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	2201      	movs	r2, #1
 8002f26:	2100      	movs	r1, #0
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f000 fc1d 	bl	8003768 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	68da      	ldr	r2, [r3, #12]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f042 0202 	orr.w	r2, r2, #2
 8002f3c:	60da      	str	r2, [r3, #12]
      break;
 8002f3e:	e02e      	b.n	8002f9e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2201      	movs	r2, #1
 8002f46:	2104      	movs	r1, #4
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f000 fc0d 	bl	8003768 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	68da      	ldr	r2, [r3, #12]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f042 0204 	orr.w	r2, r2, #4
 8002f5c:	60da      	str	r2, [r3, #12]
      break;
 8002f5e:	e01e      	b.n	8002f9e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	2201      	movs	r2, #1
 8002f66:	2100      	movs	r1, #0
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f000 fbfd 	bl	8003768 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	2201      	movs	r2, #1
 8002f74:	2104      	movs	r1, #4
 8002f76:	4618      	mov	r0, r3
 8002f78:	f000 fbf6 	bl	8003768 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	68da      	ldr	r2, [r3, #12]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f042 0202 	orr.w	r2, r2, #2
 8002f8a:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	68da      	ldr	r2, [r3, #12]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f042 0204 	orr.w	r2, r2, #4
 8002f9a:	60da      	str	r2, [r3, #12]
      break;
 8002f9c:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f042 0201 	orr.w	r2, r2, #1
 8002fac:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002fae:	2300      	movs	r3, #0
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3710      	adds	r7, #16
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	691b      	ldr	r3, [r3, #16]
 8002fc6:	f003 0302 	and.w	r3, r3, #2
 8002fca:	2b02      	cmp	r3, #2
 8002fcc:	d122      	bne.n	8003014 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	f003 0302 	and.w	r3, r3, #2
 8002fd8:	2b02      	cmp	r3, #2
 8002fda:	d11b      	bne.n	8003014 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f06f 0202 	mvn.w	r2, #2
 8002fe4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2201      	movs	r2, #1
 8002fea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	699b      	ldr	r3, [r3, #24]
 8002ff2:	f003 0303 	and.w	r3, r3, #3
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d003      	beq.n	8003002 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f7fd fe76 	bl	8000cec <HAL_TIM_IC_CaptureCallback>
 8003000:	e005      	b.n	800300e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f000 f9ab 	bl	800335e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003008:	6878      	ldr	r0, [r7, #4]
 800300a:	f000 f9b1 	bl	8003370 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	691b      	ldr	r3, [r3, #16]
 800301a:	f003 0304 	and.w	r3, r3, #4
 800301e:	2b04      	cmp	r3, #4
 8003020:	d122      	bne.n	8003068 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	f003 0304 	and.w	r3, r3, #4
 800302c:	2b04      	cmp	r3, #4
 800302e:	d11b      	bne.n	8003068 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f06f 0204 	mvn.w	r2, #4
 8003038:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2202      	movs	r2, #2
 800303e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	699b      	ldr	r3, [r3, #24]
 8003046:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800304a:	2b00      	cmp	r3, #0
 800304c:	d003      	beq.n	8003056 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f7fd fe4c 	bl	8000cec <HAL_TIM_IC_CaptureCallback>
 8003054:	e005      	b.n	8003062 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003056:	6878      	ldr	r0, [r7, #4]
 8003058:	f000 f981 	bl	800335e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800305c:	6878      	ldr	r0, [r7, #4]
 800305e:	f000 f987 	bl	8003370 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2200      	movs	r2, #0
 8003066:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	691b      	ldr	r3, [r3, #16]
 800306e:	f003 0308 	and.w	r3, r3, #8
 8003072:	2b08      	cmp	r3, #8
 8003074:	d122      	bne.n	80030bc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	68db      	ldr	r3, [r3, #12]
 800307c:	f003 0308 	and.w	r3, r3, #8
 8003080:	2b08      	cmp	r3, #8
 8003082:	d11b      	bne.n	80030bc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f06f 0208 	mvn.w	r2, #8
 800308c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2204      	movs	r2, #4
 8003092:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	69db      	ldr	r3, [r3, #28]
 800309a:	f003 0303 	and.w	r3, r3, #3
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d003      	beq.n	80030aa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f7fd fe22 	bl	8000cec <HAL_TIM_IC_CaptureCallback>
 80030a8:	e005      	b.n	80030b6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030aa:	6878      	ldr	r0, [r7, #4]
 80030ac:	f000 f957 	bl	800335e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f000 f95d 	bl	8003370 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2200      	movs	r2, #0
 80030ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	691b      	ldr	r3, [r3, #16]
 80030c2:	f003 0310 	and.w	r3, r3, #16
 80030c6:	2b10      	cmp	r3, #16
 80030c8:	d122      	bne.n	8003110 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	f003 0310 	and.w	r3, r3, #16
 80030d4:	2b10      	cmp	r3, #16
 80030d6:	d11b      	bne.n	8003110 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f06f 0210 	mvn.w	r2, #16
 80030e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2208      	movs	r2, #8
 80030e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	69db      	ldr	r3, [r3, #28]
 80030ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d003      	beq.n	80030fe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f7fd fdf8 	bl	8000cec <HAL_TIM_IC_CaptureCallback>
 80030fc:	e005      	b.n	800310a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f000 f92d 	bl	800335e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003104:	6878      	ldr	r0, [r7, #4]
 8003106:	f000 f933 	bl	8003370 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2200      	movs	r2, #0
 800310e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	691b      	ldr	r3, [r3, #16]
 8003116:	f003 0301 	and.w	r3, r3, #1
 800311a:	2b01      	cmp	r3, #1
 800311c:	d10e      	bne.n	800313c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	68db      	ldr	r3, [r3, #12]
 8003124:	f003 0301 	and.w	r3, r3, #1
 8003128:	2b01      	cmp	r3, #1
 800312a:	d107      	bne.n	800313c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f06f 0201 	mvn.w	r2, #1
 8003134:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	f000 f908 	bl	800334c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	691b      	ldr	r3, [r3, #16]
 8003142:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003146:	2b80      	cmp	r3, #128	; 0x80
 8003148:	d10e      	bne.n	8003168 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003154:	2b80      	cmp	r3, #128	; 0x80
 8003156:	d107      	bne.n	8003168 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003160:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f000 fbdc 	bl	8003920 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	691b      	ldr	r3, [r3, #16]
 800316e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003172:	2b40      	cmp	r3, #64	; 0x40
 8003174:	d10e      	bne.n	8003194 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	68db      	ldr	r3, [r3, #12]
 800317c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003180:	2b40      	cmp	r3, #64	; 0x40
 8003182:	d107      	bne.n	8003194 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800318c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	f000 f8f7 	bl	8003382 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	691b      	ldr	r3, [r3, #16]
 800319a:	f003 0320 	and.w	r3, r3, #32
 800319e:	2b20      	cmp	r3, #32
 80031a0:	d10e      	bne.n	80031c0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	68db      	ldr	r3, [r3, #12]
 80031a8:	f003 0320 	and.w	r3, r3, #32
 80031ac:	2b20      	cmp	r3, #32
 80031ae:	d107      	bne.n	80031c0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f06f 0220 	mvn.w	r2, #32
 80031b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f000 fba7 	bl	800390e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80031c0:	bf00      	nop
 80031c2:	3708      	adds	r7, #8
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}

080031c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b086      	sub	sp, #24
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	60f8      	str	r0, [r7, #12]
 80031d0:	60b9      	str	r1, [r7, #8]
 80031d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031d4:	2300      	movs	r3, #0
 80031d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031de:	2b01      	cmp	r3, #1
 80031e0:	d101      	bne.n	80031e6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80031e2:	2302      	movs	r3, #2
 80031e4:	e0ae      	b.n	8003344 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2201      	movs	r2, #1
 80031ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2b0c      	cmp	r3, #12
 80031f2:	f200 809f 	bhi.w	8003334 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80031f6:	a201      	add	r2, pc, #4	; (adr r2, 80031fc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80031f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031fc:	08003231 	.word	0x08003231
 8003200:	08003335 	.word	0x08003335
 8003204:	08003335 	.word	0x08003335
 8003208:	08003335 	.word	0x08003335
 800320c:	08003271 	.word	0x08003271
 8003210:	08003335 	.word	0x08003335
 8003214:	08003335 	.word	0x08003335
 8003218:	08003335 	.word	0x08003335
 800321c:	080032b3 	.word	0x080032b3
 8003220:	08003335 	.word	0x08003335
 8003224:	08003335 	.word	0x08003335
 8003228:	08003335 	.word	0x08003335
 800322c:	080032f3 	.word	0x080032f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	68b9      	ldr	r1, [r7, #8]
 8003236:	4618      	mov	r0, r3
 8003238:	f000 f90e 	bl	8003458 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	699a      	ldr	r2, [r3, #24]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f042 0208 	orr.w	r2, r2, #8
 800324a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	699a      	ldr	r2, [r3, #24]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f022 0204 	bic.w	r2, r2, #4
 800325a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	6999      	ldr	r1, [r3, #24]
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	691a      	ldr	r2, [r3, #16]
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	430a      	orrs	r2, r1
 800326c:	619a      	str	r2, [r3, #24]
      break;
 800326e:	e064      	b.n	800333a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	68b9      	ldr	r1, [r7, #8]
 8003276:	4618      	mov	r0, r3
 8003278:	f000 f954 	bl	8003524 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	699a      	ldr	r2, [r3, #24]
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800328a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	699a      	ldr	r2, [r3, #24]
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800329a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	6999      	ldr	r1, [r3, #24]
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	691b      	ldr	r3, [r3, #16]
 80032a6:	021a      	lsls	r2, r3, #8
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	430a      	orrs	r2, r1
 80032ae:	619a      	str	r2, [r3, #24]
      break;
 80032b0:	e043      	b.n	800333a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	68b9      	ldr	r1, [r7, #8]
 80032b8:	4618      	mov	r0, r3
 80032ba:	f000 f99d 	bl	80035f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	69da      	ldr	r2, [r3, #28]
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f042 0208 	orr.w	r2, r2, #8
 80032cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	69da      	ldr	r2, [r3, #28]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f022 0204 	bic.w	r2, r2, #4
 80032dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	69d9      	ldr	r1, [r3, #28]
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	691a      	ldr	r2, [r3, #16]
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	430a      	orrs	r2, r1
 80032ee:	61da      	str	r2, [r3, #28]
      break;
 80032f0:	e023      	b.n	800333a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	68b9      	ldr	r1, [r7, #8]
 80032f8:	4618      	mov	r0, r3
 80032fa:	f000 f9e7 	bl	80036cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	69da      	ldr	r2, [r3, #28]
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800330c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	69da      	ldr	r2, [r3, #28]
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800331c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	69d9      	ldr	r1, [r3, #28]
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	691b      	ldr	r3, [r3, #16]
 8003328:	021a      	lsls	r2, r3, #8
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	430a      	orrs	r2, r1
 8003330:	61da      	str	r2, [r3, #28]
      break;
 8003332:	e002      	b.n	800333a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	75fb      	strb	r3, [r7, #23]
      break;
 8003338:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003342:	7dfb      	ldrb	r3, [r7, #23]
}
 8003344:	4618      	mov	r0, r3
 8003346:	3718      	adds	r7, #24
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}

0800334c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800334c:	b480      	push	{r7}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003354:	bf00      	nop
 8003356:	370c      	adds	r7, #12
 8003358:	46bd      	mov	sp, r7
 800335a:	bc80      	pop	{r7}
 800335c:	4770      	bx	lr

0800335e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800335e:	b480      	push	{r7}
 8003360:	b083      	sub	sp, #12
 8003362:	af00      	add	r7, sp, #0
 8003364:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003366:	bf00      	nop
 8003368:	370c      	adds	r7, #12
 800336a:	46bd      	mov	sp, r7
 800336c:	bc80      	pop	{r7}
 800336e:	4770      	bx	lr

08003370 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003370:	b480      	push	{r7}
 8003372:	b083      	sub	sp, #12
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003378:	bf00      	nop
 800337a:	370c      	adds	r7, #12
 800337c:	46bd      	mov	sp, r7
 800337e:	bc80      	pop	{r7}
 8003380:	4770      	bx	lr

08003382 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003382:	b480      	push	{r7}
 8003384:	b083      	sub	sp, #12
 8003386:	af00      	add	r7, sp, #0
 8003388:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800338a:	bf00      	nop
 800338c:	370c      	adds	r7, #12
 800338e:	46bd      	mov	sp, r7
 8003390:	bc80      	pop	{r7}
 8003392:	4770      	bx	lr

08003394 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003394:	b480      	push	{r7}
 8003396:	b085      	sub	sp, #20
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	4a29      	ldr	r2, [pc, #164]	; (800344c <TIM_Base_SetConfig+0xb8>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d00b      	beq.n	80033c4 <TIM_Base_SetConfig+0x30>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033b2:	d007      	beq.n	80033c4 <TIM_Base_SetConfig+0x30>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	4a26      	ldr	r2, [pc, #152]	; (8003450 <TIM_Base_SetConfig+0xbc>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d003      	beq.n	80033c4 <TIM_Base_SetConfig+0x30>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	4a25      	ldr	r2, [pc, #148]	; (8003454 <TIM_Base_SetConfig+0xc0>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d108      	bne.n	80033d6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	68fa      	ldr	r2, [r7, #12]
 80033d2:	4313      	orrs	r3, r2
 80033d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4a1c      	ldr	r2, [pc, #112]	; (800344c <TIM_Base_SetConfig+0xb8>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d00b      	beq.n	80033f6 <TIM_Base_SetConfig+0x62>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033e4:	d007      	beq.n	80033f6 <TIM_Base_SetConfig+0x62>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	4a19      	ldr	r2, [pc, #100]	; (8003450 <TIM_Base_SetConfig+0xbc>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d003      	beq.n	80033f6 <TIM_Base_SetConfig+0x62>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a18      	ldr	r2, [pc, #96]	; (8003454 <TIM_Base_SetConfig+0xc0>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d108      	bne.n	8003408 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	68db      	ldr	r3, [r3, #12]
 8003402:	68fa      	ldr	r2, [r7, #12]
 8003404:	4313      	orrs	r3, r2
 8003406:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	695b      	ldr	r3, [r3, #20]
 8003412:	4313      	orrs	r3, r2
 8003414:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	68fa      	ldr	r2, [r7, #12]
 800341a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	689a      	ldr	r2, [r3, #8]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	4a07      	ldr	r2, [pc, #28]	; (800344c <TIM_Base_SetConfig+0xb8>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d103      	bne.n	800343c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	691a      	ldr	r2, [r3, #16]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2201      	movs	r2, #1
 8003440:	615a      	str	r2, [r3, #20]
}
 8003442:	bf00      	nop
 8003444:	3714      	adds	r7, #20
 8003446:	46bd      	mov	sp, r7
 8003448:	bc80      	pop	{r7}
 800344a:	4770      	bx	lr
 800344c:	40012c00 	.word	0x40012c00
 8003450:	40000400 	.word	0x40000400
 8003454:	40000800 	.word	0x40000800

08003458 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003458:	b480      	push	{r7}
 800345a:	b087      	sub	sp, #28
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6a1b      	ldr	r3, [r3, #32]
 8003466:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6a1b      	ldr	r3, [r3, #32]
 800346c:	f023 0201 	bic.w	r2, r3, #1
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	699b      	ldr	r3, [r3, #24]
 800347e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003486:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f023 0303 	bic.w	r3, r3, #3
 800348e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	68fa      	ldr	r2, [r7, #12]
 8003496:	4313      	orrs	r3, r2
 8003498:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	f023 0302 	bic.w	r3, r3, #2
 80034a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	697a      	ldr	r2, [r7, #20]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	4a1c      	ldr	r2, [pc, #112]	; (8003520 <TIM_OC1_SetConfig+0xc8>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d10c      	bne.n	80034ce <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	f023 0308 	bic.w	r3, r3, #8
 80034ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	68db      	ldr	r3, [r3, #12]
 80034c0:	697a      	ldr	r2, [r7, #20]
 80034c2:	4313      	orrs	r3, r2
 80034c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	f023 0304 	bic.w	r3, r3, #4
 80034cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	4a13      	ldr	r2, [pc, #76]	; (8003520 <TIM_OC1_SetConfig+0xc8>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d111      	bne.n	80034fa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80034dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80034e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	695b      	ldr	r3, [r3, #20]
 80034ea:	693a      	ldr	r2, [r7, #16]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	699b      	ldr	r3, [r3, #24]
 80034f4:	693a      	ldr	r2, [r7, #16]
 80034f6:	4313      	orrs	r3, r2
 80034f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	693a      	ldr	r2, [r7, #16]
 80034fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	68fa      	ldr	r2, [r7, #12]
 8003504:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	685a      	ldr	r2, [r3, #4]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	697a      	ldr	r2, [r7, #20]
 8003512:	621a      	str	r2, [r3, #32]
}
 8003514:	bf00      	nop
 8003516:	371c      	adds	r7, #28
 8003518:	46bd      	mov	sp, r7
 800351a:	bc80      	pop	{r7}
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop
 8003520:	40012c00 	.word	0x40012c00

08003524 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003524:	b480      	push	{r7}
 8003526:	b087      	sub	sp, #28
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
 800352c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6a1b      	ldr	r3, [r3, #32]
 8003532:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6a1b      	ldr	r3, [r3, #32]
 8003538:	f023 0210 	bic.w	r2, r3, #16
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	699b      	ldr	r3, [r3, #24]
 800354a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003552:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800355a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	021b      	lsls	r3, r3, #8
 8003562:	68fa      	ldr	r2, [r7, #12]
 8003564:	4313      	orrs	r3, r2
 8003566:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	f023 0320 	bic.w	r3, r3, #32
 800356e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	011b      	lsls	r3, r3, #4
 8003576:	697a      	ldr	r2, [r7, #20]
 8003578:	4313      	orrs	r3, r2
 800357a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	4a1d      	ldr	r2, [pc, #116]	; (80035f4 <TIM_OC2_SetConfig+0xd0>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d10d      	bne.n	80035a0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800358a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	011b      	lsls	r3, r3, #4
 8003592:	697a      	ldr	r2, [r7, #20]
 8003594:	4313      	orrs	r3, r2
 8003596:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800359e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	4a14      	ldr	r2, [pc, #80]	; (80035f4 <TIM_OC2_SetConfig+0xd0>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d113      	bne.n	80035d0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80035ae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80035b6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	695b      	ldr	r3, [r3, #20]
 80035bc:	009b      	lsls	r3, r3, #2
 80035be:	693a      	ldr	r2, [r7, #16]
 80035c0:	4313      	orrs	r3, r2
 80035c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	699b      	ldr	r3, [r3, #24]
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	693a      	ldr	r2, [r7, #16]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	693a      	ldr	r2, [r7, #16]
 80035d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	68fa      	ldr	r2, [r7, #12]
 80035da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	685a      	ldr	r2, [r3, #4]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	697a      	ldr	r2, [r7, #20]
 80035e8:	621a      	str	r2, [r3, #32]
}
 80035ea:	bf00      	nop
 80035ec:	371c      	adds	r7, #28
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bc80      	pop	{r7}
 80035f2:	4770      	bx	lr
 80035f4:	40012c00 	.word	0x40012c00

080035f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b087      	sub	sp, #28
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
 8003600:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6a1b      	ldr	r3, [r3, #32]
 8003606:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6a1b      	ldr	r3, [r3, #32]
 800360c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	69db      	ldr	r3, [r3, #28]
 800361e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003626:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	f023 0303 	bic.w	r3, r3, #3
 800362e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	68fa      	ldr	r2, [r7, #12]
 8003636:	4313      	orrs	r3, r2
 8003638:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003640:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	021b      	lsls	r3, r3, #8
 8003648:	697a      	ldr	r2, [r7, #20]
 800364a:	4313      	orrs	r3, r2
 800364c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	4a1d      	ldr	r2, [pc, #116]	; (80036c8 <TIM_OC3_SetConfig+0xd0>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d10d      	bne.n	8003672 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800365c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	68db      	ldr	r3, [r3, #12]
 8003662:	021b      	lsls	r3, r3, #8
 8003664:	697a      	ldr	r2, [r7, #20]
 8003666:	4313      	orrs	r3, r2
 8003668:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003670:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	4a14      	ldr	r2, [pc, #80]	; (80036c8 <TIM_OC3_SetConfig+0xd0>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d113      	bne.n	80036a2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003680:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003688:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	695b      	ldr	r3, [r3, #20]
 800368e:	011b      	lsls	r3, r3, #4
 8003690:	693a      	ldr	r2, [r7, #16]
 8003692:	4313      	orrs	r3, r2
 8003694:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	699b      	ldr	r3, [r3, #24]
 800369a:	011b      	lsls	r3, r3, #4
 800369c:	693a      	ldr	r2, [r7, #16]
 800369e:	4313      	orrs	r3, r2
 80036a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	693a      	ldr	r2, [r7, #16]
 80036a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	68fa      	ldr	r2, [r7, #12]
 80036ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	685a      	ldr	r2, [r3, #4]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	697a      	ldr	r2, [r7, #20]
 80036ba:	621a      	str	r2, [r3, #32]
}
 80036bc:	bf00      	nop
 80036be:	371c      	adds	r7, #28
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bc80      	pop	{r7}
 80036c4:	4770      	bx	lr
 80036c6:	bf00      	nop
 80036c8:	40012c00 	.word	0x40012c00

080036cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b087      	sub	sp, #28
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
 80036d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6a1b      	ldr	r3, [r3, #32]
 80036da:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6a1b      	ldr	r3, [r3, #32]
 80036e0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	69db      	ldr	r3, [r3, #28]
 80036f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80036fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003702:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	021b      	lsls	r3, r3, #8
 800370a:	68fa      	ldr	r2, [r7, #12]
 800370c:	4313      	orrs	r3, r2
 800370e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003716:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	031b      	lsls	r3, r3, #12
 800371e:	693a      	ldr	r2, [r7, #16]
 8003720:	4313      	orrs	r3, r2
 8003722:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	4a0f      	ldr	r2, [pc, #60]	; (8003764 <TIM_OC4_SetConfig+0x98>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d109      	bne.n	8003740 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003732:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	695b      	ldr	r3, [r3, #20]
 8003738:	019b      	lsls	r3, r3, #6
 800373a:	697a      	ldr	r2, [r7, #20]
 800373c:	4313      	orrs	r3, r2
 800373e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	697a      	ldr	r2, [r7, #20]
 8003744:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	68fa      	ldr	r2, [r7, #12]
 800374a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	685a      	ldr	r2, [r3, #4]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	693a      	ldr	r2, [r7, #16]
 8003758:	621a      	str	r2, [r3, #32]
}
 800375a:	bf00      	nop
 800375c:	371c      	adds	r7, #28
 800375e:	46bd      	mov	sp, r7
 8003760:	bc80      	pop	{r7}
 8003762:	4770      	bx	lr
 8003764:	40012c00 	.word	0x40012c00

08003768 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003768:	b480      	push	{r7}
 800376a:	b087      	sub	sp, #28
 800376c:	af00      	add	r7, sp, #0
 800376e:	60f8      	str	r0, [r7, #12]
 8003770:	60b9      	str	r1, [r7, #8]
 8003772:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	f003 031f 	and.w	r3, r3, #31
 800377a:	2201      	movs	r2, #1
 800377c:	fa02 f303 	lsl.w	r3, r2, r3
 8003780:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	6a1a      	ldr	r2, [r3, #32]
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	43db      	mvns	r3, r3
 800378a:	401a      	ands	r2, r3
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	6a1a      	ldr	r2, [r3, #32]
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	f003 031f 	and.w	r3, r3, #31
 800379a:	6879      	ldr	r1, [r7, #4]
 800379c:	fa01 f303 	lsl.w	r3, r1, r3
 80037a0:	431a      	orrs	r2, r3
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	621a      	str	r2, [r3, #32]
}
 80037a6:	bf00      	nop
 80037a8:	371c      	adds	r7, #28
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bc80      	pop	{r7}
 80037ae:	4770      	bx	lr

080037b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b085      	sub	sp, #20
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
 80037b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d101      	bne.n	80037c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037c4:	2302      	movs	r3, #2
 80037c6:	e046      	b.n	8003856 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2201      	movs	r2, #1
 80037cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2202      	movs	r2, #2
 80037d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	68fa      	ldr	r2, [r7, #12]
 80037f6:	4313      	orrs	r3, r2
 80037f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	68fa      	ldr	r2, [r7, #12]
 8003800:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a16      	ldr	r2, [pc, #88]	; (8003860 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d00e      	beq.n	800382a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003814:	d009      	beq.n	800382a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a12      	ldr	r2, [pc, #72]	; (8003864 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d004      	beq.n	800382a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a10      	ldr	r2, [pc, #64]	; (8003868 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d10c      	bne.n	8003844 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003830:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	68ba      	ldr	r2, [r7, #8]
 8003838:	4313      	orrs	r3, r2
 800383a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	68ba      	ldr	r2, [r7, #8]
 8003842:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2200      	movs	r2, #0
 8003850:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003854:	2300      	movs	r3, #0
}
 8003856:	4618      	mov	r0, r3
 8003858:	3714      	adds	r7, #20
 800385a:	46bd      	mov	sp, r7
 800385c:	bc80      	pop	{r7}
 800385e:	4770      	bx	lr
 8003860:	40012c00 	.word	0x40012c00
 8003864:	40000400 	.word	0x40000400
 8003868:	40000800 	.word	0x40000800

0800386c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800386c:	b480      	push	{r7}
 800386e:	b085      	sub	sp, #20
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003876:	2300      	movs	r3, #0
 8003878:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003880:	2b01      	cmp	r3, #1
 8003882:	d101      	bne.n	8003888 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003884:	2302      	movs	r3, #2
 8003886:	e03d      	b.n	8003904 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2201      	movs	r2, #1
 800388c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	68db      	ldr	r3, [r3, #12]
 800389a:	4313      	orrs	r3, r2
 800389c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	4313      	orrs	r3, r2
 80038b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4313      	orrs	r3, r2
 80038c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	691b      	ldr	r3, [r3, #16]
 80038d2:	4313      	orrs	r3, r2
 80038d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	695b      	ldr	r3, [r3, #20]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	69db      	ldr	r3, [r3, #28]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	68fa      	ldr	r2, [r7, #12]
 80038f8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2200      	movs	r2, #0
 80038fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003902:	2300      	movs	r3, #0
}
 8003904:	4618      	mov	r0, r3
 8003906:	3714      	adds	r7, #20
 8003908:	46bd      	mov	sp, r7
 800390a:	bc80      	pop	{r7}
 800390c:	4770      	bx	lr

0800390e <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800390e:	b480      	push	{r7}
 8003910:	b083      	sub	sp, #12
 8003912:	af00      	add	r7, sp, #0
 8003914:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003916:	bf00      	nop
 8003918:	370c      	adds	r7, #12
 800391a:	46bd      	mov	sp, r7
 800391c:	bc80      	pop	{r7}
 800391e:	4770      	bx	lr

08003920 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003928:	bf00      	nop
 800392a:	370c      	adds	r7, #12
 800392c:	46bd      	mov	sp, r7
 800392e:	bc80      	pop	{r7}
 8003930:	4770      	bx	lr

08003932 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003932:	b580      	push	{r7, lr}
 8003934:	b082      	sub	sp, #8
 8003936:	af00      	add	r7, sp, #0
 8003938:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d101      	bne.n	8003944 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e042      	b.n	80039ca <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800394a:	b2db      	uxtb	r3, r3
 800394c:	2b00      	cmp	r3, #0
 800394e:	d106      	bne.n	800395e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003958:	6878      	ldr	r0, [r7, #4]
 800395a:	f7fd ffdd 	bl	8001918 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2224      	movs	r2, #36	; 0x24
 8003962:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	68da      	ldr	r2, [r3, #12]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003974:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	f000 fdc6 	bl	8004508 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	691a      	ldr	r2, [r3, #16]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800398a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	695a      	ldr	r2, [r3, #20]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800399a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	68da      	ldr	r2, [r3, #12]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80039aa:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2220      	movs	r2, #32
 80039b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2220      	movs	r2, #32
 80039be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2200      	movs	r2, #0
 80039c6:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3708      	adds	r7, #8
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}

080039d2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039d2:	b580      	push	{r7, lr}
 80039d4:	b08a      	sub	sp, #40	; 0x28
 80039d6:	af02      	add	r7, sp, #8
 80039d8:	60f8      	str	r0, [r7, #12]
 80039da:	60b9      	str	r1, [r7, #8]
 80039dc:	603b      	str	r3, [r7, #0]
 80039de:	4613      	mov	r3, r2
 80039e0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80039e2:	2300      	movs	r3, #0
 80039e4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80039ec:	b2db      	uxtb	r3, r3
 80039ee:	2b20      	cmp	r3, #32
 80039f0:	d16d      	bne.n	8003ace <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d002      	beq.n	80039fe <HAL_UART_Transmit+0x2c>
 80039f8:	88fb      	ldrh	r3, [r7, #6]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d101      	bne.n	8003a02 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e066      	b.n	8003ad0 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2200      	movs	r2, #0
 8003a06:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2221      	movs	r2, #33	; 0x21
 8003a0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a10:	f7fe f8f6 	bl	8001c00 <HAL_GetTick>
 8003a14:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	88fa      	ldrh	r2, [r7, #6]
 8003a1a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	88fa      	ldrh	r2, [r7, #6]
 8003a20:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a2a:	d108      	bne.n	8003a3e <HAL_UART_Transmit+0x6c>
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	691b      	ldr	r3, [r3, #16]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d104      	bne.n	8003a3e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003a34:	2300      	movs	r3, #0
 8003a36:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	61bb      	str	r3, [r7, #24]
 8003a3c:	e003      	b.n	8003a46 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a42:	2300      	movs	r3, #0
 8003a44:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003a46:	e02a      	b.n	8003a9e <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	9300      	str	r3, [sp, #0]
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	2180      	movs	r1, #128	; 0x80
 8003a52:	68f8      	ldr	r0, [r7, #12]
 8003a54:	f000 fb15 	bl	8004082 <UART_WaitOnFlagUntilTimeout>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d001      	beq.n	8003a62 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	e036      	b.n	8003ad0 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d10b      	bne.n	8003a80 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a68:	69bb      	ldr	r3, [r7, #24]
 8003a6a:	881b      	ldrh	r3, [r3, #0]
 8003a6c:	461a      	mov	r2, r3
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a76:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003a78:	69bb      	ldr	r3, [r7, #24]
 8003a7a:	3302      	adds	r3, #2
 8003a7c:	61bb      	str	r3, [r7, #24]
 8003a7e:	e007      	b.n	8003a90 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a80:	69fb      	ldr	r3, [r7, #28]
 8003a82:	781a      	ldrb	r2, [r3, #0]
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	3301      	adds	r3, #1
 8003a8e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003a94:	b29b      	uxth	r3, r3
 8003a96:	3b01      	subs	r3, #1
 8003a98:	b29a      	uxth	r2, r3
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003aa2:	b29b      	uxth	r3, r3
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d1cf      	bne.n	8003a48 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	9300      	str	r3, [sp, #0]
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	2140      	movs	r1, #64	; 0x40
 8003ab2:	68f8      	ldr	r0, [r7, #12]
 8003ab4:	f000 fae5 	bl	8004082 <UART_WaitOnFlagUntilTimeout>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d001      	beq.n	8003ac2 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8003abe:	2303      	movs	r3, #3
 8003ac0:	e006      	b.n	8003ad0 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2220      	movs	r2, #32
 8003ac6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003aca:	2300      	movs	r3, #0
 8003acc:	e000      	b.n	8003ad0 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003ace:	2302      	movs	r3, #2
  }
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3720      	adds	r7, #32
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}

08003ad8 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	60f8      	str	r0, [r7, #12]
 8003ae0:	60b9      	str	r1, [r7, #8]
 8003ae2:	4613      	mov	r3, r2
 8003ae4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	2b20      	cmp	r3, #32
 8003af0:	d112      	bne.n	8003b18 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d002      	beq.n	8003afe <HAL_UART_Receive_IT+0x26>
 8003af8:	88fb      	ldrh	r3, [r7, #6]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d101      	bne.n	8003b02 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e00b      	b.n	8003b1a <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2200      	movs	r2, #0
 8003b06:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003b08:	88fb      	ldrh	r3, [r7, #6]
 8003b0a:	461a      	mov	r2, r3
 8003b0c:	68b9      	ldr	r1, [r7, #8]
 8003b0e:	68f8      	ldr	r0, [r7, #12]
 8003b10:	f000 fb25 	bl	800415e <UART_Start_Receive_IT>
 8003b14:	4603      	mov	r3, r0
 8003b16:	e000      	b.n	8003b1a <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003b18:	2302      	movs	r3, #2
  }
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3710      	adds	r7, #16
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}
	...

08003b24 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b0ba      	sub	sp, #232	; 0xe8
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	68db      	ldr	r3, [r3, #12]
 8003b3c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	695b      	ldr	r3, [r3, #20]
 8003b46:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003b50:	2300      	movs	r3, #0
 8003b52:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003b56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b5a:	f003 030f 	and.w	r3, r3, #15
 8003b5e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003b62:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d10f      	bne.n	8003b8a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b6e:	f003 0320 	and.w	r3, r3, #32
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d009      	beq.n	8003b8a <HAL_UART_IRQHandler+0x66>
 8003b76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b7a:	f003 0320 	and.w	r3, r3, #32
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d003      	beq.n	8003b8a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003b82:	6878      	ldr	r0, [r7, #4]
 8003b84:	f000 fc01 	bl	800438a <UART_Receive_IT>
      return;
 8003b88:	e25b      	b.n	8004042 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003b8a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	f000 80de 	beq.w	8003d50 <HAL_UART_IRQHandler+0x22c>
 8003b94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003b98:	f003 0301 	and.w	r3, r3, #1
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d106      	bne.n	8003bae <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003ba0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ba4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	f000 80d1 	beq.w	8003d50 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003bae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bb2:	f003 0301 	and.w	r3, r3, #1
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d00b      	beq.n	8003bd2 <HAL_UART_IRQHandler+0xae>
 8003bba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003bbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d005      	beq.n	8003bd2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bca:	f043 0201 	orr.w	r2, r3, #1
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003bd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bd6:	f003 0304 	and.w	r3, r3, #4
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d00b      	beq.n	8003bf6 <HAL_UART_IRQHandler+0xd2>
 8003bde:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003be2:	f003 0301 	and.w	r3, r3, #1
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d005      	beq.n	8003bf6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bee:	f043 0202 	orr.w	r2, r3, #2
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003bf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bfa:	f003 0302 	and.w	r3, r3, #2
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d00b      	beq.n	8003c1a <HAL_UART_IRQHandler+0xf6>
 8003c02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c06:	f003 0301 	and.w	r3, r3, #1
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d005      	beq.n	8003c1a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c12:	f043 0204 	orr.w	r2, r3, #4
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003c1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c1e:	f003 0308 	and.w	r3, r3, #8
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d011      	beq.n	8003c4a <HAL_UART_IRQHandler+0x126>
 8003c26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c2a:	f003 0320 	and.w	r3, r3, #32
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d105      	bne.n	8003c3e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003c32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c36:	f003 0301 	and.w	r3, r3, #1
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d005      	beq.n	8003c4a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c42:	f043 0208 	orr.w	r2, r3, #8
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	f000 81f2 	beq.w	8004038 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003c54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c58:	f003 0320 	and.w	r3, r3, #32
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d008      	beq.n	8003c72 <HAL_UART_IRQHandler+0x14e>
 8003c60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c64:	f003 0320 	and.w	r3, r3, #32
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d002      	beq.n	8003c72 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003c6c:	6878      	ldr	r0, [r7, #4]
 8003c6e:	f000 fb8c 	bl	800438a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	695b      	ldr	r3, [r3, #20]
 8003c78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	bf14      	ite	ne
 8003c80:	2301      	movne	r3, #1
 8003c82:	2300      	moveq	r3, #0
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c8e:	f003 0308 	and.w	r3, r3, #8
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d103      	bne.n	8003c9e <HAL_UART_IRQHandler+0x17a>
 8003c96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d04f      	beq.n	8003d3e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f000 fa96 	bl	80041d0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	695b      	ldr	r3, [r3, #20]
 8003caa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d041      	beq.n	8003d36 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	3314      	adds	r3, #20
 8003cb8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cbc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003cc0:	e853 3f00 	ldrex	r3, [r3]
 8003cc4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003cc8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003ccc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003cd0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	3314      	adds	r3, #20
 8003cda:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003cde:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003ce2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ce6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003cea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003cee:	e841 2300 	strex	r3, r2, [r1]
 8003cf2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003cf6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d1d9      	bne.n	8003cb2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d013      	beq.n	8003d2e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d0a:	4a7e      	ldr	r2, [pc, #504]	; (8003f04 <HAL_UART_IRQHandler+0x3e0>)
 8003d0c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d12:	4618      	mov	r0, r3
 8003d14:	f7fe f8ea 	bl	8001eec <HAL_DMA_Abort_IT>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d016      	beq.n	8003d4c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d24:	687a      	ldr	r2, [r7, #4]
 8003d26:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003d28:	4610      	mov	r0, r2
 8003d2a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d2c:	e00e      	b.n	8003d4c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f000 f993 	bl	800405a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d34:	e00a      	b.n	8003d4c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	f000 f98f 	bl	800405a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d3c:	e006      	b.n	8003d4c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f000 f98b 	bl	800405a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8003d4a:	e175      	b.n	8004038 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d4c:	bf00      	nop
    return;
 8003d4e:	e173      	b.n	8004038 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	f040 814f 	bne.w	8003ff8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003d5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d5e:	f003 0310 	and.w	r3, r3, #16
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	f000 8148 	beq.w	8003ff8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003d68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d6c:	f003 0310 	and.w	r3, r3, #16
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	f000 8141 	beq.w	8003ff8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003d76:	2300      	movs	r3, #0
 8003d78:	60bb      	str	r3, [r7, #8]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	60bb      	str	r3, [r7, #8]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	60bb      	str	r3, [r7, #8]
 8003d8a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	695b      	ldr	r3, [r3, #20]
 8003d92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	f000 80b6 	beq.w	8003f08 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003da8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	f000 8145 	beq.w	800403c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003db6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003dba:	429a      	cmp	r2, r3
 8003dbc:	f080 813e 	bcs.w	800403c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003dc6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dcc:	699b      	ldr	r3, [r3, #24]
 8003dce:	2b20      	cmp	r3, #32
 8003dd0:	f000 8088 	beq.w	8003ee4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	330c      	adds	r3, #12
 8003dda:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dde:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003de2:	e853 3f00 	ldrex	r3, [r3]
 8003de6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003dea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003dee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003df2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	330c      	adds	r3, #12
 8003dfc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003e00:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003e04:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e08:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003e0c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003e10:	e841 2300 	strex	r3, r2, [r1]
 8003e14:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003e18:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d1d9      	bne.n	8003dd4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	3314      	adds	r3, #20
 8003e26:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e28:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e2a:	e853 3f00 	ldrex	r3, [r3]
 8003e2e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003e30:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003e32:	f023 0301 	bic.w	r3, r3, #1
 8003e36:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	3314      	adds	r3, #20
 8003e40:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003e44:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003e48:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e4a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003e4c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003e50:	e841 2300 	strex	r3, r2, [r1]
 8003e54:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003e56:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d1e1      	bne.n	8003e20 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	3314      	adds	r3, #20
 8003e62:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e64:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003e66:	e853 3f00 	ldrex	r3, [r3]
 8003e6a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003e6c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e6e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e72:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	3314      	adds	r3, #20
 8003e7c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003e80:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003e82:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e84:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003e86:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003e88:	e841 2300 	strex	r3, r2, [r1]
 8003e8c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003e8e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d1e3      	bne.n	8003e5c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2220      	movs	r2, #32
 8003e98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	330c      	adds	r3, #12
 8003ea8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eaa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003eac:	e853 3f00 	ldrex	r3, [r3]
 8003eb0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003eb2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003eb4:	f023 0310 	bic.w	r3, r3, #16
 8003eb8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	330c      	adds	r3, #12
 8003ec2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003ec6:	65ba      	str	r2, [r7, #88]	; 0x58
 8003ec8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eca:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003ecc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003ece:	e841 2300 	strex	r3, r2, [r1]
 8003ed2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003ed4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d1e3      	bne.n	8003ea2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f7fd ffc9 	bl	8001e76 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2202      	movs	r2, #2
 8003ee8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	b29b      	uxth	r3, r3
 8003ef8:	4619      	mov	r1, r3
 8003efa:	6878      	ldr	r0, [r7, #4]
 8003efc:	f000 f8b6 	bl	800406c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003f00:	e09c      	b.n	800403c <HAL_UART_IRQHandler+0x518>
 8003f02:	bf00      	nop
 8003f04:	08004295 	.word	0x08004295
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003f10:	b29b      	uxth	r3, r3
 8003f12:	1ad3      	subs	r3, r2, r3
 8003f14:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003f1c:	b29b      	uxth	r3, r3
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	f000 808e 	beq.w	8004040 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003f24:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	f000 8089 	beq.w	8004040 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	330c      	adds	r3, #12
 8003f34:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f38:	e853 3f00 	ldrex	r3, [r3]
 8003f3c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003f3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f40:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003f44:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	330c      	adds	r3, #12
 8003f4e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003f52:	647a      	str	r2, [r7, #68]	; 0x44
 8003f54:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f56:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003f58:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003f5a:	e841 2300 	strex	r3, r2, [r1]
 8003f5e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003f60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d1e3      	bne.n	8003f2e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	3314      	adds	r3, #20
 8003f6c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f70:	e853 3f00 	ldrex	r3, [r3]
 8003f74:	623b      	str	r3, [r7, #32]
   return(result);
 8003f76:	6a3b      	ldr	r3, [r7, #32]
 8003f78:	f023 0301 	bic.w	r3, r3, #1
 8003f7c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	3314      	adds	r3, #20
 8003f86:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003f8a:	633a      	str	r2, [r7, #48]	; 0x30
 8003f8c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f8e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003f90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f92:	e841 2300 	strex	r3, r2, [r1]
 8003f96:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d1e3      	bne.n	8003f66 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2220      	movs	r2, #32
 8003fa2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	330c      	adds	r3, #12
 8003fb2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	e853 3f00 	ldrex	r3, [r3]
 8003fba:	60fb      	str	r3, [r7, #12]
   return(result);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f023 0310 	bic.w	r3, r3, #16
 8003fc2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	330c      	adds	r3, #12
 8003fcc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003fd0:	61fa      	str	r2, [r7, #28]
 8003fd2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fd4:	69b9      	ldr	r1, [r7, #24]
 8003fd6:	69fa      	ldr	r2, [r7, #28]
 8003fd8:	e841 2300 	strex	r3, r2, [r1]
 8003fdc:	617b      	str	r3, [r7, #20]
   return(result);
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d1e3      	bne.n	8003fac <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2202      	movs	r2, #2
 8003fe8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003fea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003fee:	4619      	mov	r1, r3
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	f000 f83b 	bl	800406c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003ff6:	e023      	b.n	8004040 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003ff8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ffc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004000:	2b00      	cmp	r3, #0
 8004002:	d009      	beq.n	8004018 <HAL_UART_IRQHandler+0x4f4>
 8004004:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004008:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800400c:	2b00      	cmp	r3, #0
 800400e:	d003      	beq.n	8004018 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	f000 f953 	bl	80042bc <UART_Transmit_IT>
    return;
 8004016:	e014      	b.n	8004042 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004018:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800401c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004020:	2b00      	cmp	r3, #0
 8004022:	d00e      	beq.n	8004042 <HAL_UART_IRQHandler+0x51e>
 8004024:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004028:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800402c:	2b00      	cmp	r3, #0
 800402e:	d008      	beq.n	8004042 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004030:	6878      	ldr	r0, [r7, #4]
 8004032:	f000 f992 	bl	800435a <UART_EndTransmit_IT>
    return;
 8004036:	e004      	b.n	8004042 <HAL_UART_IRQHandler+0x51e>
    return;
 8004038:	bf00      	nop
 800403a:	e002      	b.n	8004042 <HAL_UART_IRQHandler+0x51e>
      return;
 800403c:	bf00      	nop
 800403e:	e000      	b.n	8004042 <HAL_UART_IRQHandler+0x51e>
      return;
 8004040:	bf00      	nop
  }
}
 8004042:	37e8      	adds	r7, #232	; 0xe8
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}

08004048 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004048:	b480      	push	{r7}
 800404a:	b083      	sub	sp, #12
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004050:	bf00      	nop
 8004052:	370c      	adds	r7, #12
 8004054:	46bd      	mov	sp, r7
 8004056:	bc80      	pop	{r7}
 8004058:	4770      	bx	lr

0800405a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800405a:	b480      	push	{r7}
 800405c:	b083      	sub	sp, #12
 800405e:	af00      	add	r7, sp, #0
 8004060:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004062:	bf00      	nop
 8004064:	370c      	adds	r7, #12
 8004066:	46bd      	mov	sp, r7
 8004068:	bc80      	pop	{r7}
 800406a:	4770      	bx	lr

0800406c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800406c:	b480      	push	{r7}
 800406e:	b083      	sub	sp, #12
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
 8004074:	460b      	mov	r3, r1
 8004076:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004078:	bf00      	nop
 800407a:	370c      	adds	r7, #12
 800407c:	46bd      	mov	sp, r7
 800407e:	bc80      	pop	{r7}
 8004080:	4770      	bx	lr

08004082 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004082:	b580      	push	{r7, lr}
 8004084:	b090      	sub	sp, #64	; 0x40
 8004086:	af00      	add	r7, sp, #0
 8004088:	60f8      	str	r0, [r7, #12]
 800408a:	60b9      	str	r1, [r7, #8]
 800408c:	603b      	str	r3, [r7, #0]
 800408e:	4613      	mov	r3, r2
 8004090:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004092:	e050      	b.n	8004136 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004094:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800409a:	d04c      	beq.n	8004136 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800409c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d007      	beq.n	80040b2 <UART_WaitOnFlagUntilTimeout+0x30>
 80040a2:	f7fd fdad 	bl	8001c00 <HAL_GetTick>
 80040a6:	4602      	mov	r2, r0
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	1ad3      	subs	r3, r2, r3
 80040ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d241      	bcs.n	8004136 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	330c      	adds	r3, #12
 80040b8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040bc:	e853 3f00 	ldrex	r3, [r3]
 80040c0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80040c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80040c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	330c      	adds	r3, #12
 80040d0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80040d2:	637a      	str	r2, [r7, #52]	; 0x34
 80040d4:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040d6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80040d8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80040da:	e841 2300 	strex	r3, r2, [r1]
 80040de:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80040e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d1e5      	bne.n	80040b2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	3314      	adds	r3, #20
 80040ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	e853 3f00 	ldrex	r3, [r3]
 80040f4:	613b      	str	r3, [r7, #16]
   return(result);
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	f023 0301 	bic.w	r3, r3, #1
 80040fc:	63bb      	str	r3, [r7, #56]	; 0x38
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	3314      	adds	r3, #20
 8004104:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004106:	623a      	str	r2, [r7, #32]
 8004108:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800410a:	69f9      	ldr	r1, [r7, #28]
 800410c:	6a3a      	ldr	r2, [r7, #32]
 800410e:	e841 2300 	strex	r3, r2, [r1]
 8004112:	61bb      	str	r3, [r7, #24]
   return(result);
 8004114:	69bb      	ldr	r3, [r7, #24]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d1e5      	bne.n	80040e6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2220      	movs	r2, #32
 800411e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2220      	movs	r2, #32
 8004126:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2200      	movs	r2, #0
 800412e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8004132:	2303      	movs	r3, #3
 8004134:	e00f      	b.n	8004156 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	4013      	ands	r3, r2
 8004140:	68ba      	ldr	r2, [r7, #8]
 8004142:	429a      	cmp	r2, r3
 8004144:	bf0c      	ite	eq
 8004146:	2301      	moveq	r3, #1
 8004148:	2300      	movne	r3, #0
 800414a:	b2db      	uxtb	r3, r3
 800414c:	461a      	mov	r2, r3
 800414e:	79fb      	ldrb	r3, [r7, #7]
 8004150:	429a      	cmp	r2, r3
 8004152:	d09f      	beq.n	8004094 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004154:	2300      	movs	r3, #0
}
 8004156:	4618      	mov	r0, r3
 8004158:	3740      	adds	r7, #64	; 0x40
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}

0800415e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800415e:	b480      	push	{r7}
 8004160:	b085      	sub	sp, #20
 8004162:	af00      	add	r7, sp, #0
 8004164:	60f8      	str	r0, [r7, #12]
 8004166:	60b9      	str	r1, [r7, #8]
 8004168:	4613      	mov	r3, r2
 800416a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	68ba      	ldr	r2, [r7, #8]
 8004170:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	88fa      	ldrh	r2, [r7, #6]
 8004176:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	88fa      	ldrh	r2, [r7, #6]
 800417c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2200      	movs	r2, #0
 8004182:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2222      	movs	r2, #34	; 0x22
 8004188:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	691b      	ldr	r3, [r3, #16]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d007      	beq.n	80041a4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	68da      	ldr	r2, [r3, #12]
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041a2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	695a      	ldr	r2, [r3, #20]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f042 0201 	orr.w	r2, r2, #1
 80041b2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	68da      	ldr	r2, [r3, #12]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f042 0220 	orr.w	r2, r2, #32
 80041c2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80041c4:	2300      	movs	r3, #0
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	3714      	adds	r7, #20
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bc80      	pop	{r7}
 80041ce:	4770      	bx	lr

080041d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b095      	sub	sp, #84	; 0x54
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	330c      	adds	r3, #12
 80041de:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041e2:	e853 3f00 	ldrex	r3, [r3]
 80041e6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80041e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ea:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80041ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	330c      	adds	r3, #12
 80041f6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80041f8:	643a      	str	r2, [r7, #64]	; 0x40
 80041fa:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041fc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80041fe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004200:	e841 2300 	strex	r3, r2, [r1]
 8004204:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004208:	2b00      	cmp	r3, #0
 800420a:	d1e5      	bne.n	80041d8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	3314      	adds	r3, #20
 8004212:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004214:	6a3b      	ldr	r3, [r7, #32]
 8004216:	e853 3f00 	ldrex	r3, [r3]
 800421a:	61fb      	str	r3, [r7, #28]
   return(result);
 800421c:	69fb      	ldr	r3, [r7, #28]
 800421e:	f023 0301 	bic.w	r3, r3, #1
 8004222:	64bb      	str	r3, [r7, #72]	; 0x48
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	3314      	adds	r3, #20
 800422a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800422c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800422e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004230:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004232:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004234:	e841 2300 	strex	r3, r2, [r1]
 8004238:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800423a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800423c:	2b00      	cmp	r3, #0
 800423e:	d1e5      	bne.n	800420c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004244:	2b01      	cmp	r3, #1
 8004246:	d119      	bne.n	800427c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	330c      	adds	r3, #12
 800424e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	e853 3f00 	ldrex	r3, [r3]
 8004256:	60bb      	str	r3, [r7, #8]
   return(result);
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	f023 0310 	bic.w	r3, r3, #16
 800425e:	647b      	str	r3, [r7, #68]	; 0x44
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	330c      	adds	r3, #12
 8004266:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004268:	61ba      	str	r2, [r7, #24]
 800426a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800426c:	6979      	ldr	r1, [r7, #20]
 800426e:	69ba      	ldr	r2, [r7, #24]
 8004270:	e841 2300 	strex	r3, r2, [r1]
 8004274:	613b      	str	r3, [r7, #16]
   return(result);
 8004276:	693b      	ldr	r3, [r7, #16]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d1e5      	bne.n	8004248 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2220      	movs	r2, #32
 8004280:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2200      	movs	r2, #0
 8004288:	631a      	str	r2, [r3, #48]	; 0x30
}
 800428a:	bf00      	nop
 800428c:	3754      	adds	r7, #84	; 0x54
 800428e:	46bd      	mov	sp, r7
 8004290:	bc80      	pop	{r7}
 8004292:	4770      	bx	lr

08004294 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b084      	sub	sp, #16
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2200      	movs	r2, #0
 80042a6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2200      	movs	r2, #0
 80042ac:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80042ae:	68f8      	ldr	r0, [r7, #12]
 80042b0:	f7ff fed3 	bl	800405a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80042b4:	bf00      	nop
 80042b6:	3710      	adds	r7, #16
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}

080042bc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80042bc:	b480      	push	{r7}
 80042be:	b085      	sub	sp, #20
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	2b21      	cmp	r3, #33	; 0x21
 80042ce:	d13e      	bne.n	800434e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042d8:	d114      	bne.n	8004304 <UART_Transmit_IT+0x48>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	691b      	ldr	r3, [r3, #16]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d110      	bne.n	8004304 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6a1b      	ldr	r3, [r3, #32]
 80042e6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	881b      	ldrh	r3, [r3, #0]
 80042ec:	461a      	mov	r2, r3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80042f6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6a1b      	ldr	r3, [r3, #32]
 80042fc:	1c9a      	adds	r2, r3, #2
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	621a      	str	r2, [r3, #32]
 8004302:	e008      	b.n	8004316 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6a1b      	ldr	r3, [r3, #32]
 8004308:	1c59      	adds	r1, r3, #1
 800430a:	687a      	ldr	r2, [r7, #4]
 800430c:	6211      	str	r1, [r2, #32]
 800430e:	781a      	ldrb	r2, [r3, #0]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800431a:	b29b      	uxth	r3, r3
 800431c:	3b01      	subs	r3, #1
 800431e:	b29b      	uxth	r3, r3
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	4619      	mov	r1, r3
 8004324:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004326:	2b00      	cmp	r3, #0
 8004328:	d10f      	bne.n	800434a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	68da      	ldr	r2, [r3, #12]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004338:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	68da      	ldr	r2, [r3, #12]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004348:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800434a:	2300      	movs	r3, #0
 800434c:	e000      	b.n	8004350 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800434e:	2302      	movs	r3, #2
  }
}
 8004350:	4618      	mov	r0, r3
 8004352:	3714      	adds	r7, #20
 8004354:	46bd      	mov	sp, r7
 8004356:	bc80      	pop	{r7}
 8004358:	4770      	bx	lr

0800435a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800435a:	b580      	push	{r7, lr}
 800435c:	b082      	sub	sp, #8
 800435e:	af00      	add	r7, sp, #0
 8004360:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	68da      	ldr	r2, [r3, #12]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004370:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2220      	movs	r2, #32
 8004376:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f7ff fe64 	bl	8004048 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004380:	2300      	movs	r3, #0
}
 8004382:	4618      	mov	r0, r3
 8004384:	3708      	adds	r7, #8
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}

0800438a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800438a:	b580      	push	{r7, lr}
 800438c:	b08c      	sub	sp, #48	; 0x30
 800438e:	af00      	add	r7, sp, #0
 8004390:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004398:	b2db      	uxtb	r3, r3
 800439a:	2b22      	cmp	r3, #34	; 0x22
 800439c:	f040 80ae 	bne.w	80044fc <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043a8:	d117      	bne.n	80043da <UART_Receive_IT+0x50>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	691b      	ldr	r3, [r3, #16]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d113      	bne.n	80043da <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80043b2:	2300      	movs	r3, #0
 80043b4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043ba:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	b29b      	uxth	r3, r3
 80043c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043c8:	b29a      	uxth	r2, r3
 80043ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043cc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043d2:	1c9a      	adds	r2, r3, #2
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	629a      	str	r2, [r3, #40]	; 0x28
 80043d8:	e026      	b.n	8004428 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043de:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80043e0:	2300      	movs	r3, #0
 80043e2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043ec:	d007      	beq.n	80043fe <UART_Receive_IT+0x74>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d10a      	bne.n	800440c <UART_Receive_IT+0x82>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	691b      	ldr	r3, [r3, #16]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d106      	bne.n	800440c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	b2da      	uxtb	r2, r3
 8004406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004408:	701a      	strb	r2, [r3, #0]
 800440a:	e008      	b.n	800441e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	b2db      	uxtb	r3, r3
 8004414:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004418:	b2da      	uxtb	r2, r3
 800441a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800441c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004422:	1c5a      	adds	r2, r3, #1
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800442c:	b29b      	uxth	r3, r3
 800442e:	3b01      	subs	r3, #1
 8004430:	b29b      	uxth	r3, r3
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	4619      	mov	r1, r3
 8004436:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004438:	2b00      	cmp	r3, #0
 800443a:	d15d      	bne.n	80044f8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	68da      	ldr	r2, [r3, #12]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f022 0220 	bic.w	r2, r2, #32
 800444a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	68da      	ldr	r2, [r3, #12]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800445a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	695a      	ldr	r2, [r3, #20]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f022 0201 	bic.w	r2, r2, #1
 800446a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2220      	movs	r2, #32
 8004470:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2200      	movs	r2, #0
 8004478:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800447e:	2b01      	cmp	r3, #1
 8004480:	d135      	bne.n	80044ee <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2200      	movs	r2, #0
 8004486:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	330c      	adds	r3, #12
 800448e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	e853 3f00 	ldrex	r3, [r3]
 8004496:	613b      	str	r3, [r7, #16]
   return(result);
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	f023 0310 	bic.w	r3, r3, #16
 800449e:	627b      	str	r3, [r7, #36]	; 0x24
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	330c      	adds	r3, #12
 80044a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044a8:	623a      	str	r2, [r7, #32]
 80044aa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ac:	69f9      	ldr	r1, [r7, #28]
 80044ae:	6a3a      	ldr	r2, [r7, #32]
 80044b0:	e841 2300 	strex	r3, r2, [r1]
 80044b4:	61bb      	str	r3, [r7, #24]
   return(result);
 80044b6:	69bb      	ldr	r3, [r7, #24]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d1e5      	bne.n	8004488 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f003 0310 	and.w	r3, r3, #16
 80044c6:	2b10      	cmp	r3, #16
 80044c8:	d10a      	bne.n	80044e0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80044ca:	2300      	movs	r3, #0
 80044cc:	60fb      	str	r3, [r7, #12]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	60fb      	str	r3, [r7, #12]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	60fb      	str	r3, [r7, #12]
 80044de:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80044e4:	4619      	mov	r1, r3
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f7ff fdc0 	bl	800406c <HAL_UARTEx_RxEventCallback>
 80044ec:	e002      	b.n	80044f4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	f7fc fc20 	bl	8000d34 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80044f4:	2300      	movs	r3, #0
 80044f6:	e002      	b.n	80044fe <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80044f8:	2300      	movs	r3, #0
 80044fa:	e000      	b.n	80044fe <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80044fc:	2302      	movs	r3, #2
  }
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3730      	adds	r7, #48	; 0x30
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}
	...

08004508 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	691b      	ldr	r3, [r3, #16]
 8004516:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	68da      	ldr	r2, [r3, #12]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	430a      	orrs	r2, r1
 8004524:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	689a      	ldr	r2, [r3, #8]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	691b      	ldr	r3, [r3, #16]
 800452e:	431a      	orrs	r2, r3
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	695b      	ldr	r3, [r3, #20]
 8004534:	4313      	orrs	r3, r2
 8004536:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004542:	f023 030c 	bic.w	r3, r3, #12
 8004546:	687a      	ldr	r2, [r7, #4]
 8004548:	6812      	ldr	r2, [r2, #0]
 800454a:	68b9      	ldr	r1, [r7, #8]
 800454c:	430b      	orrs	r3, r1
 800454e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	695b      	ldr	r3, [r3, #20]
 8004556:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	699a      	ldr	r2, [r3, #24]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	430a      	orrs	r2, r1
 8004564:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a2c      	ldr	r2, [pc, #176]	; (800461c <UART_SetConfig+0x114>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d103      	bne.n	8004578 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004570:	f7fe faae 	bl	8002ad0 <HAL_RCC_GetPCLK2Freq>
 8004574:	60f8      	str	r0, [r7, #12]
 8004576:	e002      	b.n	800457e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004578:	f7fe fa96 	bl	8002aa8 <HAL_RCC_GetPCLK1Freq>
 800457c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800457e:	68fa      	ldr	r2, [r7, #12]
 8004580:	4613      	mov	r3, r2
 8004582:	009b      	lsls	r3, r3, #2
 8004584:	4413      	add	r3, r2
 8004586:	009a      	lsls	r2, r3, #2
 8004588:	441a      	add	r2, r3
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	009b      	lsls	r3, r3, #2
 8004590:	fbb2 f3f3 	udiv	r3, r2, r3
 8004594:	4a22      	ldr	r2, [pc, #136]	; (8004620 <UART_SetConfig+0x118>)
 8004596:	fba2 2303 	umull	r2, r3, r2, r3
 800459a:	095b      	lsrs	r3, r3, #5
 800459c:	0119      	lsls	r1, r3, #4
 800459e:	68fa      	ldr	r2, [r7, #12]
 80045a0:	4613      	mov	r3, r2
 80045a2:	009b      	lsls	r3, r3, #2
 80045a4:	4413      	add	r3, r2
 80045a6:	009a      	lsls	r2, r3, #2
 80045a8:	441a      	add	r2, r3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80045b4:	4b1a      	ldr	r3, [pc, #104]	; (8004620 <UART_SetConfig+0x118>)
 80045b6:	fba3 0302 	umull	r0, r3, r3, r2
 80045ba:	095b      	lsrs	r3, r3, #5
 80045bc:	2064      	movs	r0, #100	; 0x64
 80045be:	fb00 f303 	mul.w	r3, r0, r3
 80045c2:	1ad3      	subs	r3, r2, r3
 80045c4:	011b      	lsls	r3, r3, #4
 80045c6:	3332      	adds	r3, #50	; 0x32
 80045c8:	4a15      	ldr	r2, [pc, #84]	; (8004620 <UART_SetConfig+0x118>)
 80045ca:	fba2 2303 	umull	r2, r3, r2, r3
 80045ce:	095b      	lsrs	r3, r3, #5
 80045d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80045d4:	4419      	add	r1, r3
 80045d6:	68fa      	ldr	r2, [r7, #12]
 80045d8:	4613      	mov	r3, r2
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	4413      	add	r3, r2
 80045de:	009a      	lsls	r2, r3, #2
 80045e0:	441a      	add	r2, r3
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80045ec:	4b0c      	ldr	r3, [pc, #48]	; (8004620 <UART_SetConfig+0x118>)
 80045ee:	fba3 0302 	umull	r0, r3, r3, r2
 80045f2:	095b      	lsrs	r3, r3, #5
 80045f4:	2064      	movs	r0, #100	; 0x64
 80045f6:	fb00 f303 	mul.w	r3, r0, r3
 80045fa:	1ad3      	subs	r3, r2, r3
 80045fc:	011b      	lsls	r3, r3, #4
 80045fe:	3332      	adds	r3, #50	; 0x32
 8004600:	4a07      	ldr	r2, [pc, #28]	; (8004620 <UART_SetConfig+0x118>)
 8004602:	fba2 2303 	umull	r2, r3, r2, r3
 8004606:	095b      	lsrs	r3, r3, #5
 8004608:	f003 020f 	and.w	r2, r3, #15
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	440a      	add	r2, r1
 8004612:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004614:	bf00      	nop
 8004616:	3710      	adds	r7, #16
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}
 800461c:	40013800 	.word	0x40013800
 8004620:	51eb851f 	.word	0x51eb851f

08004624 <atoi>:
 8004624:	220a      	movs	r2, #10
 8004626:	2100      	movs	r1, #0
 8004628:	f000 b87e 	b.w	8004728 <strtol>

0800462c <_strtol_l.constprop.0>:
 800462c:	2b01      	cmp	r3, #1
 800462e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004632:	4686      	mov	lr, r0
 8004634:	4690      	mov	r8, r2
 8004636:	d001      	beq.n	800463c <_strtol_l.constprop.0+0x10>
 8004638:	2b24      	cmp	r3, #36	; 0x24
 800463a:	d906      	bls.n	800464a <_strtol_l.constprop.0+0x1e>
 800463c:	f000 f8d2 	bl	80047e4 <__errno>
 8004640:	2316      	movs	r3, #22
 8004642:	6003      	str	r3, [r0, #0]
 8004644:	2000      	movs	r0, #0
 8004646:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800464a:	460d      	mov	r5, r1
 800464c:	4835      	ldr	r0, [pc, #212]	; (8004724 <_strtol_l.constprop.0+0xf8>)
 800464e:	462a      	mov	r2, r5
 8004650:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004654:	5d06      	ldrb	r6, [r0, r4]
 8004656:	f016 0608 	ands.w	r6, r6, #8
 800465a:	d1f8      	bne.n	800464e <_strtol_l.constprop.0+0x22>
 800465c:	2c2d      	cmp	r4, #45	; 0x2d
 800465e:	d12e      	bne.n	80046be <_strtol_l.constprop.0+0x92>
 8004660:	2601      	movs	r6, #1
 8004662:	782c      	ldrb	r4, [r5, #0]
 8004664:	1c95      	adds	r5, r2, #2
 8004666:	2b00      	cmp	r3, #0
 8004668:	d057      	beq.n	800471a <_strtol_l.constprop.0+0xee>
 800466a:	2b10      	cmp	r3, #16
 800466c:	d109      	bne.n	8004682 <_strtol_l.constprop.0+0x56>
 800466e:	2c30      	cmp	r4, #48	; 0x30
 8004670:	d107      	bne.n	8004682 <_strtol_l.constprop.0+0x56>
 8004672:	782a      	ldrb	r2, [r5, #0]
 8004674:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8004678:	2a58      	cmp	r2, #88	; 0x58
 800467a:	d149      	bne.n	8004710 <_strtol_l.constprop.0+0xe4>
 800467c:	2310      	movs	r3, #16
 800467e:	786c      	ldrb	r4, [r5, #1]
 8004680:	3502      	adds	r5, #2
 8004682:	2200      	movs	r2, #0
 8004684:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 8004688:	f10c 3cff 	add.w	ip, ip, #4294967295
 800468c:	fbbc f9f3 	udiv	r9, ip, r3
 8004690:	4610      	mov	r0, r2
 8004692:	fb03 ca19 	mls	sl, r3, r9, ip
 8004696:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800469a:	2f09      	cmp	r7, #9
 800469c:	d814      	bhi.n	80046c8 <_strtol_l.constprop.0+0x9c>
 800469e:	463c      	mov	r4, r7
 80046a0:	42a3      	cmp	r3, r4
 80046a2:	dd20      	ble.n	80046e6 <_strtol_l.constprop.0+0xba>
 80046a4:	1c57      	adds	r7, r2, #1
 80046a6:	d007      	beq.n	80046b8 <_strtol_l.constprop.0+0x8c>
 80046a8:	4581      	cmp	r9, r0
 80046aa:	d319      	bcc.n	80046e0 <_strtol_l.constprop.0+0xb4>
 80046ac:	d101      	bne.n	80046b2 <_strtol_l.constprop.0+0x86>
 80046ae:	45a2      	cmp	sl, r4
 80046b0:	db16      	blt.n	80046e0 <_strtol_l.constprop.0+0xb4>
 80046b2:	2201      	movs	r2, #1
 80046b4:	fb00 4003 	mla	r0, r0, r3, r4
 80046b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80046bc:	e7eb      	b.n	8004696 <_strtol_l.constprop.0+0x6a>
 80046be:	2c2b      	cmp	r4, #43	; 0x2b
 80046c0:	bf04      	itt	eq
 80046c2:	782c      	ldrbeq	r4, [r5, #0]
 80046c4:	1c95      	addeq	r5, r2, #2
 80046c6:	e7ce      	b.n	8004666 <_strtol_l.constprop.0+0x3a>
 80046c8:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80046cc:	2f19      	cmp	r7, #25
 80046ce:	d801      	bhi.n	80046d4 <_strtol_l.constprop.0+0xa8>
 80046d0:	3c37      	subs	r4, #55	; 0x37
 80046d2:	e7e5      	b.n	80046a0 <_strtol_l.constprop.0+0x74>
 80046d4:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80046d8:	2f19      	cmp	r7, #25
 80046da:	d804      	bhi.n	80046e6 <_strtol_l.constprop.0+0xba>
 80046dc:	3c57      	subs	r4, #87	; 0x57
 80046de:	e7df      	b.n	80046a0 <_strtol_l.constprop.0+0x74>
 80046e0:	f04f 32ff 	mov.w	r2, #4294967295
 80046e4:	e7e8      	b.n	80046b8 <_strtol_l.constprop.0+0x8c>
 80046e6:	1c53      	adds	r3, r2, #1
 80046e8:	d108      	bne.n	80046fc <_strtol_l.constprop.0+0xd0>
 80046ea:	2322      	movs	r3, #34	; 0x22
 80046ec:	4660      	mov	r0, ip
 80046ee:	f8ce 3000 	str.w	r3, [lr]
 80046f2:	f1b8 0f00 	cmp.w	r8, #0
 80046f6:	d0a6      	beq.n	8004646 <_strtol_l.constprop.0+0x1a>
 80046f8:	1e69      	subs	r1, r5, #1
 80046fa:	e006      	b.n	800470a <_strtol_l.constprop.0+0xde>
 80046fc:	b106      	cbz	r6, 8004700 <_strtol_l.constprop.0+0xd4>
 80046fe:	4240      	negs	r0, r0
 8004700:	f1b8 0f00 	cmp.w	r8, #0
 8004704:	d09f      	beq.n	8004646 <_strtol_l.constprop.0+0x1a>
 8004706:	2a00      	cmp	r2, #0
 8004708:	d1f6      	bne.n	80046f8 <_strtol_l.constprop.0+0xcc>
 800470a:	f8c8 1000 	str.w	r1, [r8]
 800470e:	e79a      	b.n	8004646 <_strtol_l.constprop.0+0x1a>
 8004710:	2430      	movs	r4, #48	; 0x30
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1b5      	bne.n	8004682 <_strtol_l.constprop.0+0x56>
 8004716:	2308      	movs	r3, #8
 8004718:	e7b3      	b.n	8004682 <_strtol_l.constprop.0+0x56>
 800471a:	2c30      	cmp	r4, #48	; 0x30
 800471c:	d0a9      	beq.n	8004672 <_strtol_l.constprop.0+0x46>
 800471e:	230a      	movs	r3, #10
 8004720:	e7af      	b.n	8004682 <_strtol_l.constprop.0+0x56>
 8004722:	bf00      	nop
 8004724:	0800518f 	.word	0x0800518f

08004728 <strtol>:
 8004728:	4613      	mov	r3, r2
 800472a:	460a      	mov	r2, r1
 800472c:	4601      	mov	r1, r0
 800472e:	4802      	ldr	r0, [pc, #8]	; (8004738 <strtol+0x10>)
 8004730:	6800      	ldr	r0, [r0, #0]
 8004732:	f7ff bf7b 	b.w	800462c <_strtol_l.constprop.0>
 8004736:	bf00      	nop
 8004738:	20000058 	.word	0x20000058

0800473c <siprintf>:
 800473c:	b40e      	push	{r1, r2, r3}
 800473e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004742:	b500      	push	{lr}
 8004744:	b09c      	sub	sp, #112	; 0x70
 8004746:	ab1d      	add	r3, sp, #116	; 0x74
 8004748:	9002      	str	r0, [sp, #8]
 800474a:	9006      	str	r0, [sp, #24]
 800474c:	9107      	str	r1, [sp, #28]
 800474e:	9104      	str	r1, [sp, #16]
 8004750:	4808      	ldr	r0, [pc, #32]	; (8004774 <siprintf+0x38>)
 8004752:	4909      	ldr	r1, [pc, #36]	; (8004778 <siprintf+0x3c>)
 8004754:	f853 2b04 	ldr.w	r2, [r3], #4
 8004758:	9105      	str	r1, [sp, #20]
 800475a:	6800      	ldr	r0, [r0, #0]
 800475c:	a902      	add	r1, sp, #8
 800475e:	9301      	str	r3, [sp, #4]
 8004760:	f000 f9ba 	bl	8004ad8 <_svfiprintf_r>
 8004764:	2200      	movs	r2, #0
 8004766:	9b02      	ldr	r3, [sp, #8]
 8004768:	701a      	strb	r2, [r3, #0]
 800476a:	b01c      	add	sp, #112	; 0x70
 800476c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004770:	b003      	add	sp, #12
 8004772:	4770      	bx	lr
 8004774:	20000058 	.word	0x20000058
 8004778:	ffff0208 	.word	0xffff0208

0800477c <memset>:
 800477c:	4603      	mov	r3, r0
 800477e:	4402      	add	r2, r0
 8004780:	4293      	cmp	r3, r2
 8004782:	d100      	bne.n	8004786 <memset+0xa>
 8004784:	4770      	bx	lr
 8004786:	f803 1b01 	strb.w	r1, [r3], #1
 800478a:	e7f9      	b.n	8004780 <memset+0x4>

0800478c <__strtok_r>:
 800478c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800478e:	b908      	cbnz	r0, 8004794 <__strtok_r+0x8>
 8004790:	6810      	ldr	r0, [r2, #0]
 8004792:	b188      	cbz	r0, 80047b8 <__strtok_r+0x2c>
 8004794:	4604      	mov	r4, r0
 8004796:	460f      	mov	r7, r1
 8004798:	4620      	mov	r0, r4
 800479a:	f814 5b01 	ldrb.w	r5, [r4], #1
 800479e:	f817 6b01 	ldrb.w	r6, [r7], #1
 80047a2:	b91e      	cbnz	r6, 80047ac <__strtok_r+0x20>
 80047a4:	b965      	cbnz	r5, 80047c0 <__strtok_r+0x34>
 80047a6:	4628      	mov	r0, r5
 80047a8:	6015      	str	r5, [r2, #0]
 80047aa:	e005      	b.n	80047b8 <__strtok_r+0x2c>
 80047ac:	42b5      	cmp	r5, r6
 80047ae:	d1f6      	bne.n	800479e <__strtok_r+0x12>
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d1f0      	bne.n	8004796 <__strtok_r+0xa>
 80047b4:	6014      	str	r4, [r2, #0]
 80047b6:	7003      	strb	r3, [r0, #0]
 80047b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047ba:	461c      	mov	r4, r3
 80047bc:	e00c      	b.n	80047d8 <__strtok_r+0x4c>
 80047be:	b915      	cbnz	r5, 80047c6 <__strtok_r+0x3a>
 80047c0:	460e      	mov	r6, r1
 80047c2:	f814 3b01 	ldrb.w	r3, [r4], #1
 80047c6:	f816 5b01 	ldrb.w	r5, [r6], #1
 80047ca:	42ab      	cmp	r3, r5
 80047cc:	d1f7      	bne.n	80047be <__strtok_r+0x32>
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d0f3      	beq.n	80047ba <__strtok_r+0x2e>
 80047d2:	2300      	movs	r3, #0
 80047d4:	f804 3c01 	strb.w	r3, [r4, #-1]
 80047d8:	6014      	str	r4, [r2, #0]
 80047da:	e7ed      	b.n	80047b8 <__strtok_r+0x2c>

080047dc <strtok_r>:
 80047dc:	2301      	movs	r3, #1
 80047de:	f7ff bfd5 	b.w	800478c <__strtok_r>
	...

080047e4 <__errno>:
 80047e4:	4b01      	ldr	r3, [pc, #4]	; (80047ec <__errno+0x8>)
 80047e6:	6818      	ldr	r0, [r3, #0]
 80047e8:	4770      	bx	lr
 80047ea:	bf00      	nop
 80047ec:	20000058 	.word	0x20000058

080047f0 <__libc_init_array>:
 80047f0:	b570      	push	{r4, r5, r6, lr}
 80047f2:	2600      	movs	r6, #0
 80047f4:	4d0c      	ldr	r5, [pc, #48]	; (8004828 <__libc_init_array+0x38>)
 80047f6:	4c0d      	ldr	r4, [pc, #52]	; (800482c <__libc_init_array+0x3c>)
 80047f8:	1b64      	subs	r4, r4, r5
 80047fa:	10a4      	asrs	r4, r4, #2
 80047fc:	42a6      	cmp	r6, r4
 80047fe:	d109      	bne.n	8004814 <__libc_init_array+0x24>
 8004800:	f000 fc7a 	bl	80050f8 <_init>
 8004804:	2600      	movs	r6, #0
 8004806:	4d0a      	ldr	r5, [pc, #40]	; (8004830 <__libc_init_array+0x40>)
 8004808:	4c0a      	ldr	r4, [pc, #40]	; (8004834 <__libc_init_array+0x44>)
 800480a:	1b64      	subs	r4, r4, r5
 800480c:	10a4      	asrs	r4, r4, #2
 800480e:	42a6      	cmp	r6, r4
 8004810:	d105      	bne.n	800481e <__libc_init_array+0x2e>
 8004812:	bd70      	pop	{r4, r5, r6, pc}
 8004814:	f855 3b04 	ldr.w	r3, [r5], #4
 8004818:	4798      	blx	r3
 800481a:	3601      	adds	r6, #1
 800481c:	e7ee      	b.n	80047fc <__libc_init_array+0xc>
 800481e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004822:	4798      	blx	r3
 8004824:	3601      	adds	r6, #1
 8004826:	e7f2      	b.n	800480e <__libc_init_array+0x1e>
 8004828:	080052c4 	.word	0x080052c4
 800482c:	080052c4 	.word	0x080052c4
 8004830:	080052c4 	.word	0x080052c4
 8004834:	080052c8 	.word	0x080052c8

08004838 <__retarget_lock_acquire_recursive>:
 8004838:	4770      	bx	lr

0800483a <__retarget_lock_release_recursive>:
 800483a:	4770      	bx	lr

0800483c <_free_r>:
 800483c:	b538      	push	{r3, r4, r5, lr}
 800483e:	4605      	mov	r5, r0
 8004840:	2900      	cmp	r1, #0
 8004842:	d040      	beq.n	80048c6 <_free_r+0x8a>
 8004844:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004848:	1f0c      	subs	r4, r1, #4
 800484a:	2b00      	cmp	r3, #0
 800484c:	bfb8      	it	lt
 800484e:	18e4      	addlt	r4, r4, r3
 8004850:	f000 f8dc 	bl	8004a0c <__malloc_lock>
 8004854:	4a1c      	ldr	r2, [pc, #112]	; (80048c8 <_free_r+0x8c>)
 8004856:	6813      	ldr	r3, [r2, #0]
 8004858:	b933      	cbnz	r3, 8004868 <_free_r+0x2c>
 800485a:	6063      	str	r3, [r4, #4]
 800485c:	6014      	str	r4, [r2, #0]
 800485e:	4628      	mov	r0, r5
 8004860:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004864:	f000 b8d8 	b.w	8004a18 <__malloc_unlock>
 8004868:	42a3      	cmp	r3, r4
 800486a:	d908      	bls.n	800487e <_free_r+0x42>
 800486c:	6820      	ldr	r0, [r4, #0]
 800486e:	1821      	adds	r1, r4, r0
 8004870:	428b      	cmp	r3, r1
 8004872:	bf01      	itttt	eq
 8004874:	6819      	ldreq	r1, [r3, #0]
 8004876:	685b      	ldreq	r3, [r3, #4]
 8004878:	1809      	addeq	r1, r1, r0
 800487a:	6021      	streq	r1, [r4, #0]
 800487c:	e7ed      	b.n	800485a <_free_r+0x1e>
 800487e:	461a      	mov	r2, r3
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	b10b      	cbz	r3, 8004888 <_free_r+0x4c>
 8004884:	42a3      	cmp	r3, r4
 8004886:	d9fa      	bls.n	800487e <_free_r+0x42>
 8004888:	6811      	ldr	r1, [r2, #0]
 800488a:	1850      	adds	r0, r2, r1
 800488c:	42a0      	cmp	r0, r4
 800488e:	d10b      	bne.n	80048a8 <_free_r+0x6c>
 8004890:	6820      	ldr	r0, [r4, #0]
 8004892:	4401      	add	r1, r0
 8004894:	1850      	adds	r0, r2, r1
 8004896:	4283      	cmp	r3, r0
 8004898:	6011      	str	r1, [r2, #0]
 800489a:	d1e0      	bne.n	800485e <_free_r+0x22>
 800489c:	6818      	ldr	r0, [r3, #0]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	4408      	add	r0, r1
 80048a2:	6010      	str	r0, [r2, #0]
 80048a4:	6053      	str	r3, [r2, #4]
 80048a6:	e7da      	b.n	800485e <_free_r+0x22>
 80048a8:	d902      	bls.n	80048b0 <_free_r+0x74>
 80048aa:	230c      	movs	r3, #12
 80048ac:	602b      	str	r3, [r5, #0]
 80048ae:	e7d6      	b.n	800485e <_free_r+0x22>
 80048b0:	6820      	ldr	r0, [r4, #0]
 80048b2:	1821      	adds	r1, r4, r0
 80048b4:	428b      	cmp	r3, r1
 80048b6:	bf01      	itttt	eq
 80048b8:	6819      	ldreq	r1, [r3, #0]
 80048ba:	685b      	ldreq	r3, [r3, #4]
 80048bc:	1809      	addeq	r1, r1, r0
 80048be:	6021      	streq	r1, [r4, #0]
 80048c0:	6063      	str	r3, [r4, #4]
 80048c2:	6054      	str	r4, [r2, #4]
 80048c4:	e7cb      	b.n	800485e <_free_r+0x22>
 80048c6:	bd38      	pop	{r3, r4, r5, pc}
 80048c8:	20000388 	.word	0x20000388

080048cc <sbrk_aligned>:
 80048cc:	b570      	push	{r4, r5, r6, lr}
 80048ce:	4e0e      	ldr	r6, [pc, #56]	; (8004908 <sbrk_aligned+0x3c>)
 80048d0:	460c      	mov	r4, r1
 80048d2:	6831      	ldr	r1, [r6, #0]
 80048d4:	4605      	mov	r5, r0
 80048d6:	b911      	cbnz	r1, 80048de <sbrk_aligned+0x12>
 80048d8:	f000 fbaa 	bl	8005030 <_sbrk_r>
 80048dc:	6030      	str	r0, [r6, #0]
 80048de:	4621      	mov	r1, r4
 80048e0:	4628      	mov	r0, r5
 80048e2:	f000 fba5 	bl	8005030 <_sbrk_r>
 80048e6:	1c43      	adds	r3, r0, #1
 80048e8:	d00a      	beq.n	8004900 <sbrk_aligned+0x34>
 80048ea:	1cc4      	adds	r4, r0, #3
 80048ec:	f024 0403 	bic.w	r4, r4, #3
 80048f0:	42a0      	cmp	r0, r4
 80048f2:	d007      	beq.n	8004904 <sbrk_aligned+0x38>
 80048f4:	1a21      	subs	r1, r4, r0
 80048f6:	4628      	mov	r0, r5
 80048f8:	f000 fb9a 	bl	8005030 <_sbrk_r>
 80048fc:	3001      	adds	r0, #1
 80048fe:	d101      	bne.n	8004904 <sbrk_aligned+0x38>
 8004900:	f04f 34ff 	mov.w	r4, #4294967295
 8004904:	4620      	mov	r0, r4
 8004906:	bd70      	pop	{r4, r5, r6, pc}
 8004908:	2000038c 	.word	0x2000038c

0800490c <_malloc_r>:
 800490c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004910:	1ccd      	adds	r5, r1, #3
 8004912:	f025 0503 	bic.w	r5, r5, #3
 8004916:	3508      	adds	r5, #8
 8004918:	2d0c      	cmp	r5, #12
 800491a:	bf38      	it	cc
 800491c:	250c      	movcc	r5, #12
 800491e:	2d00      	cmp	r5, #0
 8004920:	4607      	mov	r7, r0
 8004922:	db01      	blt.n	8004928 <_malloc_r+0x1c>
 8004924:	42a9      	cmp	r1, r5
 8004926:	d905      	bls.n	8004934 <_malloc_r+0x28>
 8004928:	230c      	movs	r3, #12
 800492a:	2600      	movs	r6, #0
 800492c:	603b      	str	r3, [r7, #0]
 800492e:	4630      	mov	r0, r6
 8004930:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004934:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004a08 <_malloc_r+0xfc>
 8004938:	f000 f868 	bl	8004a0c <__malloc_lock>
 800493c:	f8d8 3000 	ldr.w	r3, [r8]
 8004940:	461c      	mov	r4, r3
 8004942:	bb5c      	cbnz	r4, 800499c <_malloc_r+0x90>
 8004944:	4629      	mov	r1, r5
 8004946:	4638      	mov	r0, r7
 8004948:	f7ff ffc0 	bl	80048cc <sbrk_aligned>
 800494c:	1c43      	adds	r3, r0, #1
 800494e:	4604      	mov	r4, r0
 8004950:	d155      	bne.n	80049fe <_malloc_r+0xf2>
 8004952:	f8d8 4000 	ldr.w	r4, [r8]
 8004956:	4626      	mov	r6, r4
 8004958:	2e00      	cmp	r6, #0
 800495a:	d145      	bne.n	80049e8 <_malloc_r+0xdc>
 800495c:	2c00      	cmp	r4, #0
 800495e:	d048      	beq.n	80049f2 <_malloc_r+0xe6>
 8004960:	6823      	ldr	r3, [r4, #0]
 8004962:	4631      	mov	r1, r6
 8004964:	4638      	mov	r0, r7
 8004966:	eb04 0903 	add.w	r9, r4, r3
 800496a:	f000 fb61 	bl	8005030 <_sbrk_r>
 800496e:	4581      	cmp	r9, r0
 8004970:	d13f      	bne.n	80049f2 <_malloc_r+0xe6>
 8004972:	6821      	ldr	r1, [r4, #0]
 8004974:	4638      	mov	r0, r7
 8004976:	1a6d      	subs	r5, r5, r1
 8004978:	4629      	mov	r1, r5
 800497a:	f7ff ffa7 	bl	80048cc <sbrk_aligned>
 800497e:	3001      	adds	r0, #1
 8004980:	d037      	beq.n	80049f2 <_malloc_r+0xe6>
 8004982:	6823      	ldr	r3, [r4, #0]
 8004984:	442b      	add	r3, r5
 8004986:	6023      	str	r3, [r4, #0]
 8004988:	f8d8 3000 	ldr.w	r3, [r8]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d038      	beq.n	8004a02 <_malloc_r+0xf6>
 8004990:	685a      	ldr	r2, [r3, #4]
 8004992:	42a2      	cmp	r2, r4
 8004994:	d12b      	bne.n	80049ee <_malloc_r+0xe2>
 8004996:	2200      	movs	r2, #0
 8004998:	605a      	str	r2, [r3, #4]
 800499a:	e00f      	b.n	80049bc <_malloc_r+0xb0>
 800499c:	6822      	ldr	r2, [r4, #0]
 800499e:	1b52      	subs	r2, r2, r5
 80049a0:	d41f      	bmi.n	80049e2 <_malloc_r+0xd6>
 80049a2:	2a0b      	cmp	r2, #11
 80049a4:	d917      	bls.n	80049d6 <_malloc_r+0xca>
 80049a6:	1961      	adds	r1, r4, r5
 80049a8:	42a3      	cmp	r3, r4
 80049aa:	6025      	str	r5, [r4, #0]
 80049ac:	bf18      	it	ne
 80049ae:	6059      	strne	r1, [r3, #4]
 80049b0:	6863      	ldr	r3, [r4, #4]
 80049b2:	bf08      	it	eq
 80049b4:	f8c8 1000 	streq.w	r1, [r8]
 80049b8:	5162      	str	r2, [r4, r5]
 80049ba:	604b      	str	r3, [r1, #4]
 80049bc:	4638      	mov	r0, r7
 80049be:	f104 060b 	add.w	r6, r4, #11
 80049c2:	f000 f829 	bl	8004a18 <__malloc_unlock>
 80049c6:	f026 0607 	bic.w	r6, r6, #7
 80049ca:	1d23      	adds	r3, r4, #4
 80049cc:	1af2      	subs	r2, r6, r3
 80049ce:	d0ae      	beq.n	800492e <_malloc_r+0x22>
 80049d0:	1b9b      	subs	r3, r3, r6
 80049d2:	50a3      	str	r3, [r4, r2]
 80049d4:	e7ab      	b.n	800492e <_malloc_r+0x22>
 80049d6:	42a3      	cmp	r3, r4
 80049d8:	6862      	ldr	r2, [r4, #4]
 80049da:	d1dd      	bne.n	8004998 <_malloc_r+0x8c>
 80049dc:	f8c8 2000 	str.w	r2, [r8]
 80049e0:	e7ec      	b.n	80049bc <_malloc_r+0xb0>
 80049e2:	4623      	mov	r3, r4
 80049e4:	6864      	ldr	r4, [r4, #4]
 80049e6:	e7ac      	b.n	8004942 <_malloc_r+0x36>
 80049e8:	4634      	mov	r4, r6
 80049ea:	6876      	ldr	r6, [r6, #4]
 80049ec:	e7b4      	b.n	8004958 <_malloc_r+0x4c>
 80049ee:	4613      	mov	r3, r2
 80049f0:	e7cc      	b.n	800498c <_malloc_r+0x80>
 80049f2:	230c      	movs	r3, #12
 80049f4:	4638      	mov	r0, r7
 80049f6:	603b      	str	r3, [r7, #0]
 80049f8:	f000 f80e 	bl	8004a18 <__malloc_unlock>
 80049fc:	e797      	b.n	800492e <_malloc_r+0x22>
 80049fe:	6025      	str	r5, [r4, #0]
 8004a00:	e7dc      	b.n	80049bc <_malloc_r+0xb0>
 8004a02:	605b      	str	r3, [r3, #4]
 8004a04:	deff      	udf	#255	; 0xff
 8004a06:	bf00      	nop
 8004a08:	20000388 	.word	0x20000388

08004a0c <__malloc_lock>:
 8004a0c:	4801      	ldr	r0, [pc, #4]	; (8004a14 <__malloc_lock+0x8>)
 8004a0e:	f7ff bf13 	b.w	8004838 <__retarget_lock_acquire_recursive>
 8004a12:	bf00      	nop
 8004a14:	20000384 	.word	0x20000384

08004a18 <__malloc_unlock>:
 8004a18:	4801      	ldr	r0, [pc, #4]	; (8004a20 <__malloc_unlock+0x8>)
 8004a1a:	f7ff bf0e 	b.w	800483a <__retarget_lock_release_recursive>
 8004a1e:	bf00      	nop
 8004a20:	20000384 	.word	0x20000384

08004a24 <__ssputs_r>:
 8004a24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a28:	461f      	mov	r7, r3
 8004a2a:	688e      	ldr	r6, [r1, #8]
 8004a2c:	4682      	mov	sl, r0
 8004a2e:	42be      	cmp	r6, r7
 8004a30:	460c      	mov	r4, r1
 8004a32:	4690      	mov	r8, r2
 8004a34:	680b      	ldr	r3, [r1, #0]
 8004a36:	d82c      	bhi.n	8004a92 <__ssputs_r+0x6e>
 8004a38:	898a      	ldrh	r2, [r1, #12]
 8004a3a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004a3e:	d026      	beq.n	8004a8e <__ssputs_r+0x6a>
 8004a40:	6965      	ldr	r5, [r4, #20]
 8004a42:	6909      	ldr	r1, [r1, #16]
 8004a44:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004a48:	eba3 0901 	sub.w	r9, r3, r1
 8004a4c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004a50:	1c7b      	adds	r3, r7, #1
 8004a52:	444b      	add	r3, r9
 8004a54:	106d      	asrs	r5, r5, #1
 8004a56:	429d      	cmp	r5, r3
 8004a58:	bf38      	it	cc
 8004a5a:	461d      	movcc	r5, r3
 8004a5c:	0553      	lsls	r3, r2, #21
 8004a5e:	d527      	bpl.n	8004ab0 <__ssputs_r+0x8c>
 8004a60:	4629      	mov	r1, r5
 8004a62:	f7ff ff53 	bl	800490c <_malloc_r>
 8004a66:	4606      	mov	r6, r0
 8004a68:	b360      	cbz	r0, 8004ac4 <__ssputs_r+0xa0>
 8004a6a:	464a      	mov	r2, r9
 8004a6c:	6921      	ldr	r1, [r4, #16]
 8004a6e:	f000 fafd 	bl	800506c <memcpy>
 8004a72:	89a3      	ldrh	r3, [r4, #12]
 8004a74:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004a78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a7c:	81a3      	strh	r3, [r4, #12]
 8004a7e:	6126      	str	r6, [r4, #16]
 8004a80:	444e      	add	r6, r9
 8004a82:	6026      	str	r6, [r4, #0]
 8004a84:	463e      	mov	r6, r7
 8004a86:	6165      	str	r5, [r4, #20]
 8004a88:	eba5 0509 	sub.w	r5, r5, r9
 8004a8c:	60a5      	str	r5, [r4, #8]
 8004a8e:	42be      	cmp	r6, r7
 8004a90:	d900      	bls.n	8004a94 <__ssputs_r+0x70>
 8004a92:	463e      	mov	r6, r7
 8004a94:	4632      	mov	r2, r6
 8004a96:	4641      	mov	r1, r8
 8004a98:	6820      	ldr	r0, [r4, #0]
 8004a9a:	f000 faaf 	bl	8004ffc <memmove>
 8004a9e:	2000      	movs	r0, #0
 8004aa0:	68a3      	ldr	r3, [r4, #8]
 8004aa2:	1b9b      	subs	r3, r3, r6
 8004aa4:	60a3      	str	r3, [r4, #8]
 8004aa6:	6823      	ldr	r3, [r4, #0]
 8004aa8:	4433      	add	r3, r6
 8004aaa:	6023      	str	r3, [r4, #0]
 8004aac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ab0:	462a      	mov	r2, r5
 8004ab2:	f000 fae9 	bl	8005088 <_realloc_r>
 8004ab6:	4606      	mov	r6, r0
 8004ab8:	2800      	cmp	r0, #0
 8004aba:	d1e0      	bne.n	8004a7e <__ssputs_r+0x5a>
 8004abc:	4650      	mov	r0, sl
 8004abe:	6921      	ldr	r1, [r4, #16]
 8004ac0:	f7ff febc 	bl	800483c <_free_r>
 8004ac4:	230c      	movs	r3, #12
 8004ac6:	f8ca 3000 	str.w	r3, [sl]
 8004aca:	89a3      	ldrh	r3, [r4, #12]
 8004acc:	f04f 30ff 	mov.w	r0, #4294967295
 8004ad0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ad4:	81a3      	strh	r3, [r4, #12]
 8004ad6:	e7e9      	b.n	8004aac <__ssputs_r+0x88>

08004ad8 <_svfiprintf_r>:
 8004ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004adc:	4698      	mov	r8, r3
 8004ade:	898b      	ldrh	r3, [r1, #12]
 8004ae0:	4607      	mov	r7, r0
 8004ae2:	061b      	lsls	r3, r3, #24
 8004ae4:	460d      	mov	r5, r1
 8004ae6:	4614      	mov	r4, r2
 8004ae8:	b09d      	sub	sp, #116	; 0x74
 8004aea:	d50e      	bpl.n	8004b0a <_svfiprintf_r+0x32>
 8004aec:	690b      	ldr	r3, [r1, #16]
 8004aee:	b963      	cbnz	r3, 8004b0a <_svfiprintf_r+0x32>
 8004af0:	2140      	movs	r1, #64	; 0x40
 8004af2:	f7ff ff0b 	bl	800490c <_malloc_r>
 8004af6:	6028      	str	r0, [r5, #0]
 8004af8:	6128      	str	r0, [r5, #16]
 8004afa:	b920      	cbnz	r0, 8004b06 <_svfiprintf_r+0x2e>
 8004afc:	230c      	movs	r3, #12
 8004afe:	603b      	str	r3, [r7, #0]
 8004b00:	f04f 30ff 	mov.w	r0, #4294967295
 8004b04:	e0d0      	b.n	8004ca8 <_svfiprintf_r+0x1d0>
 8004b06:	2340      	movs	r3, #64	; 0x40
 8004b08:	616b      	str	r3, [r5, #20]
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	9309      	str	r3, [sp, #36]	; 0x24
 8004b0e:	2320      	movs	r3, #32
 8004b10:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004b14:	2330      	movs	r3, #48	; 0x30
 8004b16:	f04f 0901 	mov.w	r9, #1
 8004b1a:	f8cd 800c 	str.w	r8, [sp, #12]
 8004b1e:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8004cc0 <_svfiprintf_r+0x1e8>
 8004b22:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004b26:	4623      	mov	r3, r4
 8004b28:	469a      	mov	sl, r3
 8004b2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b2e:	b10a      	cbz	r2, 8004b34 <_svfiprintf_r+0x5c>
 8004b30:	2a25      	cmp	r2, #37	; 0x25
 8004b32:	d1f9      	bne.n	8004b28 <_svfiprintf_r+0x50>
 8004b34:	ebba 0b04 	subs.w	fp, sl, r4
 8004b38:	d00b      	beq.n	8004b52 <_svfiprintf_r+0x7a>
 8004b3a:	465b      	mov	r3, fp
 8004b3c:	4622      	mov	r2, r4
 8004b3e:	4629      	mov	r1, r5
 8004b40:	4638      	mov	r0, r7
 8004b42:	f7ff ff6f 	bl	8004a24 <__ssputs_r>
 8004b46:	3001      	adds	r0, #1
 8004b48:	f000 80a9 	beq.w	8004c9e <_svfiprintf_r+0x1c6>
 8004b4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004b4e:	445a      	add	r2, fp
 8004b50:	9209      	str	r2, [sp, #36]	; 0x24
 8004b52:	f89a 3000 	ldrb.w	r3, [sl]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	f000 80a1 	beq.w	8004c9e <_svfiprintf_r+0x1c6>
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	f04f 32ff 	mov.w	r2, #4294967295
 8004b62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004b66:	f10a 0a01 	add.w	sl, sl, #1
 8004b6a:	9304      	str	r3, [sp, #16]
 8004b6c:	9307      	str	r3, [sp, #28]
 8004b6e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004b72:	931a      	str	r3, [sp, #104]	; 0x68
 8004b74:	4654      	mov	r4, sl
 8004b76:	2205      	movs	r2, #5
 8004b78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b7c:	4850      	ldr	r0, [pc, #320]	; (8004cc0 <_svfiprintf_r+0x1e8>)
 8004b7e:	f000 fa67 	bl	8005050 <memchr>
 8004b82:	9a04      	ldr	r2, [sp, #16]
 8004b84:	b9d8      	cbnz	r0, 8004bbe <_svfiprintf_r+0xe6>
 8004b86:	06d0      	lsls	r0, r2, #27
 8004b88:	bf44      	itt	mi
 8004b8a:	2320      	movmi	r3, #32
 8004b8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004b90:	0711      	lsls	r1, r2, #28
 8004b92:	bf44      	itt	mi
 8004b94:	232b      	movmi	r3, #43	; 0x2b
 8004b96:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004b9a:	f89a 3000 	ldrb.w	r3, [sl]
 8004b9e:	2b2a      	cmp	r3, #42	; 0x2a
 8004ba0:	d015      	beq.n	8004bce <_svfiprintf_r+0xf6>
 8004ba2:	4654      	mov	r4, sl
 8004ba4:	2000      	movs	r0, #0
 8004ba6:	f04f 0c0a 	mov.w	ip, #10
 8004baa:	9a07      	ldr	r2, [sp, #28]
 8004bac:	4621      	mov	r1, r4
 8004bae:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004bb2:	3b30      	subs	r3, #48	; 0x30
 8004bb4:	2b09      	cmp	r3, #9
 8004bb6:	d94d      	bls.n	8004c54 <_svfiprintf_r+0x17c>
 8004bb8:	b1b0      	cbz	r0, 8004be8 <_svfiprintf_r+0x110>
 8004bba:	9207      	str	r2, [sp, #28]
 8004bbc:	e014      	b.n	8004be8 <_svfiprintf_r+0x110>
 8004bbe:	eba0 0308 	sub.w	r3, r0, r8
 8004bc2:	fa09 f303 	lsl.w	r3, r9, r3
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	46a2      	mov	sl, r4
 8004bca:	9304      	str	r3, [sp, #16]
 8004bcc:	e7d2      	b.n	8004b74 <_svfiprintf_r+0x9c>
 8004bce:	9b03      	ldr	r3, [sp, #12]
 8004bd0:	1d19      	adds	r1, r3, #4
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	9103      	str	r1, [sp, #12]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	bfbb      	ittet	lt
 8004bda:	425b      	neglt	r3, r3
 8004bdc:	f042 0202 	orrlt.w	r2, r2, #2
 8004be0:	9307      	strge	r3, [sp, #28]
 8004be2:	9307      	strlt	r3, [sp, #28]
 8004be4:	bfb8      	it	lt
 8004be6:	9204      	strlt	r2, [sp, #16]
 8004be8:	7823      	ldrb	r3, [r4, #0]
 8004bea:	2b2e      	cmp	r3, #46	; 0x2e
 8004bec:	d10c      	bne.n	8004c08 <_svfiprintf_r+0x130>
 8004bee:	7863      	ldrb	r3, [r4, #1]
 8004bf0:	2b2a      	cmp	r3, #42	; 0x2a
 8004bf2:	d134      	bne.n	8004c5e <_svfiprintf_r+0x186>
 8004bf4:	9b03      	ldr	r3, [sp, #12]
 8004bf6:	3402      	adds	r4, #2
 8004bf8:	1d1a      	adds	r2, r3, #4
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	9203      	str	r2, [sp, #12]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	bfb8      	it	lt
 8004c02:	f04f 33ff 	movlt.w	r3, #4294967295
 8004c06:	9305      	str	r3, [sp, #20]
 8004c08:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8004cc4 <_svfiprintf_r+0x1ec>
 8004c0c:	2203      	movs	r2, #3
 8004c0e:	4650      	mov	r0, sl
 8004c10:	7821      	ldrb	r1, [r4, #0]
 8004c12:	f000 fa1d 	bl	8005050 <memchr>
 8004c16:	b138      	cbz	r0, 8004c28 <_svfiprintf_r+0x150>
 8004c18:	2240      	movs	r2, #64	; 0x40
 8004c1a:	9b04      	ldr	r3, [sp, #16]
 8004c1c:	eba0 000a 	sub.w	r0, r0, sl
 8004c20:	4082      	lsls	r2, r0
 8004c22:	4313      	orrs	r3, r2
 8004c24:	3401      	adds	r4, #1
 8004c26:	9304      	str	r3, [sp, #16]
 8004c28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c2c:	2206      	movs	r2, #6
 8004c2e:	4826      	ldr	r0, [pc, #152]	; (8004cc8 <_svfiprintf_r+0x1f0>)
 8004c30:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004c34:	f000 fa0c 	bl	8005050 <memchr>
 8004c38:	2800      	cmp	r0, #0
 8004c3a:	d038      	beq.n	8004cae <_svfiprintf_r+0x1d6>
 8004c3c:	4b23      	ldr	r3, [pc, #140]	; (8004ccc <_svfiprintf_r+0x1f4>)
 8004c3e:	bb1b      	cbnz	r3, 8004c88 <_svfiprintf_r+0x1b0>
 8004c40:	9b03      	ldr	r3, [sp, #12]
 8004c42:	3307      	adds	r3, #7
 8004c44:	f023 0307 	bic.w	r3, r3, #7
 8004c48:	3308      	adds	r3, #8
 8004c4a:	9303      	str	r3, [sp, #12]
 8004c4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c4e:	4433      	add	r3, r6
 8004c50:	9309      	str	r3, [sp, #36]	; 0x24
 8004c52:	e768      	b.n	8004b26 <_svfiprintf_r+0x4e>
 8004c54:	460c      	mov	r4, r1
 8004c56:	2001      	movs	r0, #1
 8004c58:	fb0c 3202 	mla	r2, ip, r2, r3
 8004c5c:	e7a6      	b.n	8004bac <_svfiprintf_r+0xd4>
 8004c5e:	2300      	movs	r3, #0
 8004c60:	f04f 0c0a 	mov.w	ip, #10
 8004c64:	4619      	mov	r1, r3
 8004c66:	3401      	adds	r4, #1
 8004c68:	9305      	str	r3, [sp, #20]
 8004c6a:	4620      	mov	r0, r4
 8004c6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004c70:	3a30      	subs	r2, #48	; 0x30
 8004c72:	2a09      	cmp	r2, #9
 8004c74:	d903      	bls.n	8004c7e <_svfiprintf_r+0x1a6>
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d0c6      	beq.n	8004c08 <_svfiprintf_r+0x130>
 8004c7a:	9105      	str	r1, [sp, #20]
 8004c7c:	e7c4      	b.n	8004c08 <_svfiprintf_r+0x130>
 8004c7e:	4604      	mov	r4, r0
 8004c80:	2301      	movs	r3, #1
 8004c82:	fb0c 2101 	mla	r1, ip, r1, r2
 8004c86:	e7f0      	b.n	8004c6a <_svfiprintf_r+0x192>
 8004c88:	ab03      	add	r3, sp, #12
 8004c8a:	9300      	str	r3, [sp, #0]
 8004c8c:	462a      	mov	r2, r5
 8004c8e:	4638      	mov	r0, r7
 8004c90:	4b0f      	ldr	r3, [pc, #60]	; (8004cd0 <_svfiprintf_r+0x1f8>)
 8004c92:	a904      	add	r1, sp, #16
 8004c94:	f3af 8000 	nop.w
 8004c98:	1c42      	adds	r2, r0, #1
 8004c9a:	4606      	mov	r6, r0
 8004c9c:	d1d6      	bne.n	8004c4c <_svfiprintf_r+0x174>
 8004c9e:	89ab      	ldrh	r3, [r5, #12]
 8004ca0:	065b      	lsls	r3, r3, #25
 8004ca2:	f53f af2d 	bmi.w	8004b00 <_svfiprintf_r+0x28>
 8004ca6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004ca8:	b01d      	add	sp, #116	; 0x74
 8004caa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cae:	ab03      	add	r3, sp, #12
 8004cb0:	9300      	str	r3, [sp, #0]
 8004cb2:	462a      	mov	r2, r5
 8004cb4:	4638      	mov	r0, r7
 8004cb6:	4b06      	ldr	r3, [pc, #24]	; (8004cd0 <_svfiprintf_r+0x1f8>)
 8004cb8:	a904      	add	r1, sp, #16
 8004cba:	f000 f87d 	bl	8004db8 <_printf_i>
 8004cbe:	e7eb      	b.n	8004c98 <_svfiprintf_r+0x1c0>
 8004cc0:	0800528f 	.word	0x0800528f
 8004cc4:	08005295 	.word	0x08005295
 8004cc8:	08005299 	.word	0x08005299
 8004ccc:	00000000 	.word	0x00000000
 8004cd0:	08004a25 	.word	0x08004a25

08004cd4 <_printf_common>:
 8004cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cd8:	4616      	mov	r6, r2
 8004cda:	4699      	mov	r9, r3
 8004cdc:	688a      	ldr	r2, [r1, #8]
 8004cde:	690b      	ldr	r3, [r1, #16]
 8004ce0:	4607      	mov	r7, r0
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	bfb8      	it	lt
 8004ce6:	4613      	movlt	r3, r2
 8004ce8:	6033      	str	r3, [r6, #0]
 8004cea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004cee:	460c      	mov	r4, r1
 8004cf0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004cf4:	b10a      	cbz	r2, 8004cfa <_printf_common+0x26>
 8004cf6:	3301      	adds	r3, #1
 8004cf8:	6033      	str	r3, [r6, #0]
 8004cfa:	6823      	ldr	r3, [r4, #0]
 8004cfc:	0699      	lsls	r1, r3, #26
 8004cfe:	bf42      	ittt	mi
 8004d00:	6833      	ldrmi	r3, [r6, #0]
 8004d02:	3302      	addmi	r3, #2
 8004d04:	6033      	strmi	r3, [r6, #0]
 8004d06:	6825      	ldr	r5, [r4, #0]
 8004d08:	f015 0506 	ands.w	r5, r5, #6
 8004d0c:	d106      	bne.n	8004d1c <_printf_common+0x48>
 8004d0e:	f104 0a19 	add.w	sl, r4, #25
 8004d12:	68e3      	ldr	r3, [r4, #12]
 8004d14:	6832      	ldr	r2, [r6, #0]
 8004d16:	1a9b      	subs	r3, r3, r2
 8004d18:	42ab      	cmp	r3, r5
 8004d1a:	dc2b      	bgt.n	8004d74 <_printf_common+0xa0>
 8004d1c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004d20:	1e13      	subs	r3, r2, #0
 8004d22:	6822      	ldr	r2, [r4, #0]
 8004d24:	bf18      	it	ne
 8004d26:	2301      	movne	r3, #1
 8004d28:	0692      	lsls	r2, r2, #26
 8004d2a:	d430      	bmi.n	8004d8e <_printf_common+0xba>
 8004d2c:	4649      	mov	r1, r9
 8004d2e:	4638      	mov	r0, r7
 8004d30:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d34:	47c0      	blx	r8
 8004d36:	3001      	adds	r0, #1
 8004d38:	d023      	beq.n	8004d82 <_printf_common+0xae>
 8004d3a:	6823      	ldr	r3, [r4, #0]
 8004d3c:	6922      	ldr	r2, [r4, #16]
 8004d3e:	f003 0306 	and.w	r3, r3, #6
 8004d42:	2b04      	cmp	r3, #4
 8004d44:	bf14      	ite	ne
 8004d46:	2500      	movne	r5, #0
 8004d48:	6833      	ldreq	r3, [r6, #0]
 8004d4a:	f04f 0600 	mov.w	r6, #0
 8004d4e:	bf08      	it	eq
 8004d50:	68e5      	ldreq	r5, [r4, #12]
 8004d52:	f104 041a 	add.w	r4, r4, #26
 8004d56:	bf08      	it	eq
 8004d58:	1aed      	subeq	r5, r5, r3
 8004d5a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004d5e:	bf08      	it	eq
 8004d60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d64:	4293      	cmp	r3, r2
 8004d66:	bfc4      	itt	gt
 8004d68:	1a9b      	subgt	r3, r3, r2
 8004d6a:	18ed      	addgt	r5, r5, r3
 8004d6c:	42b5      	cmp	r5, r6
 8004d6e:	d11a      	bne.n	8004da6 <_printf_common+0xd2>
 8004d70:	2000      	movs	r0, #0
 8004d72:	e008      	b.n	8004d86 <_printf_common+0xb2>
 8004d74:	2301      	movs	r3, #1
 8004d76:	4652      	mov	r2, sl
 8004d78:	4649      	mov	r1, r9
 8004d7a:	4638      	mov	r0, r7
 8004d7c:	47c0      	blx	r8
 8004d7e:	3001      	adds	r0, #1
 8004d80:	d103      	bne.n	8004d8a <_printf_common+0xb6>
 8004d82:	f04f 30ff 	mov.w	r0, #4294967295
 8004d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d8a:	3501      	adds	r5, #1
 8004d8c:	e7c1      	b.n	8004d12 <_printf_common+0x3e>
 8004d8e:	2030      	movs	r0, #48	; 0x30
 8004d90:	18e1      	adds	r1, r4, r3
 8004d92:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004d96:	1c5a      	adds	r2, r3, #1
 8004d98:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004d9c:	4422      	add	r2, r4
 8004d9e:	3302      	adds	r3, #2
 8004da0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004da4:	e7c2      	b.n	8004d2c <_printf_common+0x58>
 8004da6:	2301      	movs	r3, #1
 8004da8:	4622      	mov	r2, r4
 8004daa:	4649      	mov	r1, r9
 8004dac:	4638      	mov	r0, r7
 8004dae:	47c0      	blx	r8
 8004db0:	3001      	adds	r0, #1
 8004db2:	d0e6      	beq.n	8004d82 <_printf_common+0xae>
 8004db4:	3601      	adds	r6, #1
 8004db6:	e7d9      	b.n	8004d6c <_printf_common+0x98>

08004db8 <_printf_i>:
 8004db8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004dbc:	7e0f      	ldrb	r7, [r1, #24]
 8004dbe:	4691      	mov	r9, r2
 8004dc0:	2f78      	cmp	r7, #120	; 0x78
 8004dc2:	4680      	mov	r8, r0
 8004dc4:	460c      	mov	r4, r1
 8004dc6:	469a      	mov	sl, r3
 8004dc8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004dca:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004dce:	d807      	bhi.n	8004de0 <_printf_i+0x28>
 8004dd0:	2f62      	cmp	r7, #98	; 0x62
 8004dd2:	d80a      	bhi.n	8004dea <_printf_i+0x32>
 8004dd4:	2f00      	cmp	r7, #0
 8004dd6:	f000 80d5 	beq.w	8004f84 <_printf_i+0x1cc>
 8004dda:	2f58      	cmp	r7, #88	; 0x58
 8004ddc:	f000 80c1 	beq.w	8004f62 <_printf_i+0x1aa>
 8004de0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004de4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004de8:	e03a      	b.n	8004e60 <_printf_i+0xa8>
 8004dea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004dee:	2b15      	cmp	r3, #21
 8004df0:	d8f6      	bhi.n	8004de0 <_printf_i+0x28>
 8004df2:	a101      	add	r1, pc, #4	; (adr r1, 8004df8 <_printf_i+0x40>)
 8004df4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004df8:	08004e51 	.word	0x08004e51
 8004dfc:	08004e65 	.word	0x08004e65
 8004e00:	08004de1 	.word	0x08004de1
 8004e04:	08004de1 	.word	0x08004de1
 8004e08:	08004de1 	.word	0x08004de1
 8004e0c:	08004de1 	.word	0x08004de1
 8004e10:	08004e65 	.word	0x08004e65
 8004e14:	08004de1 	.word	0x08004de1
 8004e18:	08004de1 	.word	0x08004de1
 8004e1c:	08004de1 	.word	0x08004de1
 8004e20:	08004de1 	.word	0x08004de1
 8004e24:	08004f6b 	.word	0x08004f6b
 8004e28:	08004e91 	.word	0x08004e91
 8004e2c:	08004f25 	.word	0x08004f25
 8004e30:	08004de1 	.word	0x08004de1
 8004e34:	08004de1 	.word	0x08004de1
 8004e38:	08004f8d 	.word	0x08004f8d
 8004e3c:	08004de1 	.word	0x08004de1
 8004e40:	08004e91 	.word	0x08004e91
 8004e44:	08004de1 	.word	0x08004de1
 8004e48:	08004de1 	.word	0x08004de1
 8004e4c:	08004f2d 	.word	0x08004f2d
 8004e50:	682b      	ldr	r3, [r5, #0]
 8004e52:	1d1a      	adds	r2, r3, #4
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	602a      	str	r2, [r5, #0]
 8004e58:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e5c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e60:	2301      	movs	r3, #1
 8004e62:	e0a0      	b.n	8004fa6 <_printf_i+0x1ee>
 8004e64:	6820      	ldr	r0, [r4, #0]
 8004e66:	682b      	ldr	r3, [r5, #0]
 8004e68:	0607      	lsls	r7, r0, #24
 8004e6a:	f103 0104 	add.w	r1, r3, #4
 8004e6e:	6029      	str	r1, [r5, #0]
 8004e70:	d501      	bpl.n	8004e76 <_printf_i+0xbe>
 8004e72:	681e      	ldr	r6, [r3, #0]
 8004e74:	e003      	b.n	8004e7e <_printf_i+0xc6>
 8004e76:	0646      	lsls	r6, r0, #25
 8004e78:	d5fb      	bpl.n	8004e72 <_printf_i+0xba>
 8004e7a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004e7e:	2e00      	cmp	r6, #0
 8004e80:	da03      	bge.n	8004e8a <_printf_i+0xd2>
 8004e82:	232d      	movs	r3, #45	; 0x2d
 8004e84:	4276      	negs	r6, r6
 8004e86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e8a:	230a      	movs	r3, #10
 8004e8c:	4859      	ldr	r0, [pc, #356]	; (8004ff4 <_printf_i+0x23c>)
 8004e8e:	e012      	b.n	8004eb6 <_printf_i+0xfe>
 8004e90:	682b      	ldr	r3, [r5, #0]
 8004e92:	6820      	ldr	r0, [r4, #0]
 8004e94:	1d19      	adds	r1, r3, #4
 8004e96:	6029      	str	r1, [r5, #0]
 8004e98:	0605      	lsls	r5, r0, #24
 8004e9a:	d501      	bpl.n	8004ea0 <_printf_i+0xe8>
 8004e9c:	681e      	ldr	r6, [r3, #0]
 8004e9e:	e002      	b.n	8004ea6 <_printf_i+0xee>
 8004ea0:	0641      	lsls	r1, r0, #25
 8004ea2:	d5fb      	bpl.n	8004e9c <_printf_i+0xe4>
 8004ea4:	881e      	ldrh	r6, [r3, #0]
 8004ea6:	2f6f      	cmp	r7, #111	; 0x6f
 8004ea8:	bf0c      	ite	eq
 8004eaa:	2308      	moveq	r3, #8
 8004eac:	230a      	movne	r3, #10
 8004eae:	4851      	ldr	r0, [pc, #324]	; (8004ff4 <_printf_i+0x23c>)
 8004eb0:	2100      	movs	r1, #0
 8004eb2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004eb6:	6865      	ldr	r5, [r4, #4]
 8004eb8:	2d00      	cmp	r5, #0
 8004eba:	bfa8      	it	ge
 8004ebc:	6821      	ldrge	r1, [r4, #0]
 8004ebe:	60a5      	str	r5, [r4, #8]
 8004ec0:	bfa4      	itt	ge
 8004ec2:	f021 0104 	bicge.w	r1, r1, #4
 8004ec6:	6021      	strge	r1, [r4, #0]
 8004ec8:	b90e      	cbnz	r6, 8004ece <_printf_i+0x116>
 8004eca:	2d00      	cmp	r5, #0
 8004ecc:	d04b      	beq.n	8004f66 <_printf_i+0x1ae>
 8004ece:	4615      	mov	r5, r2
 8004ed0:	fbb6 f1f3 	udiv	r1, r6, r3
 8004ed4:	fb03 6711 	mls	r7, r3, r1, r6
 8004ed8:	5dc7      	ldrb	r7, [r0, r7]
 8004eda:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004ede:	4637      	mov	r7, r6
 8004ee0:	42bb      	cmp	r3, r7
 8004ee2:	460e      	mov	r6, r1
 8004ee4:	d9f4      	bls.n	8004ed0 <_printf_i+0x118>
 8004ee6:	2b08      	cmp	r3, #8
 8004ee8:	d10b      	bne.n	8004f02 <_printf_i+0x14a>
 8004eea:	6823      	ldr	r3, [r4, #0]
 8004eec:	07de      	lsls	r6, r3, #31
 8004eee:	d508      	bpl.n	8004f02 <_printf_i+0x14a>
 8004ef0:	6923      	ldr	r3, [r4, #16]
 8004ef2:	6861      	ldr	r1, [r4, #4]
 8004ef4:	4299      	cmp	r1, r3
 8004ef6:	bfde      	ittt	le
 8004ef8:	2330      	movle	r3, #48	; 0x30
 8004efa:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004efe:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004f02:	1b52      	subs	r2, r2, r5
 8004f04:	6122      	str	r2, [r4, #16]
 8004f06:	464b      	mov	r3, r9
 8004f08:	4621      	mov	r1, r4
 8004f0a:	4640      	mov	r0, r8
 8004f0c:	f8cd a000 	str.w	sl, [sp]
 8004f10:	aa03      	add	r2, sp, #12
 8004f12:	f7ff fedf 	bl	8004cd4 <_printf_common>
 8004f16:	3001      	adds	r0, #1
 8004f18:	d14a      	bne.n	8004fb0 <_printf_i+0x1f8>
 8004f1a:	f04f 30ff 	mov.w	r0, #4294967295
 8004f1e:	b004      	add	sp, #16
 8004f20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f24:	6823      	ldr	r3, [r4, #0]
 8004f26:	f043 0320 	orr.w	r3, r3, #32
 8004f2a:	6023      	str	r3, [r4, #0]
 8004f2c:	2778      	movs	r7, #120	; 0x78
 8004f2e:	4832      	ldr	r0, [pc, #200]	; (8004ff8 <_printf_i+0x240>)
 8004f30:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004f34:	6823      	ldr	r3, [r4, #0]
 8004f36:	6829      	ldr	r1, [r5, #0]
 8004f38:	061f      	lsls	r7, r3, #24
 8004f3a:	f851 6b04 	ldr.w	r6, [r1], #4
 8004f3e:	d402      	bmi.n	8004f46 <_printf_i+0x18e>
 8004f40:	065f      	lsls	r7, r3, #25
 8004f42:	bf48      	it	mi
 8004f44:	b2b6      	uxthmi	r6, r6
 8004f46:	07df      	lsls	r7, r3, #31
 8004f48:	bf48      	it	mi
 8004f4a:	f043 0320 	orrmi.w	r3, r3, #32
 8004f4e:	6029      	str	r1, [r5, #0]
 8004f50:	bf48      	it	mi
 8004f52:	6023      	strmi	r3, [r4, #0]
 8004f54:	b91e      	cbnz	r6, 8004f5e <_printf_i+0x1a6>
 8004f56:	6823      	ldr	r3, [r4, #0]
 8004f58:	f023 0320 	bic.w	r3, r3, #32
 8004f5c:	6023      	str	r3, [r4, #0]
 8004f5e:	2310      	movs	r3, #16
 8004f60:	e7a6      	b.n	8004eb0 <_printf_i+0xf8>
 8004f62:	4824      	ldr	r0, [pc, #144]	; (8004ff4 <_printf_i+0x23c>)
 8004f64:	e7e4      	b.n	8004f30 <_printf_i+0x178>
 8004f66:	4615      	mov	r5, r2
 8004f68:	e7bd      	b.n	8004ee6 <_printf_i+0x12e>
 8004f6a:	682b      	ldr	r3, [r5, #0]
 8004f6c:	6826      	ldr	r6, [r4, #0]
 8004f6e:	1d18      	adds	r0, r3, #4
 8004f70:	6961      	ldr	r1, [r4, #20]
 8004f72:	6028      	str	r0, [r5, #0]
 8004f74:	0635      	lsls	r5, r6, #24
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	d501      	bpl.n	8004f7e <_printf_i+0x1c6>
 8004f7a:	6019      	str	r1, [r3, #0]
 8004f7c:	e002      	b.n	8004f84 <_printf_i+0x1cc>
 8004f7e:	0670      	lsls	r0, r6, #25
 8004f80:	d5fb      	bpl.n	8004f7a <_printf_i+0x1c2>
 8004f82:	8019      	strh	r1, [r3, #0]
 8004f84:	2300      	movs	r3, #0
 8004f86:	4615      	mov	r5, r2
 8004f88:	6123      	str	r3, [r4, #16]
 8004f8a:	e7bc      	b.n	8004f06 <_printf_i+0x14e>
 8004f8c:	682b      	ldr	r3, [r5, #0]
 8004f8e:	2100      	movs	r1, #0
 8004f90:	1d1a      	adds	r2, r3, #4
 8004f92:	602a      	str	r2, [r5, #0]
 8004f94:	681d      	ldr	r5, [r3, #0]
 8004f96:	6862      	ldr	r2, [r4, #4]
 8004f98:	4628      	mov	r0, r5
 8004f9a:	f000 f859 	bl	8005050 <memchr>
 8004f9e:	b108      	cbz	r0, 8004fa4 <_printf_i+0x1ec>
 8004fa0:	1b40      	subs	r0, r0, r5
 8004fa2:	6060      	str	r0, [r4, #4]
 8004fa4:	6863      	ldr	r3, [r4, #4]
 8004fa6:	6123      	str	r3, [r4, #16]
 8004fa8:	2300      	movs	r3, #0
 8004faa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fae:	e7aa      	b.n	8004f06 <_printf_i+0x14e>
 8004fb0:	462a      	mov	r2, r5
 8004fb2:	4649      	mov	r1, r9
 8004fb4:	4640      	mov	r0, r8
 8004fb6:	6923      	ldr	r3, [r4, #16]
 8004fb8:	47d0      	blx	sl
 8004fba:	3001      	adds	r0, #1
 8004fbc:	d0ad      	beq.n	8004f1a <_printf_i+0x162>
 8004fbe:	6823      	ldr	r3, [r4, #0]
 8004fc0:	079b      	lsls	r3, r3, #30
 8004fc2:	d413      	bmi.n	8004fec <_printf_i+0x234>
 8004fc4:	68e0      	ldr	r0, [r4, #12]
 8004fc6:	9b03      	ldr	r3, [sp, #12]
 8004fc8:	4298      	cmp	r0, r3
 8004fca:	bfb8      	it	lt
 8004fcc:	4618      	movlt	r0, r3
 8004fce:	e7a6      	b.n	8004f1e <_printf_i+0x166>
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	4632      	mov	r2, r6
 8004fd4:	4649      	mov	r1, r9
 8004fd6:	4640      	mov	r0, r8
 8004fd8:	47d0      	blx	sl
 8004fda:	3001      	adds	r0, #1
 8004fdc:	d09d      	beq.n	8004f1a <_printf_i+0x162>
 8004fde:	3501      	adds	r5, #1
 8004fe0:	68e3      	ldr	r3, [r4, #12]
 8004fe2:	9903      	ldr	r1, [sp, #12]
 8004fe4:	1a5b      	subs	r3, r3, r1
 8004fe6:	42ab      	cmp	r3, r5
 8004fe8:	dcf2      	bgt.n	8004fd0 <_printf_i+0x218>
 8004fea:	e7eb      	b.n	8004fc4 <_printf_i+0x20c>
 8004fec:	2500      	movs	r5, #0
 8004fee:	f104 0619 	add.w	r6, r4, #25
 8004ff2:	e7f5      	b.n	8004fe0 <_printf_i+0x228>
 8004ff4:	080052a0 	.word	0x080052a0
 8004ff8:	080052b1 	.word	0x080052b1

08004ffc <memmove>:
 8004ffc:	4288      	cmp	r0, r1
 8004ffe:	b510      	push	{r4, lr}
 8005000:	eb01 0402 	add.w	r4, r1, r2
 8005004:	d902      	bls.n	800500c <memmove+0x10>
 8005006:	4284      	cmp	r4, r0
 8005008:	4623      	mov	r3, r4
 800500a:	d807      	bhi.n	800501c <memmove+0x20>
 800500c:	1e43      	subs	r3, r0, #1
 800500e:	42a1      	cmp	r1, r4
 8005010:	d008      	beq.n	8005024 <memmove+0x28>
 8005012:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005016:	f803 2f01 	strb.w	r2, [r3, #1]!
 800501a:	e7f8      	b.n	800500e <memmove+0x12>
 800501c:	4601      	mov	r1, r0
 800501e:	4402      	add	r2, r0
 8005020:	428a      	cmp	r2, r1
 8005022:	d100      	bne.n	8005026 <memmove+0x2a>
 8005024:	bd10      	pop	{r4, pc}
 8005026:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800502a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800502e:	e7f7      	b.n	8005020 <memmove+0x24>

08005030 <_sbrk_r>:
 8005030:	b538      	push	{r3, r4, r5, lr}
 8005032:	2300      	movs	r3, #0
 8005034:	4d05      	ldr	r5, [pc, #20]	; (800504c <_sbrk_r+0x1c>)
 8005036:	4604      	mov	r4, r0
 8005038:	4608      	mov	r0, r1
 800503a:	602b      	str	r3, [r5, #0]
 800503c:	f7fc fd26 	bl	8001a8c <_sbrk>
 8005040:	1c43      	adds	r3, r0, #1
 8005042:	d102      	bne.n	800504a <_sbrk_r+0x1a>
 8005044:	682b      	ldr	r3, [r5, #0]
 8005046:	b103      	cbz	r3, 800504a <_sbrk_r+0x1a>
 8005048:	6023      	str	r3, [r4, #0]
 800504a:	bd38      	pop	{r3, r4, r5, pc}
 800504c:	20000380 	.word	0x20000380

08005050 <memchr>:
 8005050:	4603      	mov	r3, r0
 8005052:	b510      	push	{r4, lr}
 8005054:	b2c9      	uxtb	r1, r1
 8005056:	4402      	add	r2, r0
 8005058:	4293      	cmp	r3, r2
 800505a:	4618      	mov	r0, r3
 800505c:	d101      	bne.n	8005062 <memchr+0x12>
 800505e:	2000      	movs	r0, #0
 8005060:	e003      	b.n	800506a <memchr+0x1a>
 8005062:	7804      	ldrb	r4, [r0, #0]
 8005064:	3301      	adds	r3, #1
 8005066:	428c      	cmp	r4, r1
 8005068:	d1f6      	bne.n	8005058 <memchr+0x8>
 800506a:	bd10      	pop	{r4, pc}

0800506c <memcpy>:
 800506c:	440a      	add	r2, r1
 800506e:	4291      	cmp	r1, r2
 8005070:	f100 33ff 	add.w	r3, r0, #4294967295
 8005074:	d100      	bne.n	8005078 <memcpy+0xc>
 8005076:	4770      	bx	lr
 8005078:	b510      	push	{r4, lr}
 800507a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800507e:	4291      	cmp	r1, r2
 8005080:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005084:	d1f9      	bne.n	800507a <memcpy+0xe>
 8005086:	bd10      	pop	{r4, pc}

08005088 <_realloc_r>:
 8005088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800508c:	4680      	mov	r8, r0
 800508e:	4614      	mov	r4, r2
 8005090:	460e      	mov	r6, r1
 8005092:	b921      	cbnz	r1, 800509e <_realloc_r+0x16>
 8005094:	4611      	mov	r1, r2
 8005096:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800509a:	f7ff bc37 	b.w	800490c <_malloc_r>
 800509e:	b92a      	cbnz	r2, 80050ac <_realloc_r+0x24>
 80050a0:	f7ff fbcc 	bl	800483c <_free_r>
 80050a4:	4625      	mov	r5, r4
 80050a6:	4628      	mov	r0, r5
 80050a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050ac:	f000 f81b 	bl	80050e6 <_malloc_usable_size_r>
 80050b0:	4284      	cmp	r4, r0
 80050b2:	4607      	mov	r7, r0
 80050b4:	d802      	bhi.n	80050bc <_realloc_r+0x34>
 80050b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80050ba:	d812      	bhi.n	80050e2 <_realloc_r+0x5a>
 80050bc:	4621      	mov	r1, r4
 80050be:	4640      	mov	r0, r8
 80050c0:	f7ff fc24 	bl	800490c <_malloc_r>
 80050c4:	4605      	mov	r5, r0
 80050c6:	2800      	cmp	r0, #0
 80050c8:	d0ed      	beq.n	80050a6 <_realloc_r+0x1e>
 80050ca:	42bc      	cmp	r4, r7
 80050cc:	4622      	mov	r2, r4
 80050ce:	4631      	mov	r1, r6
 80050d0:	bf28      	it	cs
 80050d2:	463a      	movcs	r2, r7
 80050d4:	f7ff ffca 	bl	800506c <memcpy>
 80050d8:	4631      	mov	r1, r6
 80050da:	4640      	mov	r0, r8
 80050dc:	f7ff fbae 	bl	800483c <_free_r>
 80050e0:	e7e1      	b.n	80050a6 <_realloc_r+0x1e>
 80050e2:	4635      	mov	r5, r6
 80050e4:	e7df      	b.n	80050a6 <_realloc_r+0x1e>

080050e6 <_malloc_usable_size_r>:
 80050e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80050ea:	1f18      	subs	r0, r3, #4
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	bfbc      	itt	lt
 80050f0:	580b      	ldrlt	r3, [r1, r0]
 80050f2:	18c0      	addlt	r0, r0, r3
 80050f4:	4770      	bx	lr
	...

080050f8 <_init>:
 80050f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050fa:	bf00      	nop
 80050fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050fe:	bc08      	pop	{r3}
 8005100:	469e      	mov	lr, r3
 8005102:	4770      	bx	lr

08005104 <_fini>:
 8005104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005106:	bf00      	nop
 8005108:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800510a:	bc08      	pop	{r3}
 800510c:	469e      	mov	lr, r3
 800510e:	4770      	bx	lr
