

================================================================
== Vitis HLS Report for 'load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4'
================================================================
* Date:           Sun Feb 22 21:56:51 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.455 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_3_VITIS_LOOP_57_4  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     377|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       0|      54|    -|
|Register         |        -|    -|     148|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     148|     431|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln56_1_fu_171_p2     |         +|   0|  0|  69|          62|           1|
    |add_ln56_fu_197_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln57_fu_271_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln59_1_fu_231_p2     |         +|   0|  0|  38|          31|          31|
    |add_ln59_fu_255_p2       |         +|   0|  0|  22|          15|          15|
    |icmp_ln56_fu_166_p2      |      icmp|   0|  0|  69|          62|          62|
    |icmp_ln57_fu_189_p2      |      icmp|   0|  0|  39|          32|          32|
    |select_ln56_1_fu_211_p3  |    select|   0|  0|  31|           1|          31|
    |select_ln56_fu_203_p3    |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 377|         267|         207|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |c_1_fu_66                |   9|          2|   31|         62|
    |indvar_flatten7_fu_74    |   9|          2|   62|        124|
    |r_fu_70                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  127|        254|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln59_reg_341                  |  15|   0|   15|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |c_1_fu_66                         |  31|   0|   31|          0|
    |icmp_ln56_reg_333                 |   1|   0|    1|          0|
    |indvar_flatten7_fu_74             |  62|   0|   62|          0|
    |r_fu_70                           |  31|   0|   31|          0|
    |trunc_ln57_reg_337                |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 148|   0|  148|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+----------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4|  return value|
|cols            |   in|   32|     ap_none|                                                            cols|        scalar|
|bound5          |   in|   62|     ap_none|                                                          bound5|        scalar|
|A_dram_read     |   in|   32|     ap_none|                                                     A_dram_read|        scalar|
|M_e_0_address0  |  out|   15|   ap_memory|                                                           M_e_0|         array|
|M_e_0_ce0       |  out|    1|   ap_memory|                                                           M_e_0|         array|
|M_e_0_we0       |  out|    1|   ap_memory|                                                           M_e_0|         array|
|M_e_0_d0        |  out|   32|   ap_memory|                                                           M_e_0|         array|
|M_e_1_address0  |  out|   15|   ap_memory|                                                           M_e_1|         array|
|M_e_1_ce0       |  out|    1|   ap_memory|                                                           M_e_1|         array|
|M_e_1_we0       |  out|    1|   ap_memory|                                                           M_e_1|         array|
|M_e_1_d0        |  out|   32|   ap_memory|                                                           M_e_1|         array|
|M_e_2_address0  |  out|   15|   ap_memory|                                                           M_e_2|         array|
|M_e_2_ce0       |  out|    1|   ap_memory|                                                           M_e_2|         array|
|M_e_2_we0       |  out|    1|   ap_memory|                                                           M_e_2|         array|
|M_e_2_d0        |  out|   32|   ap_memory|                                                           M_e_2|         array|
|M_e_3_address0  |  out|   15|   ap_memory|                                                           M_e_3|         array|
|M_e_3_ce0       |  out|    1|   ap_memory|                                                           M_e_3|         array|
|M_e_3_we0       |  out|    1|   ap_memory|                                                           M_e_3|         array|
|M_e_3_d0        |  out|   32|   ap_memory|                                                           M_e_3|         array|
+----------------+-----+-----+------------+----------------------------------------------------------------+--------------+

