// Seed: 3770580386
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    output wand id_2,
    input tri1 id_3,
    output uwire id_4
);
  integer id_6 = +id_3;
  wire id_7;
  ;
endmodule
module module_1 #(
    parameter id_7 = 32'd91
) (
    input uwire id_0,
    output wand id_1,
    input wand id_2,
    input wand id_3,
    input wire id_4,
    output tri id_5,
    input uwire id_6,
    output uwire _id_7,
    output tri0 id_8,
    output supply1 id_9,
    input wor id_10,
    output tri0 id_11
);
  logic [-1 'b0 : id_7] id_13;
  wire id_14;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_8,
      id_4,
      id_11
  );
  assign modCall_1.id_3 = 0;
endmodule
