

================================================================
== Vitis HLS Report for 'f32_add'
================================================================
* Date:           Sat Oct 25 21:54:08 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.43>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b" [./bf16_accl.h:260]   --->   Operation 5 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a" [./bf16_accl.h:260]   --->   Operation 6 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [4/4] (6.43ns)   --->   "%c = fadd i32 %a_read, i32 %b_read" [./bf16_accl.h:262]   --->   Operation 7 'fadd' 'c' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.43>
ST_2 : Operation 8 [3/4] (6.43ns)   --->   "%c = fadd i32 %a_read, i32 %b_read" [./bf16_accl.h:262]   --->   Operation 8 'fadd' 'c' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 9 [2/4] (6.43ns)   --->   "%c = fadd i32 %a_read, i32 %b_read" [./bf16_accl.h:262]   --->   Operation 9 'fadd' 'c' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 10 [1/4] (6.43ns)   --->   "%c = fadd i32 %a_read, i32 %b_read" [./bf16_accl.h:262]   --->   Operation 10 'fadd' 'c' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%ret_ln263 = ret i32 %c" [./bf16_accl.h:263]   --->   Operation 11 'ret' 'ret_ln263' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.44ns
The critical path consists of the following:
	wire read operation ('b', ./bf16_accl.h:260) on port 'b' (./bf16_accl.h:260) [3]  (0 ns)
	'fadd' operation ('c', ./bf16_accl.h:262) [5]  (6.44 ns)

 <State 2>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('c', ./bf16_accl.h:262) [5]  (6.44 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('c', ./bf16_accl.h:262) [5]  (6.44 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('c', ./bf16_accl.h:262) [5]  (6.44 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
