<!DOCTYPE html><html class="client-nojs" lang="en" dir="ltr"><head><meta charset="UTF-8"/>
<script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>var __ez=__ez||{};__ez.stms=Date.now();__ez.evt={};__ez.script={};__ez.ck=__ez.ck||{};__ez.template={};__ez.template.isOrig=false;__ez.queue=(function(){var count=0,incr=0,items=[],timeDelayFired=false,hpItems=[],lpItems=[],allowLoad=true;var obj={func:function(name,funcName,parameters,isBlock,blockedBy,deleteWhenComplete,proceedIfError){var self=this;this.name=name;this.funcName=funcName;this.parameters=parameters===null?null:(parameters instanceof Array)?parameters:[parameters];this.isBlock=isBlock;this.blockedBy=blockedBy;this.deleteWhenComplete=deleteWhenComplete;this.isError=false;this.isComplete=false;this.isInitialized=false;this.proceedIfError=proceedIfError;this.isTimeDelay=false;this.process=function(){log("... func = "+name);self.isInitialized=true;self.isComplete=true;log("... func.apply: "+name);var funcs=self.funcName.split('.');var func=null;if(funcs.length>3){}else if(funcs.length===3){func=window[funcs[0]][funcs[1]][funcs[2]];}else if(funcs.length===2){func=window[funcs[0]][funcs[1]];}else{func=window[self.funcName];}
if(typeof func!=='undefined'&&func!==null){func.apply(null,this.parameters);}
if(self.deleteWhenComplete===true)delete items[name];if(self.isBlock===true){log("----- F'D: "+self.name);processAll();}}},file:function(name,path,isBlock,blockedBy,async,defer,proceedIfError){var self=this;this.name=name;this.path=path;this.async=async;this.defer=defer;this.isBlock=isBlock;this.blockedBy=blockedBy;this.isInitialized=false;this.isError=false;this.isComplete=false;this.proceedIfError=proceedIfError;this.isTimeDelay=false;this.process=function(){self.isInitialized=true;log("... file = "+name);var scr=document.createElement('script');scr.src=path;if(async===true)scr.async=true;else if(defer===true)scr.defer=true;scr.onerror=function(){log("----- ERR'D: "+self.name);self.isError=true;if(self.isBlock===true){processAll();}};scr.onreadystatechange=scr.onload=function(){var state=scr.readyState;log("----- F'D: "+self.name);if((!state||/loaded|complete/.test(state))){self.isComplete=true;if(self.isBlock===true){processAll();}}};document.getElementsByTagName('head')[0].appendChild(scr);}},fileLoaded:function(name,isComplete){this.name=name;this.path="";this.async=false;this.defer=false;this.isBlock=false;this.blockedBy=[];this.isInitialized=true;this.isError=false;this.isComplete=isComplete;this.proceedIfError=false;this.isTimeDelay=false;this.process=function(){};}};function init(){window.addEventListener("load",function(){setTimeout(function(){timeDelayFired=true;log('TDELAY -----');processAll();},5000);},false);}
function addFile(name,path,isBlock,blockedBy,async,defer,proceedIfError,priority){var item=new obj.file(name,path,isBlock,blockedBy,async,defer,proceedIfError);if(priority===true){hpItems[name]=item}else{lpItems[name]=item}
items[name]=item;checkIfBlocked(item);}
function setallowLoad(settobool){allowLoad=settobool}
function addFunc(name,func,parameters,isBlock,blockedBy,autoInc,deleteWhenComplete,proceedIfError,priority){if(autoInc===true)name=name+"_"+incr++;var item=new obj.func(name,func,parameters,isBlock,blockedBy,deleteWhenComplete,proceedIfError);if(priority===true){hpItems[name]=item}else{lpItems[name]=item}
items[name]=item;checkIfBlocked(item);}
function addTimeDelayFile(name,path){var item=new obj.file(name,path,false,[],false,false,true);item.isTimeDelay=true;log(name+' ... '+' FILE! TDELAY');lpItems[name]=item;items[name]=item;checkIfBlocked(item);}
function addTimeDelayFunc(name,func,parameters){var item=new obj.func(name,func,parameters,false,[],true,true);item.isTimeDelay=true;log(name+' ... '+' FUNCTION! TDELAY');lpItems[name]=item;items[name]=item;checkIfBlocked(item);}
function checkIfBlocked(item){if(isBlocked(item)===true||allowLoad==false)return;item.process();}
function isBlocked(item){if(item.isTimeDelay===true&&timeDelayFired===false){log(item.name+" blocked = TIME DELAY!");return true;}
if(item.blockedBy instanceof Array){for(var i=0;i<item.blockedBy.length;i++){var block=item.blockedBy[i];if(items.hasOwnProperty(block)===false){log(item.name+" blocked = "+block);return true;}else if(item.proceedIfError===true&&items[block].isError===true){return false;}else if(items[block].isComplete===false){log(item.name+" blocked = "+block);return true;}}}
return false;}
function markLoaded(filename){if(!filename||0===filename.length){return;}
if(filename in items){var item=items[filename];if(item.isComplete===true){log(item.name+' '+filename+': error loaded duplicate')}else{item.isComplete=true;item.isInitialized=true;}}else{items[filename]=new obj.fileLoaded(filename,true);}
log("markLoaded dummyfile: "+items[filename].name);}
function logWhatsBlocked(){for(var i in items){if(items.hasOwnProperty(i)===false)continue;var item=items[i];isBlocked(item)}}
function log(msg){var href=window.location.href;var reg=new RegExp('[?&]ezq=([^&#]*)','i');var string=reg.exec(href);var res=string?string[1]:null;if(res==="1")console.debug(msg);}
function processAll(){count++;if(count>200)return;log("let's go");processItems(hpItems);processItems(lpItems);}
function processItems(list){for(var i in list){if(list.hasOwnProperty(i)===false)continue;var item=list[i];if(item.isComplete===true||isBlocked(item)||item.isInitialized===true||item.isError===true){if(item.isError===true){log(item.name+': error')}else if(item.isComplete===true){log(item.name+': complete already')}else if(item.isInitialized===true){log(item.name+': initialized already')}}else{item.process();}}}
init();return{addFile:addFile,addDelayFile:addTimeDelayFile,addFunc:addFunc,addDelayFunc:addTimeDelayFunc,items:items,processAll:processAll,setallowLoad:setallowLoad,markLoaded:markLoaded,logWhatsBlocked:logWhatsBlocked,};})();__ez.evt.add=function(e,t,n){e.addEventListener?e.addEventListener(t,n,!1):e.attachEvent?e.attachEvent("on"+t,n):e["on"+t]=n()},__ez.evt.remove=function(e,t,n){e.removeEventListener?e.removeEventListener(t,n,!1):e.detachEvent?e.detachEvent("on"+t,n):delete e["on"+t]};__ez.script.add=function(e){var t=document.createElement("script");t.src=e,t.async=!0,t.type="text/javascript",document.getElementsByTagName("head")[0].appendChild(t)};__ez.dot={};</script>
<script>window.ezslots_raw=[];var __sellerid='3c8aa5c3d999806f76e2fa0b45e0d104';var __ez_nid ='1254144';__advertiserRule=['luckyparkclub.com','happy.luckyparkclub.com'];var ezasVars = {'cid':'2594856134','pid':'pub-1951113009523412','ssid':44};window.google_reactive_ads_global_state = {
                adCount: {},
                floatingAdsStacking: { maxZIndexListeners: [], maxZIndexRestrictions: {}, nextRestrictionId: 0 },
                messageValidationEnabled: false,
                reactiveTypeDisabledByPublisher: {},
                reactiveTypeEnabledInAsfe: {},
                sideRailAvailableSpace: [],
                sideRailOverlappableElements: [],
                stateForType: {},
                tagSpecificState: {},
                wasPlaTagProcessed: true,
                wasReactiveAdConfigReceived: { 1: true, 2: true, 8: true },
                wasReactiveAdVisible: {},
                wasReactiveTagRequestSent: true,
                description: "Can't disable auto ads programmatically on the page, so here we are!"
            };window.ezasvEvent=function(e,o){if(e[0].isIntersecting===true){var i=e[0].target.attributes[0].value.substr(0,e[0].target.attributes[0].value.length-9);window.ezoSTPixelAdd(i,'viewed',1);o.disconnect();}};window.ezaslEvent=function(m,o){if(typeof m[0].target.attributes['data-ad-status']!='undefined'){var v=m[0].target.attributes['data-ad-status'].value;var i=m[0].target.attributes[0].value.substr(0,m[0].target.attributes[0].value.length-9);if(v=='filled'){window.ezoSTPixelAdd(i,'loaded',1);var vo=new IntersectionObserver(window.ezasvEvent,{threshold:[1]});vo.observe(document.getElementById(i+'-asloaded'));}
o.disconnect();}};window.ezoSTPixels=[];var stPixelInterval=setInterval(function(){if(typeof __ez!=='undefined'&&typeof __ezDotData!=='undefined'&&(typeof ezslots!=='undefined'&&window.ezslots_raw.length>0)){window.ezoSTPixelFire();clearInterval(stPixelInterval);}},250);window.ezoSTPixelAdd=function(id,name,value){window.ezoSTPixels.push({id:id,name:name,value:value});window.ezoSTPixelFire();};window.ezoGetSlotById=function(id){var slotId=id.split('div-gpt-ad-')[1].split('-',3).join('-');for(s in window.ezslots_raw){if(window.ezslots_raw[s].tap.includes(slotId)){return window.ezslots_raw[s];}}};window.ezoSTPixelFire=function(){if(typeof __ez!=='undefined'&&typeof __ezDotData!=='undefined'&&(typeof ezslots!=='undefined'&&window.ezslots_raw.length>0)){while(window.ezoSTPixels.length>0){var event=window.ezoSTPixels.shift();var s=window.ezoGetSlotById(event.id);var pxData=[{type:'impression',impression_id:s.eid,domain_id:window.did.toString(),unit:event.id,t_epoch:__ez.dot.getEpoch(0),ad_position:parseInt(s.ap),country_code:__ez.dot.getCC(),pageview_id:__ez.dot.getPageviewId(),comp_id:1,data:__ez.dot.dataToStr([(new __ezDotData(event.name,event.value.toString()))]),is_orig:0}];var pxURL='/porpoiseant/army.gif';var pixelURL=__ez.dot.getURL(pxURL)+'?orig=0&sts='+btoa(JSON.stringify(pxData));__ez.dot.Fire(pixelURL);}}};</script>
<script>window.ezhbopt=true;</script>
<link href="//ad.doubleclick.net" rel="dns-prefetch">
<link href="//pagead2.googlesyndication.com" rel="dns-prefetch">
<link href="//googleads.g.doubleclick.net" rel="dns-prefetch">
<link href="//tpc.googlesyndication.com" rel="dns-prefetch">
<link href="//adservice.google.com" rel="dns-prefetch">
<link href="//secureads.g.doubleclick.net" rel="dns-prefetch">
<link href="//www.googletagservices.com" rel="dns-prefetch">
<script async data-ezscrex="false" data-cfasync="false" data-pagespeed-no-defer>(function(E){var window=this;if(window.googletag&&googletag.evalScripts){googletag.evalScripts();}if(window.googletag&&googletag._loaded_)return;var aa,ba=function(a){var b=0;return function(){return b<a.length?{done:!1,value:a[b++]}:{done:!0}}},ca="function"==typeof Object.defineProperties?Object.defineProperty:function(a,b,c){if(a==Array.prototype||a==Object.prototype)return a;a[b]=c.value;return a},da=function(a){a=["object"==typeof globalThis&&globalThis,a,"object"==typeof window&&window,"object"==typeof self&&self,"object"==typeof global&&global];for(var b=0;b<a.length;++b){var c=a[b];if(c&&c.Math==Math)return c}throw Error("Cannot find global object");},ea=da(this),fa="function"===typeof Symbol&&"symbol"===typeof Symbol("x"),m={},ia={},n=function(a,b){var c=ia[b];if(null==c)return a[b];c=a[c];return void 0!==c?c:a[b]},p=function(a,b,c){if(b)a:{var d=a.split(".");a=1===d.length;var e=d[0],f;!a&&e in m?f=m:f=ea;for(e=0;e<d.length-1;e++){var g=d[e];if(!(g in f))break a;f=f[g]}d=d[d.length-1];c=fa&&"es6"===c?f[d]:null;b=b(c);null!=b&&(a?ca(m,d,{configurable:!0,writable:!0,value:b}):b!==c&&(void 0===ia[d]&&(a=1E9*Math.random()>>>0,ia[d]=fa?ea.Symbol(d):"$jscp$"+a+"$"+d),ca(f,ia[d],{configurable:!0,writable:!0,value:b})))}};p("Symbol",function(a){if(a)return a;var b=function(f,g){this.g=f;ca(this,"description",{configurable:!0,writable:!0,value:g})};b.prototype.toString=function(){return this.g};var c="jscomp_symbol_"+(1E9*Math.random()>>>0)+"_",d=0,e=function(f){if(this instanceof e)throw new TypeError("Symbol is not a constructor");return new b(c+(f||"")+"_"+d++,f)};return e},"es6");p("Symbol.iterator",function(a){if(a)return a;a=(0,m.Symbol)("Symbol.iterator");for(var b="Array Int8Array Uint8Array Uint8ClampedArray Int16Array Uint16Array Int32Array Uint32Array Float32Array Float64Array".split(" "),c=0;c<b.length;c++){var d=ea[b[c]];"function"===typeof d&&"function"!=typeof d.prototype[a]&&ca(d.prototype,a,{configurable:!0,writable:!0,value:function(){return ja(ba(this))}})}return a},"es6");var ja=function(a){a={next:a};a[n(m.Symbol,"iterator")]=function(){return this};return a},ka=function(a){return a.raw=a},r=function(a){var b="undefined"!=typeof m.Symbol&&n(m.Symbol,"iterator")&&a[n(m.Symbol,"iterator")];return b?b.call(a):{next:ba(a)}},la=function(a){for(var b,c=[];!(b=a.next()).done;)c.push(b.value);return c},u=function(a){return a instanceof Array?a:la(r(a))},ma="function"==typeof Object.create?Object.create:function(a){var b=function(){};b.prototype=a;return new b},na;if(fa&&"function"==typeof Object.setPrototypeOf)na=Object.setPrototypeOf;else{var oa;a:{var pa={a:!0},qa={};try{qa.__proto__=pa;oa=qa.a;break a}catch(a){}oa=!1}na=oa?function(a,b){a.__proto__=b;if(a.__proto__!==b)throw new TypeError(a+" is not extensible");return a}:null}var ra=na,v=function(a,b){a.prototype=ma(b.prototype);a.prototype.constructor=a;if(ra)ra(a,b);else for(var c in b)if("prototype"!=c)if(Object.defineProperties){var d=Object.getOwnPropertyDescriptor(b,c);d&&Object.defineProperty(a,c,d)}else a[c]=b[c];a.La=b.prototype},w=function(){for(var a=Number(this),b=[],c=a;c<arguments.length;c++)b[c-a]=arguments[c];return b},x=function(a,b){return Object.prototype.hasOwnProperty.call(a,b)},sa=fa&&"function"==typeof n(Object,"assign")?n(Object,"assign"):function(a,b){for(var c=1;c<arguments.length;c++){var d=arguments[c];if(d)for(var e in d)x(d,e)&&(a[e]=d[e])}return a};p("Object.assign",function(a){return a||sa},"es6");p("Array.prototype.find",function(a){return a?a:function(b,c){a:{var d=this;d instanceof String&&(d=String(d));for(var e=d.length,f=0;f<e;f++){var g=d[f];if(b.call(c,g,f,d)){b=g;break a}}b=void 0}return b}},"es6");p("WeakMap",function(a){function b(){}function c(g){var h=typeof g;return"object"===h&&null!==g||"function"===h}if(function(){if(!a||!Object.seal)return!1;try{var g=Object.seal({}),h=Object.seal({}),k=new a([[g,2],[h,3]]);if(2!=k.get(g)||3!=k.get(h))return!1;k.delete(g);k.set(h,4);return!k.has(g)&&4==k.get(h)}catch(l){return!1}}())return a;var d="$jscomp_hidden_"+Math.random(),e=0,f=function(g){this.g=(e+=Math.random()+1).toString();if(g){g=r(g);for(var h;!(h=g.next()).done;)h=h.value,this.set(h[0],h[1])}};f.prototype.set=function(g,h){if(!c(g))throw Error("Invalid WeakMap key");if(!x(g,d)){var k=new b;ca(g,d,{value:k})}if(!x(g,d))throw Error("WeakMap key fail: "+g);g[d][this.g]=h;return this};f.prototype.get=function(g){return c(g)&&x(g,d)?g[d][this.g]:void 0};f.prototype.has=function(g){return c(g)&&x(g,d)&&x(g[d],this.g)};f.prototype.delete=function(g){return c(g)&&x(g,d)&&x(g[d],this.g)?delete g[d][this.g]:!1};return f},"es6");p("Map",function(a){if(function(){if(!a||"function"!=typeof a||!a.prototype.entries||"function"!=typeof Object.seal)return!1;try{var h=Object.seal({x:4}),k=new a(r([[h,"s"]]));if("s"!=k.get(h)||1!=k.size||k.get({x:4})||k.set({x:4},"t")!=k||2!=k.size)return!1;var l=k.entries(),q=l.next();if(q.done||q.value[0]!=h||"s"!=q.value[1])return!1;q=l.next();return q.done||4!=q.value[0].x||"t"!=q.value[1]||!l.next().done?!1:!0}catch(t){return!1}}())return a;var b=new m.WeakMap,c=function(h){this.h={};this.g=f();this.size=0;if(h){h=r(h);for(var k;!(k=h.next()).done;)k=k.value,this.set(k[0],k[1])}};c.prototype.set=function(h,k){h=0===h?0:h;var l=d(this,h);l.list||(l.list=this.h[l.id]=[]);l.m?l.m.value=k:(l.m={next:this.g,s:this.g.s,head:this.g,key:h,value:k},l.list.push(l.m),this.g.s.next=l.m,this.g.s=l.m,this.size++);return this};c.prototype.delete=function(h){h=d(this,h);return h.m&&h.list?(h.list.splice(h.index,1),h.list.length||delete this.h[h.id],h.m.s.next=h.m.next,h.m.next.s=h.m.s,h.m.head=null,this.size--,!0):!1};c.prototype.clear=function(){this.h={};this.g=this.g.s=f();this.size=0};c.prototype.has=function(h){return!!d(this,h).m};c.prototype.get=function(h){return(h=d(this,h).m)&&h.value};c.prototype.entries=function(){return e(this,function(h){return[h.key,h.value]})};c.prototype.keys=function(){return e(this,function(h){return h.key})};c.prototype.values=function(){return e(this,function(h){return h.value})};c.prototype.forEach=function(h,k){for(var l=this.entries(),q;!(q=l.next()).done;)q=q.value,h.call(k,q[1],q[0],this)};c.prototype[n(m.Symbol,"iterator")]=c.prototype.entries;var d=function(h,k){var l=k&&typeof k;"object"==l||"function"==l?b.has(k)?l=b.get(k):(l=""+ ++g,b.set(k,l)):l="p_"+k;var q=h.h[l];if(q&&x(h.h,l))for(h=0;h<q.length;h++){var t=q[h];if(k!==k&&t.key!==t.key||k===t.key)return{id:l,list:q,index:h,m:t}}return{id:l,list:q,index:-1,m:void 0}},e=function(h,k){var l=h.g;return ja(function(){if(l){for(;l.head!=h.g;)l=l.s;for(;l.next!=l.head;)return l=l.next,{done:!1,value:k(l)};l=null}return{done:!0,value:void 0}})},f=function(){var h={};return h.s=h.next=h.head=h},g=0;return c},"es6");var ta=function(a,b){a instanceof String&&(a+="");var c=0,d=!1,e={next:function(){if(!d&&c<a.length){var f=c++;return{value:b(f,a[f]),done:!1}}d=!0;return{done:!0,value:void 0}}};e[n(m.Symbol,"iterator")]=function(){return e};return e},ua=function(a,b,c){if(null==a)throw new TypeError("The 'this' value for String.prototype."+c+" must not be null or undefined");if(b instanceof RegExp)throw new TypeError("First argument to String.prototype."+c+" must not be a regular expression");return a+""};p("String.prototype.startsWith",function(a){return a?a:function(b,c){var d=ua(this,b,"startsWith"),e=d.length,f=b.length;c=Math.max(0,Math.min(c|0,d.length));for(var g=0;g<f&&c<e;)if(d[c++]!=b[g++])return!1;return g>=f}},"es6");p("String.prototype.repeat",function(a){return a?a:function(b){var c=ua(this,null,"repeat");if(0>b||1342177279<b)throw new RangeError("Invalid count value");b|=0;for(var d="";b;)if(b&1&&(d+=c),b>>>=1)c+=c;return d}},"es6");p("globalThis",function(a){return a||ea},"es_2020");p("Set",function(a){if(function(){if(!a||"function"!=typeof a||!a.prototype.entries||"function"!=typeof Object.seal)return!1;try{var c=Object.seal({x:4}),d=new a(r([c]));if(!d.has(c)||1!=d.size||d.add(c)!=d||1!=d.size||d.add({x:4})!=d||2!=d.size)return!1;var e=d.entries(),f=e.next();if(f.done||f.value[0]!=c||f.value[1]!=c)return!1;f=e.next();return f.done||f.value[0]==c||4!=f.value[0].x||f.value[1]!=f.value[0]?!1:e.next().done}catch(g){return!1}}())return a;var b=function(c){this.g=new m.Map;if(c){c=r(c);for(var d;!(d=c.next()).done;)this.add(d.value)}this.size=this.g.size};b.prototype.add=function(c){c=0===c?0:c;this.g.set(c,c);this.size=this.g.size;return this};b.prototype.delete=function(c){c=this.g.delete(c);this.size=this.g.size;return c};b.prototype.clear=function(){this.g.clear();this.size=0};b.prototype.has=function(c){return this.g.has(c)};b.prototype.entries=function(){return this.g.entries()};b.prototype.values=function(){return n(this.g,"values").call(this.g)};b.prototype.keys=n(b.prototype,"values");b.prototype[n(m.Symbol,"iterator")]=n(b.prototype,"values");b.prototype.forEach=function(c,d){var e=this;this.g.forEach(function(f){return c.call(d,f,f,e)})};return b},"es6");p("String.prototype.padStart",function(a){return a?a:function(b,c){var d=ua(this,null,"padStart");b-=d.length;c=void 0!==c?String(c):" ";return(0<b&&c?n(c,"repeat").call(c,Math.ceil(b/c.length)).substring(0,b):"")+d}},"es8");p("Array.prototype.keys",function(a){return a?a:function(){return ta(this,function(b){return b})}},"es6");p("Array.prototype.values",function(a){return a?a:function(){return ta(this,function(b,c){return c})}},"es8");p("Object.is",function(a){return a?a:function(b,c){return b===c?0!==b||1/b===1/c:b!==b&&c!==c}},"es6");p("Array.prototype.includes",function(a){return a?a:function(b,c){var d=this;d instanceof String&&(d=String(d));var e=d.length;c=c||0;for(0>c&&(c=Math.max(c+e,0));c<e;c++){var f=d[c];if(f===b||n(Object,"is").call(Object,f,b))return!0}return!1}},"es7");p("String.prototype.includes",function(a){return a?a:function(b,c){return-1!==ua(this,b,"includes").indexOf(b,c||0)}},"es6");var y=this||self,va=function(a){a=a.split(".");for(var b=y,c=0;c<a.length;c++)if(b=b[a[c]],null==b)return null;return b},ya=function(a){return Object.prototype.hasOwnProperty.call(a,wa)&&a[wa]||(a[wa]=++xa)},wa="closure_uid_"+(1E9*Math.random()>>>0),xa=0,za=function(a,b){a=a.split(".");var c=y;a[0]in c||"undefined"==typeof c.execScript||c.execScript("var "+a[0]);for(var d;a.length&&(d=a.shift());)a.length||void 0===b?c[d]&&c[d]!==Object.prototype[d]?c=c[d]:c=c[d]={}:c[d]=b};var Aa=function(a){return/^[\s\xa0]*([\s\S]*?)[\s\xa0]*$/.exec(a)[1]},Ia=function(a){if(!Ba.test(a))return a;-1!=a.indexOf("&")&&(a=a.replace(Ca,"&amp;"));-1!=a.indexOf("<")&&(a=a.replace(Da,"&lt;"));-1!=a.indexOf(">")&&(a=a.replace(Ea,"&gt;"));-1!=a.indexOf('"')&&(a=a.replace(Fa,"&quot;"));-1!=a.indexOf("'")&&(a=a.replace(Ga,"&#39;"));-1!=a.indexOf("\x00")&&(a=a.replace(Ha,"&#0;"));return a},Ca=/&/g,Da=/</g,Ea=/>/g,Fa=/"/g,Ga=/'/g,Ha=/\x00/g,Ba=/[\x00&<>"']/,Ka=function(a,b){var c=0;a=Aa(String(a)).split(".");b=Aa(String(b)).split(".");for(var d=Math.max(a.length,b.length),e=0;0==c&&e<d;e++){var f=a[e]||"",g=b[e]||"";do{f=/(\d*)(\D*)(.*)/.exec(f)||["","","",""];g=/(\d*)(\D*)(.*)/.exec(g)||["","","",""];if(0==f[0].length&&0==g[0].length)break;c=Ja(0==f[1].length?0:parseInt(f[1],10),0==g[1].length?0:parseInt(g[1],10))||Ja(0==f[2].length,0==g[2].length)||Ja(f[2],g[2]);f=f[3];g=g[3]}while(0==c)}return c},Ja=function(a,b){return a<b?-1:a>b?1:0};function La(){var a=y.navigator;return a&&(a=a.userAgent)?a:""}function Ma(a){return-1!=La().indexOf(a)};var Na=function(a,b){Array.prototype.forEach.call(a,b,void 0)},Oa=function(a,b){return Array.prototype.filter.call(a,b,void 0)},Qa=function(a,b){return Array.prototype.map.call(a,b,void 0)};function Ra(a,b){a:{for(var c=a.length,d="string"===typeof a?a.split(""):a,e=0;e<c;e++)if(e in d&&b.call(void 0,d[e],e,a)){b=e;break a}b=-1}return 0>b?null:"string"===typeof a?a.charAt(b):a[b]}function Sa(a,b){a:{for(var c="string"===typeof a?a.split(""):a,d=a.length-1;0<=d;d--)if(d in c&&b.call(void 0,c[d],d,a)){b=d;break a}b=-1}return 0>b?null:"string"===typeof a?a.charAt(b):a[b]}function Ta(a,b){return 0<=Array.prototype.indexOf.call(a,b,void 0)};var Ua={},Va=null,Xa=function(a){var b=[];Wa(a,function(c){b.push(c)});return b},Wa=function(a,b){function c(k){for(;d<a.length;){var l=a.charAt(d++),q=Va[l];if(null!=q)return q;if(!/^[\s\xa0]*$/.test(l))throw Error("Unknown base64 encoding at char: "+l);}return k}Ya();for(var d=0;;){var e=c(-1),f=c(0),g=c(64),h=c(64);if(64===h&&-1===e)break;b(e<<2|f>>4);64!=g&&(b(f<<4&240|g>>2),64!=h&&b(g<<6&192|h))}},Ya=function(){if(!Va){Va={};for(var a="ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789".split(""),b=["+/=","+/","-_=","-_.","-_"],c=0;5>c;c++){var d=a.concat(b[c].split(""));Ua[c]=d;for(var e=0;e<d.length;e++){var f=d[e];void 0===Va[f]&&(Va[f]=e)}}}};var Za="undefined"!==typeof Uint8Array;var $a="function"===typeof m.Symbol&&"symbol"===typeof(0,m.Symbol)()?(0,m.Symbol)(void 0):void 0;function ab(a,b){Object.isFrozen(a)||($a?a[$a]|=b:void 0!==a.F?a.F|=b:Object.defineProperties(a,{F:{value:b,configurable:!0,writable:!0,enumerable:!1}}))}function bb(a){var b;$a?b=a[$a]:b=a.F;return null==b?0:b}function cb(a){ab(a,1);return a}function db(a){return Array.isArray(a)?!!(bb(a)&2):!1}function eb(a){if(!Array.isArray(a))throw Error("cannot mark non-array as immutable");ab(a,2)};function fb(a){return null!==a&&"object"===typeof a&&!Array.isArray(a)&&a.constructor===Object}var gb,hb=Object.freeze(cb([])),ib=function(a){if(db(a.l))throw Error("Cannot mutate an immutable Message");},jb="undefined"!=typeof m.Symbol&&"undefined"!=typeof m.Symbol.hasInstance;function kb(a){return{value:a,configurable:!1,writable:!1,enumerable:!1}};function lb(a){switch(typeof a){case "number":return isFinite(a)?a:String(a);case "object":if(a&&!Array.isArray(a)&&Za&&null!=a&&a instanceof Uint8Array){var b;void 0===b&&(b=0);Ya();b=Ua[b];for(var c=Array(Math.floor(a.length/3)),d=b[64]||"",e=0,f=0;e<a.length-2;e+=3){var g=a[e],h=a[e+1],k=a[e+2],l=b[g>>2];g=b[(g&3)<<4|h>>4];h=b[(h&15)<<2|k>>6];k=b[k&63];c[f++]=l+g+h+k}l=0;k=d;switch(a.length-e){case 2:l=a[e+1],k=b[(l&15)<<2]||d;case 1:a=a[e],c[f]=b[a>>2]+b[(a&3)<<4|l>>4]+k+d}return c.join("")}}return a};function mb(a){var b=nb;b=void 0===b?ob:b;return pb(a,b)}function qb(a,b){if(null!=a){if(Array.isArray(a))a=pb(a,b);else if(fb(a)){var c={},d;for(d in a)Object.prototype.hasOwnProperty.call(a,d)&&(c[d]=qb(a[d],b));a=c}else a=b(a);return a}}function pb(a,b){for(var c=a.slice(),d=0;d<c.length;d++)c[d]=qb(c[d],b);Array.isArray(a)&&bb(a)&1&&cb(c);return c}function nb(a){if(a&&"object"==typeof a&&a.toJSON)return a.toJSON();a=lb(a);return Array.isArray(a)?mb(a):a}function ob(a){return Za&&null!=a&&a instanceof Uint8Array?new Uint8Array(a):a};var A=function(a,b,c){return-1===b?null:b>=a.j?a.h?a.h[b]:void 0:(void 0===c?0:c)&&a.h&&(c=a.h[b],null!=c)?c:a.l[b+a.i]},B=function(a,b,c,d,e){d=void 0===d?!1:d;(void 0===e?0:e)||ib(a);b<a.j&&!d?a.l[b+a.i]=c:(a.h||(a.h=a.l[a.j+a.i]={}))[b]=c;return a},rb=function(a,b,c,d){c=void 0===c?!0:c;d=void 0===d?!1:d;var e=A(a,b,d);null==e&&(e=hb);if(db(a.l))c&&(eb(e),Object.freeze(e));else if(e===hb||db(e))e=cb(e.slice()),B(a,b,e,d);return e},C=function(a,b,c){a=A(a,b);return null==a?c:a},sb=function(a,b){a=A(a,b);a=null==a?a:!!a;return null==a?!1:a},tb=function(a,b,c){a=A(a,b);a=null==a?a:+a;return null==a?void 0===c?0:c:a},ub=function(a,b,c){var d=void 0===d?!1:d;return B(a,b,null==c?cb([]):Array.isArray(c)?cb(c):c,d)};function D(a,b,c,d){ib(a);c!==d?B(a,b,c):B(a,b,void 0,!1,!1);return a}var wb=function(a,b,c,d){ib(a);(c=vb(a,c))&&c!==b&&null!=d&&(a.g&&c in a.g&&(a.g[c]=void 0),B(a,c,void 0));return B(a,b,d)},vb=function(a,b){for(var c=0,d=0;d<b.length;d++){var e=b[d];null!=A(a,e)&&(0!==c&&B(a,c,void 0,!1,!0),c=e)}return c},F=function(a,b,c){if(-1===c)return null;a.g||(a.g={});var d=a.g[c];if(d)return d;var e=A(a,c,!1);if(null==e)return d;b=new b(e);db(a.l)&&eb(b.l);return a.g[c]=b},G=function(a,b,c){a.g||(a.g={});var d=db(a.l),e=a.g[c];if(!e){var f=rb(a,c,!0,!1);e=[];d=d||db(f);for(var g=0;g<f.length;g++)e[g]=new b(f[g]),d&&eb(e[g].l);d&&(eb(e),Object.freeze(e));a.g[c]=e}return e},xb=function(a,b,c){var d=void 0===d?!1:d;ib(a);a.g||(a.g={});var e=c?c.l:c;a.g[b]=c;return B(a,b,e,d)},Ab=function(a,b,c,d){ib(a);a.g||(a.g={});var e=d?d.l:d;a.g[b]=d;return wb(a,b,c,e)},Bb=function(a,b,c){var d=void 0===d?!1:d;ib(a);if(c){var e=cb([]);for(var f=0;f<c.length;f++)e[f]=c[f].l;a.g||(a.g={});a.g[b]=c}else a.g&&(a.g[b]=void 0),e=hb;return B(a,b,e,d)},Cb=function(a,b,c){return C(a,b,void 0===c?"":c)},Db=function(a,b,c){b=vb(a,c)===b?b:-1;return C(a,b,0)};var Fb=function(a,b,c){a||(a=Eb);Eb=null;var d=this.constructor.messageId;a||(a=d?[d]:[]);this.i=(d?0:-1)-(this.constructor.g||0);this.g=void 0;this.l=a;a:{d=this.l.length;a=d-1;if(d&&(d=this.l[a],fb(d))){this.j=a-this.i;this.h=d;break a}void 0!==b&&-1<b?(this.j=Math.max(b,a+1-this.i),this.h=void 0):this.j=Number.MAX_VALUE}if(c)for(b=0;b<c.length;b++)if(a=c[b],a<this.j)a+=this.i,(d=this.l[a])?Array.isArray(d)&&cb(d):this.l[a]=hb;else{d=this.h||(this.h=this.l[this.j+this.i]={});var e=d[a];e?Array.isArray(e)&&cb(e):d[a]=hb}};Fb.prototype.toJSON=function(){var a=this.l;return gb?a:mb(a)};var Hb=function(a){gb=!0;try{return JSON.stringify(a.toJSON(),Gb)}finally{gb=!1}};function Gb(a,b){return lb(b)}var Eb;var Ib=function(){Fb.apply(this,arguments)};v(Ib,Fb);if(jb){var Jb={};Object.defineProperties(Ib,(Jb[m.Symbol.hasInstance]=kb(function(){throw Error("Cannot perform instanceof checks for MutableMessage");}),Jb))};var H=function(){Ib.apply(this,arguments)};v(H,Ib);if(jb){var Kb={};Object.defineProperties(H,(Kb[m.Symbol.hasInstance]=kb(Object[m.Symbol.hasInstance]),Kb))};var Nb=function(a,b){this.h=a===Lb&&b||"";this.i=Mb};Nb.prototype.C=!0;Nb.prototype.g=function(){return this.h};var Ob=function(a){return a instanceof Nb&&a.constructor===Nb&&a.i===Mb?a.h:"type_error:Const"},I=function(a){return new Nb(Lb,a)},Mb={},Lb={};function Pb(a){var b=[],c=0,d;for(d in a)b[c++]=a[d];return b};var Qb={area:!0,base:!0,br:!0,col:!0,command:!0,embed:!0,hr:!0,img:!0,input:!0,keygen:!0,link:!0,meta:!0,param:!0,source:!0,track:!0,wbr:!0};var J=function(a,b){this.i=b===Rb?a:""};J.prototype.C=!0;J.prototype.g=function(){return this.i.toString()};J.prototype.L=!0;J.prototype.h=function(){return 1};var Vb=function(a,b){a=Sb.exec(Tb(a).toString());var c=a[3]||"";return new J(a[1]+Ub("?",a[2]||"",b)+Ub("#",c,void 0),Rb)};J.prototype.toString=function(){return this.i+""};var Tb=function(a){return a instanceof J&&a.constructor===J?a.i:"type_error:TrustedResourceUrl"},Sb=/^([^?#]*)(\?[^#]*)?(#[\s\S]*)?/,Wb=function(a){for(var b="",c=0;c<a.length;c++)b+=Ob(a[c]);return new J(b,Rb)},Rb={},Ub=function(a,b,c){if(null==c)return b;if("string"===typeof c)return c?a+encodeURIComponent(c):"";for(var d in c)if(Object.prototype.hasOwnProperty.call(c,d)){var e=c[d];e=Array.isArray(e)?e:[e];for(var f=0;f<e.length;f++){var g=e[f];null!=g&&(b||(b=a),b+=(b.length>a.length?"&":"")+encodeURIComponent(d)+"="+encodeURIComponent(String(g)))}}return b};var K=function(a,b){this.i=b===Xb?a:""};K.prototype.C=!0;K.prototype.g=function(){return this.i.toString()};K.prototype.L=!0;K.prototype.h=function(){return 1};K.prototype.toString=function(){return this.i.toString()};var Yb=/^data:(.*);base64,[a-z0-9+\/]+=*$/i,Zb=/^(?:(?:https?|mailto|ftp):|[^:/?#]*(?:[/?#]|$))/i,Xb={},$b=new K("about:invalid#zClosurez",Xb);var ac={},L=function(a,b,c){this.i=c===ac?a:"";this.j=b;this.C=this.L=!0};L.prototype.h=function(){return this.j};L.prototype.g=function(){return this.i.toString()};L.prototype.toString=function(){return this.i.toString()};var bc=function(a){return a instanceof L&&a.constructor===L?a.i:"type_error:SafeHtml"},cc=function(a){if(a instanceof L)return a;var b="object"==typeof a,c=null;b&&a.L&&(c=a.h());a=Ia(b&&a.C?a.g():String(a));return new L(a,c,ac)},gc=function(a,b){var c={src:a},d={};a={};for(var e in c)Object.prototype.hasOwnProperty.call(c,e)&&(a[e]=c[e]);for(var f in d)Object.prototype.hasOwnProperty.call(d,f)&&(a[f]=d[f]);if(b)for(var g in b)if(Object.prototype.hasOwnProperty.call(b,g)){e=g.toLowerCase();if(e in c)throw Error("");e in d&&delete a[e];a[g]=b[g]}var h;b=null;g="";if(a)for(k in a)if(Object.prototype.hasOwnProperty.call(a,k)){if(!dc.test(k))throw Error("");d=a[k];if(null!=d){c=k;if(d instanceof Nb)d=Ob(d);else{if("style"==c.toLowerCase())throw Error("");if(/^on/i.test(c))throw Error("");if(c.toLowerCase()in ec)if(d instanceof J)d=Tb(d).toString();else if(d instanceof K)d=d instanceof K&&d.constructor===K?d.i:"type_error:SafeUrl";else if("string"===typeof d)d instanceof K||(d="object"==typeof d&&d.C?d.g():String(d),Zb.test(d)?d=new K(d,Xb):(d=String(d),d=d.replace(/(%0A|%0D)/g,""),d=d.match(Yb)?new K(d,Xb):null)),d=(d||$b).g();else throw Error("");}d.C&&(d=d.g());c=c+'="'+Ia(String(d))+'"';g+=" "+c}}var k="<script"+g;null==h?h=[]:Array.isArray(h)||(h=[h]);!0===Qb.script?k+=">":(h=fc(h),k+=">"+bc(h).toString()+"\x3c/script>",b=h.h());(a=a&&a.dir)&&(/^(ltr|rtl|auto)$/i.test(a)?b=0:b=null);return new L(k,b,ac)},ic=function(a){var b=cc(hc),c=b.h(),d=[],e=function(f){Array.isArray(f)?f.forEach(e):(f=cc(f),d.push(bc(f).toString()),f=f.h(),0==c?c=f:0!=f&&c!=f&&(c=null))};a.forEach(e);return new L(d.join(bc(b).toString()),c,ac)},fc=function(a){return ic(Array.prototype.slice.call(arguments))},dc=/^[a-zA-Z0-9-]+$/,ec={action:!0,cite:!0,data:!0,formaction:!0,href:!0,manifest:!0,poster:!0,src:!0},hc=new L(y.trustedTypes&&y.trustedTypes.emptyHTML||"",0,ac);var jc={};var kc=function(){},lc=function(a){this.g=a};v(lc,kc);lc.prototype.toString=function(){return this.g.toString()};function mc(a){return new lc(a,jc)};function nc(a){if(a instanceof kc)if(a instanceof lc)a=a.g;else throw Error("");else a=Tb(a);return a};function oc(a){var b,c,d=null==(c=(b=(a.ownerDocument&&a.ownerDocument.defaultView||window).document).querySelector)?void 0:c.call(b,"script[nonce]");(b=d?d.nonce||d.getAttribute("nonce")||"":"")&&a.setAttribute("nonce",b)};function pc(a,b){a.write(bc(b))};var qc=function(a){var b=!1,c;return function(){b||(c=a(),b=!0);return c}};var rc=function(a,b){a.addEventListener&&a.addEventListener("load",b,!1)};var tc=function(){a:{var a=y.document;if(a.querySelector&&(a=a.querySelector("script[nonce]"))&&(a=a.nonce||a.getAttribute("nonce"))&&sc.test(a))break a;a=""}return a},sc=/^[\w+/_-]+[=]{0,2}$/;var uc=function(){return Ma("iPad")||Ma("Android")&&!Ma("Mobile")||Ma("Silk")};var vc=RegExp("^(?:([^:/?#.]+):)?(?://(?:([^\\\\/?#]*)@)?([^\\\\/?#]*?)(?::([0-9]+))?(?=[\\\\/?#]|$))?([^?#]+)?(?:\\?([^#]*))?(?:#([\\s\\S]*))?$"),wc=function(a){return a?decodeURI(a):a},xc=/#|$/,yc=function(a,b){var c=a.search(xc);a:{var d=0;for(var e=b.length;0<=(d=a.indexOf(b,d))&&d<c;){var f=a.charCodeAt(d-1);if(38==f||63==f)if(f=a.charCodeAt(d+e),!f||61==f||38==f||35==f)break a;d+=e+1}d=-1}if(0>d)return null;e=a.indexOf("&",d);if(0>e||e>c)e=c;d+=b.length+1;return decodeURIComponent(a.substr(d,e-d).replace(/\+/g," "))};var Cc=function(a,b){if(!zc()&&!Ac()){var c=Math.random();if(c<b)return c=Bc(),a[Math.floor(c*a.length)]}return null},Bc=function(){if(!m.globalThis.crypto)return Math.random();try{var a=new Uint32Array(1);m.globalThis.crypto.getRandomValues(a);return a[0]/65536/65536}catch(b){return Math.random()}},Dc=function(a,b){if(a)for(var c in a)Object.prototype.hasOwnProperty.call(a,c)&&b(a[c],c,a)},Ec=function(a){var b=a.length;if(0==b)return 0;for(var c=305419896,d=0;d<b;d++)c^=(c<<5)+(c>>2)+a.charCodeAt(d)&4294967295;return 0<c?c:4294967296+c},Ac=qc(function(){return Array.prototype.some.call(["Google Web Preview","Mediapartners-Google","Google-Read-Aloud","Google-Adwords"],Fc,void 0)||1E-4>Math.random()}),zc=qc(function(){return Fc("MSIE")}),Fc=function(a){return-1!=La().indexOf(a)},Gc=/^(-?[0-9.]{1,30})$/,Hc=function(a){var b=void 0===b?null:b;if(!Gc.test(a))return b;a=Number(a);return isNaN(a)?b:a},Ic=qc(function(){return!uc()&&(Ma("iPod")||Ma("iPhone")||Ma("Android")||Ma("IEMobile"))?2:uc()?1:0}),Jc=function(a,b){a=void 0===a?"":a;b=void 0===b?window:b;return(b=wc(b.location.href.match(vc)[3]||null))?Ec(b+a):null},Lc=function(a,b){0!=a.length&&b.head&&a.forEach(function(c){if(c&&c&&b.head){var d=Kc("META");b.head.appendChild(d);d.httpEquiv="origin-trial";d.content=c}})},Mc=function(a){if("number"!==typeof a.goog_pvsid)try{Object.defineProperty(a,"goog_pvsid",{value:Math.floor(Math.random()*Math.pow(2,52)),configurable:!1})}catch(b){}return Number(a.goog_pvsid)||-1},Kc=function(a,b){b=void 0===b?document:b;return b.createElement(String(a).toLowerCase())};function Nc(a){var b=w.apply(1,arguments);if(0===b.length)return mc(a[0]);for(var c=[a[0]],d=0;d<b.length;d++)c.push(encodeURIComponent(b[d])),c.push(a[d+1]);return mc(c.join(""))};var Oc={Ca:0,Ba:1,ya:2,ta:3,za:4,ua:5,Aa:6,wa:7,xa:8,sa:9,va:10};var Pc={Ea:0,Fa:1,Da:2};var Qc="a".charCodeAt(),Rc=Pb(Oc),Sc=Pb(Pc);var Tc=function(a){if(/[^01]/.test(a))throw Error("Input bitstring "+a+" is malformed!");this.h=a;this.g=0},Wc=function(a){var b=M(a,16);return!0===!!M(a,1)?(a=Uc(a),a.forEach(function(c){if(c>b)throw Error("ID "+c+" is past MaxVendorId "+b+"!");}),a):Vc(a,b)},Uc=function(a){for(var b=M(a,12),c=[];b--;){var d=!0===!!M(a,1),e=M(a,16);if(d)for(d=M(a,16);e<=d;e++)c.push(e);else c.push(e)}c.sort(function(f,g){return f-g});return c},Vc=function(a,b,c){for(var d=[],e=0;e<b;e++)if(M(a,1)){var f=e+1;if(c&&-1===c.indexOf(f))throw Error("ID: "+f+" is outside of allowed values!");d.push(f)}return d},M=function(a,b){if(a.g+b>a.h.length)throw Error("Requested length "+b+" is past end of string.");var c=a.h.substring(a.g,a.g+b);a.g+=b;return parseInt(c,2)};var Yc=function(a,b){try{var c=Xa(a.split(".")[0]).map(function(e){return(aa=e.toString(2),n(aa,"padStart")).call(aa,8,"0")}).join(""),d=new Tc(c);c={};c.tcString=a;c.gdprApplies=!0;d.g+=78;c.cmpId=M(d,12);c.cmpVersion=M(d,12);d.g+=30;c.tcfPolicyVersion=M(d,6);c.isServiceSpecific=!!M(d,1);c.useNonStandardStacks=!!M(d,1);c.specialFeatureOptins=Xc(Vc(d,12,Sc),Sc);c.purpose={consents:Xc(Vc(d,24,Rc),Rc),legitimateInterests:Xc(Vc(d,24,Rc),Rc)};c.purposeOneTreatment=!!M(d,1);c.publisherCC=String.fromCharCode(Qc+M(d,6))+String.fromCharCode(Qc+M(d,6));c.vendor={consents:Xc(Wc(d),b),legitimateInterests:Xc(Wc(d),b)};return c}catch(e){return null}},Xc=function(a,b){var c={};if(Array.isArray(b)&&0!==b.length){b=r(b);for(var d=b.next();!d.done;d=b.next())d=d.value,c[d]=-1!==a.indexOf(d)}else for(a=r(a),d=a.next();!d.done;d=a.next())c[d.value]=!0;delete c[0];return c};function Zc(a){return function(){var b=w.apply(0,arguments);try{return a.apply(this,b)}catch(c){}}}var $c=Zc(function(a){var b=[],c={};a=r(a);for(var d=a.next();!d.done;c={D:c.D},d=a.next())c.D=d.value,Zc(function(e){return function(){b.push('[{"'+e.D.ha+'":'+Hb(e.D.message)+"}]")}}(c))();return"[["+b.join(",")+"]]"});var ad=function(a,b){if(m.globalThis.fetch)m.globalThis.fetch(a,{method:"POST",body:b,keepalive:65536>b.length,credentials:"omit",mode:"no-cors",redirect:"follow"});else{var c=new XMLHttpRequest;c.open("POST",a,!0);c.send(b)}};function bd(a){a.ga.apply(a,u(w.apply(1,arguments).map(function(b){return{ha:2,message:b}})))}function cd(a){a.ga.apply(a,u(w.apply(1,arguments).map(function(b){return{ha:4,message:b}})))};var dd=function(a){var b=void 0===b?ad:b;this.j=void 0===a?1E3:a;this.i=b;this.h=[];this.g=null};dd.prototype.ga=function(){var a=w.apply(0,arguments),b=this;Zc(function(){b.h.push.apply(b.h,u(a));var c=Zc(function(){var d=$c(b.h);b.i("https://pagead2.googlesyndication.com/pagead/ping?e=1",d);b.h=[];b.g=null});100<=b.h.length?(null!==b.g&&clearTimeout(b.g),b.g=setTimeout(c,0)):null===b.g&&(b.g=setTimeout(c,b.j))})()};var ed=function(a,b){this.g=a;this.defaultValue=void 0===b?!1:b},fd=function(a){this.g=a;this.defaultValue=0},gd=function(a,b){b=void 0===b?[]:b;this.g=a;this.defaultValue=b};var hd=new ed(427549339),id=new fd(428094087),jd=new ed(399544548,!0),kd=new fd(24),ld=new gd(1939),md=new gd(1934,["A8FHS1NmdCwGqD9DwOicnHHY+y27kdWfxKa0YHSGDfv0CSpDKRHTQdQmZVPDUdaFWUsxdgVxlwAd6o+dhJykPA0AAACWeyJvcmlnaW4iOiJodHRwczovL2RvdWJsZWNsaWNrLm5ldDo0NDMiLCJmZWF0dXJlIjoiQ29udmVyc2lvbk1lYXN1cmVtZW50IiwiZXhwaXJ5IjoxNjQzMTU1MTk5LCJpc1N1YmRvbWFpbiI6dHJ1ZSwiaXNUaGlyZFBhcnR5Ijp0cnVlLCJ1c2FnZSI6InN1YnNldCJ9","A8zdXi6dr1hwXEUjQrYiyYQGlU3557y5QWDnN0Lwgj9ePt66XMEvNkVWOEOWPd7TP9sBQ25X0Q15Lr1Nn4oGFQkAAACceyJvcmlnaW4iOiJodHRwczovL2dvb2dsZXN5bmRpY2F0aW9uLmNvbTo0NDMiLCJmZWF0dXJlIjoiQ29udmVyc2lvbk1lYXN1cmVtZW50IiwiZXhwaXJ5IjoxNjQzMTU1MTk5LCJpc1N1YmRvbWFpbiI6dHJ1ZSwiaXNUaGlyZFBhcnR5Ijp0cnVlLCJ1c2FnZSI6InN1YnNldCJ9","A4/Htern2udN9w3yJK9QgWQxQFruxOXsXL7cW60DyCl0EZFGCSme/J33Q/WzF7bBkVvhEWDlcBiUyZaim5CpFQwAAACceyJvcmlnaW4iOiJodHRwczovL2dvb2dsZXRhZ3NlcnZpY2VzLmNvbTo0NDMiLCJmZWF0dXJlIjoiQ29udmVyc2lvbk1lYXN1cmVtZW50IiwiZXhwaXJ5IjoxNjQzMTU1MTk5LCJpc1N1YmRvbWFpbiI6dHJ1ZSwiaXNUaGlyZFBhcnR5Ijp0cnVlLCJ1c2FnZSI6InN1YnNldCJ9"]),nd=new ed(203),od=new ed(434462125),pd=new ed(1928),qd=new ed(1941),rd=new ed(370946349),sd=new ed(392736476),td=new fd(406149835),ud=new gd(1932,["AxujKG9INjsZ8/gUq8+dTruNvk7RjZQ1oFhhgQbcTJKDnZfbzSTE81wvC2Hzaf3TW4avA76LTZEMdiedF1vIbA4AAABueyJvcmlnaW4iOiJodHRwczovL2ltYXNkay5nb29nbGVhcGlzLmNvbTo0NDMiLCJmZWF0dXJlIjoiVHJ1c3RUb2tlbnMiLCJleHBpcnkiOjE2NTI3NzQ0MDAsImlzVGhpcmRQYXJ0eSI6dHJ1ZX0=","Azuce85ORtSnWe1MZDTv68qpaW3iHyfL9YbLRy0cwcCZwVnePnOmkUJlG8HGikmOwhZU22dElCcfrfX2HhrBPAkAAAB7eyJvcmlnaW4iOiJodHRwczovL2RvdWJsZWNsaWNrLm5ldDo0NDMiLCJmZWF0dXJlIjoiVHJ1c3RUb2tlbnMiLCJleHBpcnkiOjE2NTI3NzQ0MDAsImlzU3ViZG9tYWluIjp0cnVlLCJpc1RoaXJkUGFydHkiOnRydWV9","A16nvcdeoOAqrJcmjLRpl1I6f3McDD8EfofAYTt/P/H4/AWwB99nxiPp6kA0fXoiZav908Z8etuL16laFPUdfQsAAACBeyJvcmlnaW4iOiJodHRwczovL2dvb2dsZXRhZ3NlcnZpY2VzLmNvbTo0NDMiLCJmZWF0dXJlIjoiVHJ1c3RUb2tlbnMiLCJleHBpcnkiOjE2NTI3NzQ0MDAsImlzU3ViZG9tYWluIjp0cnVlLCJpc1RoaXJkUGFydHkiOnRydWV9","AxBHdr0J44vFBQtZUqX9sjiqf5yWZ/OcHRcRMN3H9TH+t90V/j3ENW6C8+igBZFXMJ7G3Pr8Dd13632aLng42wgAAACBeyJvcmlnaW4iOiJodHRwczovL2dvb2dsZXN5bmRpY2F0aW9uLmNvbTo0NDMiLCJmZWF0dXJlIjoiVHJ1c3RUb2tlbnMiLCJleHBpcnkiOjE2NTI3NzQ0MDAsImlzU3ViZG9tYWluIjp0cnVlLCJpc1RoaXJkUGFydHkiOnRydWV9","A88BWHFjcawUfKU3lIejLoryXoyjooBXLgWmGh+hNcqMK44cugvsI5YZbNarYvi3roc1fYbHA1AVbhAtuHZflgEAAAB2eyJvcmlnaW4iOiJodHRwczovL2dvb2dsZS5jb206NDQzIiwiZmVhdHVyZSI6IlRydXN0VG9rZW5zIiwiZXhwaXJ5IjoxNjUyNzc0NDAwLCJpc1N1YmRvbWFpbiI6dHJ1ZSwiaXNUaGlyZFBhcnR5Ijp0cnVlfQ=="]),vd=new fd(432059203),wd=new fd(1935);var yd=function(a){H.call(this,a,-1,xd)};v(yd,H);var zd=function(a){H.call(this,a)};v(zd,H);var Ad=function(a){H.call(this,a)};v(Ad,H);var xd=[7];var Bd=function(a){this.g=a||{cookie:""}};Bd.prototype.set=function(a,b,c){var d=!1;if("object"===typeof c){var e=c.Ja;d=c.Ka||!1;var f=c.domain||void 0;var g=c.path||void 0;var h=c.oa}if(/[;=\s]/.test(a))throw Error('Invalid cookie name "'+a+'"');if(/[;\r\n]/.test(b))throw Error('Invalid cookie value "'+b+'"');void 0===h&&(h=-1);this.g.cookie=a+"="+b+(f?";domain="+f:"")+(g?";path="+g:"")+(0>h?"":0==h?";expires="+(new Date(1970,1,1)).toUTCString():";expires="+(new Date(Date.now()+1E3*h)).toUTCString())+(d?";secure":"")+(null!=e?";samesite="+e:"")};Bd.prototype.get=function(a,b){for(var c=a+"=",d=(this.g.cookie||"").split(";"),e=0,f;e<d.length;e++){f=Aa(d[e]);if(0==f.lastIndexOf(c,0))return f.substr(c.length);if(f==a)return""}return b};Bd.prototype.isEmpty=function(){return!this.g.cookie};Bd.prototype.clear=function(){for(var a=(this.g.cookie||"").split(";"),b=[],c=[],d,e,f=0;f<a.length;f++)e=Aa(a[f]),d=e.indexOf("="),-1==d?(b.push(""),c.push(e)):(b.push(e.substring(0,d)),c.push(e.substring(d+1)));for(a=b.length-1;0<=a;a--)c=b[a],this.get(c),this.set(c,"",{oa:0,path:void 0,domain:void 0})};function Cd(a){return(a=Dd(a))?F(a,zd,4):null}function Dd(a){a=(a=(new Bd(a)).get("FCCDCF",""))?a:null;try{if(a)if(null==a||""==a)var b=new yd;else{var c=JSON.parse(a);if(!Array.isArray(c))throw b=typeof c,Error("Expected to deserialize an Array but got "+("object"!=b?b:c?Array.isArray(c)?"array":b:"null")+": "+c);Eb=c;var d=new yd(c);Eb=null;b=d}else b=null;return b}catch(e){return null}};Pb(Oc).map(function(a){return Number(a)});Pb(Pc).map(function(a){return Number(a)});var Ed=function(a){this.g=a;this.h=null},Gd=function(a){a.__tcfapiPostMessageReady||Fd(new Ed(a))},Fd=function(a){a.h=function(b){var c="string"==typeof b.data;try{var d=c?JSON.parse(b.data):b.data}catch(f){return}var e=d.__tcfapiCall;!e||"ping"!==e.command&&"getTCData"!==e.command&&"addEventListener"!==e.command&&"removeEventListener"!==e.command||a.g.__tcfapi(e.command,e.version,function(f,g){var h={};h.__tcfapiReturn="removeEventListener"===e.command?{success:f,callId:e.callId}:{returnValue:f,success:g,callId:e.callId};f=c?JSON.stringify(h):h;b.source&&"function"===typeof b.source.postMessage&&b.source.postMessage(f,b.origin);return f},e.parameter)};a.g.addEventListener("message",a.h);a.g.__tcfapiPostMessageReady=!0};var Hd=function(a,b){var c=a.document,d=function(){if(!a.frames[b])if(c.body){var e=Kc("IFRAME",c);e.style.display="none";e.style.width="0px";e.style.height="0px";e.style.border="none";e.style.zIndex="-1000";e.style.left="-1000px";e.style.top="-1000px";e.name=b;c.body.appendChild(e)}else a.setTimeout(d,5)};d()};var Id=function(a){this.g=a;this.h=a.document;this.o=(a=(a=Dd(this.h))?F(a,Ad,5)||null:null)?A(a,2):null;this.i=(a=Cd(this.h))&&null!=A(a,1)?A(a,1):null;this.j=(a=Cd(this.h))&&null!=A(a,2)?A(a,2):null},Ld=function(a){a.__uspapi||a.frames.__uspapiLocator||(a=new Id(a),Jd(a),Kd(a))},Jd=function(a){!a.o||a.g.__uspapi||a.g.frames.__uspapiLocator||(a.g.__uspapiManager="fc",Hd(a.g,"__uspapiLocator"),za("__uspapi",function(){return a.B.apply(a,u(w.apply(0,arguments)))}))};Id.prototype.B=function(a,b,c){"function"===typeof c&&"getUSPData"===a&&c({version:1,uspString:this.o},!0)};var Kd=function(a){!a.i||a.g.__tcfapi||a.g.frames.__tcfapiLocator||(a.g.__tcfapiManager="fc",Hd(a.g,"__tcfapiLocator"),a.g.__tcfapiEventListeners=a.g.__tcfapiEventListeners||[],za("__tcfapi",function(){return a.u.apply(a,u(w.apply(0,arguments)))}),Gd(a.g))};Id.prototype.u=function(a,b,c,d){d=void 0===d?null:d;if("function"===typeof c)if(b&&2!==b)c(null,!1);else switch(b=this.g.__tcfapiEventListeners,a){case "getTCData":!d||Array.isArray(d)&&d.every(function(e){return"number"===typeof e})?c(Md(this,d,null),!0):c(null,!1);break;case "ping":c({gdprApplies:!0,cmpLoaded:!0,cmpStatus:"loaded",displayStatus:"disabled",apiVersion:"2.0",cmpVersion:1,cmpId:300});break;case "addEventListener":a=b.push(c);c(Md(this,null,a-1),!0);break;case "removeEventListener":b[d]?(b[d]=null,c(!0)):c(!1);break;case "getInAppTCData":case "getVendorList":c(null,!1)}};var Md=function(a,b,c){if(!a.i)return null;b=Yc(a.i,b);b.addtlConsent=null!=a.j?a.j:void 0;b.cmpStatus="loaded";b.eventStatus="tcloaded";null!=c&&(b.listenerId=c);return b};function Nd(){var a=!N(Od).g;if(!a)throw Error(String(a));};var Pd=function(a){return"string"===typeof a};var Rd=function(a){H.call(this,a,-1,Qd)};v(Rd,H);var Td=function(a,b){return xb(a,1,b)},Ud=function(a,b){return Bb(a,2,b)},Vd=function(a,b){return ub(a,4,b)},Wd=function(a,b){return Bb(a,5,b)},Xd=function(a,b){return D(a,6,b,0)},Yd=function(a){H.call(this,a)};v(Yd,H);Yd.prototype.A=function(){return C(this,1,0)};var Zd=function(a,b){return D(a,1,b,0)},$d=function(a,b){return D(a,2,b,0)},ae=function(a){H.call(this,a)};v(ae,H);var Qd=[2,4,5],be=[1,2];var de=function(a){H.call(this,a,-1,ce)};v(de,H);var fe=function(a){H.call(this,a,-1,ee)};v(fe,H);var ce=[2,3],ee=[5],ge=[1,2,3,4];var he=function(a){H.call(this,a)};v(he,H);he.prototype.getTagSessionCorrelator=function(){return C(this,2,0)};var je=function(a){var b=new he;return Ab(b,4,ie,a)},ie=[4,5,7];var le=function(a){H.call(this,a,-1,ke)};v(le,H);var ke=[3];var ne=function(a){H.call(this,a,-1,me)};v(ne,H);var me=[4];var pe=function(a){H.call(this,a,-1,oe)};v(pe,H);pe.prototype.getTagSessionCorrelator=function(){return C(this,1,0)};var oe=[2];var qe=function(a){H.call(this,a)};v(qe,H);var re=[4];var se=function(a,b){var c=void 0===c?{}:c;this.error=a;this.context=b.context;this.msg=b.message||"";this.id=b.id||"jserror";this.meta=c};var ue=function(a,b){var c="https://pagead2.googlesyndication.com/pagead/gen_204?id="+b;Dc(a,function(d,e){d&&(c+="&"+e+"="+encodeURIComponent(d))});te(c)},te=function(a){var b=window;if(b.fetch)b.fetch(a,{keepalive:!0,credentials:"include",redirect:"follow",method:"get",mode:"no-cors"});else{b.google_image_requests||(b.google_image_requests=[]);var c=Kc("IMG",b.document);c.src=a;b.google_image_requests.push(c)}};var ve=null,we=function(){if(null===ve){ve="";try{var a="";try{a=y.top.location.hash}catch(c){a=y.location.hash}if(a){var b=a.match(/\bdeid=([\d,]+)/);ve=b?b[1]:""}}catch(c){}}return ve};var xe=function(a){a=void 0===a?y:a;return(a=a.performance)&&a.now?a.now():null};var ze=function(a){H.call(this,a,-1,ye)};v(ze,H);var ye=[2,8],Ae=[3,4,5],Be=[6,7];var Ce;Ce={Ga:0,ia:3,ja:4,ka:5};var De=Ce.ia,O=Ce.ja,Ee=Ce.ka,Fe=function(a){return null!=a?!a:a},Ge=function(a,b){for(var c=!1,d=0;d<a.length;d++){var e=a[d]();if(e===b)return e;null==e&&(c=!0)}if(!c)return!b},Ie=function(a,b){var c=G(a,ze,2);if(!c.length)return He(a,b);a=C(a,1,0);if(1===a)return Fe(Ie(c[0],b));c=Qa(c,function(d){return function(){return Ie(d,b)}});switch(a){case 2:return Ge(c,!1);case 3:return Ge(c,!0)}},He=function(a,b){var c=vb(a,Ae);a:{switch(c){case De:var d=Db(a,3,Ae);break a;case O:d=Db(a,4,Ae);break a;case Ee:d=Db(a,5,Ae);break a}d=void 0}if(d&&(b=(b=b[c])&&b[d])){try{var e=b.apply(null,u(rb(a,8)))}catch(f){return}b=C(a,1,0);if(4===b)return!!e;d=null!=e;if(5===b)return d;if(12===b)a=Cb(a,7===vb(a,Be)?7:-1,void 0);else a:{switch(c){case O:a=tb(a,6===vb(a,Be)?6:-1,void 0);break a;case Ee:a=Cb(a,7===vb(a,Be)?7:-1,void 0);break a}a=void 0}if(null!=a){if(6===b)return e===a;if(9===b)return null!=e&&0===Ka(String(e),a);if(d)switch(b){case 7:return e<a;case 8:return e>a;case 12:return Pd(a)&&Pd(e)&&(new RegExp(a)).test(e);case 10:return null!=e&&-1===Ka(String(e),a);case 11:return null!=e&&1===Ka(String(e),a)}}}},Je=function(a,b){return!a||!(!b||!Ie(a,b))};var Le=function(a){H.call(this,a,-1,Ke)};v(Le,H);var Ke=[4];var Me=function(a){H.call(this,a)};v(Me,H);var Oe=function(a){H.call(this,a,-1,Ne)};v(Oe,H);var Ne=[5],Pe=[1,2,3,6,7];var Qe=function(a,b,c){var d=void 0===d?new dd(b):d;this.h=a;this.o=c;this.i=d;this.g=[];this.j=0<this.h&&Bc()<1/this.h},Se=function(a,b,c,d,e,f){var g=$d(Zd(new Yd,b),c);b=Xd(Ud(Td(Wd(Vd(new Rd,d),e),g),a.g),f);b=je(b);a.j&&cd(a.i,Re(a,b));if(1===f||3===f||4===f&&!a.g.some(function(h){return h.A()===g.A()&&C(h,2,0)===c}))a.g.push(g),100<a.g.length&&a.g.shift()},Te=function(a,b,c,d){if(a.o){var e=new de;b=Bb(e,2,b);c=Bb(b,3,c);d&&D(c,1,d,0);d=new he;d=Ab(d,7,ie,c);a.j&&cd(a.i,Re(a,d))}},Re=function(a,b){b=D(b,1,Date.now(),0);var c=Mc(window);b=D(b,2,c,0);return D(b,6,a.h,0)};var N=function(a){var b="M";if(a.M&&a.hasOwnProperty(b))return a.M;b=new a;return a.M=b};var Ue=function(){var a={};this.g=(a[De]={},a[O]={},a[Ee]={},a)};var Ve=/^true$/.test("false");var We=Ve,Xe=function(a,b){switch(b){case 1:return Db(a,1,Pe);case 2:return Db(a,2,Pe);case 3:return Db(a,3,Pe);case 6:return Db(a,6,Pe);default:return null}},Ye=function(a,b){if(!a)return null;switch(b){case 1:return sb(a,1);case 7:return Cb(a,3);case 2:return tb(a,2);case 3:return Cb(a,3);case 6:return rb(a,4);default:return null}},Ze=qc(function(){if(!We)return{};try{var a=window.sessionStorage&&window.sessionStorage.getItem("GGDFSSK");if(a)return JSON.parse(a)}catch(b){}return{}}),bf=function(a,b,c,d){var e=d=void 0===d?0:d,f,g;N(P).i[e]=null!=(g=null==(f=N(P).i[e])?void 0:f.add(b))?g:(new m.Set).add(b);e=Ze();if(null!=e[b])return e[b];b=$e(d)[b];if(!b)return c;b=new Oe(b);b=af(b);a=Ye(b,a);return null!=a?a:c},af=function(a){var b=N(Ue).g;if(b){var c=Sa(G(a,Me,5),function(d){return Je(F(d,ze,1),b)});if(c)return F(c,Le,2)}return F(a,Le,4)},P=function(){this.h={};this.j=[];this.i={};this.g=new m.Map},cf=function(a,b,c){return!!bf(1,a,void 0===b?!1:b,c)},df=function(a,b,c){b=void 0===b?0:b;a=Number(bf(2,a,b,c));return isNaN(a)?b:a},ef=function(a,b,c){return bf(3,a,void 0===b?"":b,c)},ff=function(a,b,c){b=void 0===b?[]:b;return bf(6,a,b,c)},$e=function(a){return N(P).h[a]||(N(P).h[a]={})},gf=function(a,b){var c=$e(b);Dc(a,function(d,e){return c[e]=d})},hf=function(a,b,c,d,e){e=void 0===e?!1:e;var f=[],g=[];Na(b,function(h){var k=$e(h);Na(a,function(l){var q=vb(l,Pe),t=Xe(l,q);if(t){var z,yb,Sd;var zb=null!=(Sd=null==(z=N(P).g.get(h))?void 0:null==(yb=z.get(t))?void 0:yb.slice(0))?Sd:[];a:{z=new fe;switch(q){case 1:wb(z,1,ge,t);break;case 2:wb(z,2,ge,t);break;case 3:wb(z,3,ge,t);break;case 6:wb(z,4,ge,t);break;default:q=void 0;break a}ub(z,5,zb);q=z}if(zb=q){var Pa;zb=!(null==(Pa=N(P).i[h])||!Pa.has(t))}zb&&f.push(q);if(Pa=q){var ha;Pa=!(null==(ha=N(P).g.get(h))||!ha.has(t))}Pa&&g.push(q);e||(ha=N(P),ha.g.has(h)||ha.g.set(h,new m.Map),ha.g.get(h).has(t)||ha.g.get(h).set(t,[]),d&&ha.g.get(h).get(t).push(d));k[t]=l.toJSON()}})});(f.length||g.length)&&Te(c,f,g,null!=d?d:void 0)},jf=function(a,b){var c=$e(b);Na(a,function(d){var e=new Oe(d),f=vb(e,Pe);(e=Xe(e,f))&&(c[e]||(c[e]=d))})},kf=function(){return Qa(n(Object,"keys").call(Object,N(P).h),function(a){return Number(a)})},lf=function(a){Ta(N(P).j,a)||gf($e(4),a)};var Q=function(a){this.methodName=a},mf=new Q(1),nf=new Q(16),of=new Q(15),pf=new Q(2),qf=new Q(3),rf=new Q(4),sf=new Q(5),tf=new Q(6),uf=new Q(7),vf=new Q(8),wf=new Q(9),xf=new Q(10),yf=new Q(11),zf=new Q(12),Af=new Q(13),Bf=new Q(14),R=function(a,b,c){c.hasOwnProperty(a.methodName)||Object.defineProperty(c,String(a.methodName),{value:b})},S=function(a,b,c){return b[a.methodName]||c||function(){}},Cf=function(a){R(sf,cf,a);R(tf,df,a);R(uf,ef,a);R(vf,ff,a);R(Af,jf,a);R(of,lf,a)},Df=function(a){R(rf,function(b){N(Ue).g=b},a);R(wf,function(b,c){var d=N(Ue);d.g[De][b]||(d.g[De][b]=c)},a);R(xf,function(b,c){var d=N(Ue);d.g[O][b]||(d.g[O][b]=c)},a);R(yf,function(b,c){var d=N(Ue);d.g[Ee][b]||(d.g[Ee][b]=c)},a);R(Bf,function(b){for(var c=N(Ue),d=r([De,O,Ee]),e=d.next();!e.done;e=d.next())e=e.value,n(Object,"assign").call(Object,c.g[e],b[e])},a)},Ef=function(a){a.hasOwnProperty("init-done")||Object.defineProperty(a,"init-done",{value:!0})};var Ff=function(){this.h=function(){};this.g=function(){return[]}},Gf=function(a,b,c){a.h=function(d){S(pf,b,function(){return[]})(d,c)};a.g=function(){return S(qf,b,function(){return[]})(c)}};var Hf=function(a,b){try{var c=a.split(".");a=y;for(var d=0,e;null!=a&&d<c.length;d++)e=a,a=a[c[d]],"function"===typeof a&&(a=e[c[d]]());var f=a;if(typeof f===b)return f}catch(g){}},If=function(){var a={};this[De]=(a[8]=function(b){try{return null!=va(b)}catch(c){}},a[9]=function(b){try{var c=va(b)}catch(d){return}if(b="function"===typeof c)c=c&&c.toString&&c.toString(),b="string"===typeof c&&-1!=c.indexOf("[native code]");return b},a[10]=function(){return window==window.top},a[6]=function(b){return Ta(N(Ff).g(),parseInt(b,10))},a[27]=function(b){b=Hf(b,"boolean");return void 0!==b?b:void 0},a[60]=function(b){try{return!!y.document.querySelector(b)}catch(c){}},a);a={};this[O]=(a[3]=function(){return Ic()},a[6]=function(b){b=Hf(b,"number");return void 0!==b?b:void 0},a[11]=function(b){b=Jc(void 0===b?"":b,y);return null==b?void 0:b%1E3},a);a={};this[Ee]=(a[2]=function(){return window.location.href},a[3]=function(){try{return window.top.location.hash}catch(b){return""}},a[4]=function(b){b=Hf(b,"string");return void 0!==b?b:void 0},a[10]=function(){try{var b=y.document;return b.visibilityState||b.webkitVisibilityState||b.mozVisibilityState||""}catch(c){return""}},a[11]=function(){try{var b,c,d,e,f;return null!=(f=null==(d=null==(b=va("google_tag_data"))?void 0:null==(c=b.uach)?void 0:c.fullVersionList)?void 0:null==(e=n(d,"find").call(d,function(g){return"Google Chrome"===g.brand}))?void 0:e.version)?f:""}catch(g){return""}},a)};var Jf=function(){var a=void 0===a?y:a;return a.ggeac||(a.ggeac={})};var Lf=function(a){H.call(this,a,-1,Kf)};v(Lf,H);Lf.prototype.getId=function(){return C(this,1,0)};Lf.prototype.A=function(){return C(this,7,0)};var Kf=[2];var Nf=function(a){H.call(this,a,-1,Mf)};v(Nf,H);Nf.prototype.A=function(){return C(this,5,0)};var Mf=[2];var Pf=function(a){H.call(this,a,-1,Of)};v(Pf,H);var Rf=function(a){H.call(this,a,-1,Qf)};v(Rf,H);Rf.prototype.A=function(){return C(this,1,0)};var Sf=function(a){H.call(this,a)};v(Sf,H);var Of=[1,4,2,3],Qf=[2];var Tf=[12,13,20],Uf=function(){},Vf=function(a,b,c,d,e){e=void 0===e?{}:e;var f=void 0===e.ba?!1:e.ba,g=void 0===e.pa?{}:e.pa;e=void 0===e.fa?[]:e.fa;a.j=b;a.u={};a.B=f;a.o=g;b={};a.h=(b[c]=[],b[4]=[],b);a.i={};(c=we())&&Na(c.split(",")||[],function(h){(h=parseInt(h,10))&&(a.i[h]=!0)});Na(e,function(h){a.i[h]=!0});a.g=d;return a},Zf=function(a,b,c){var d=[],e=Wf(a.j,b),f;if(f=9!==b)a.u[b]?f=!0:(a.u[b]=!0,f=!1);if(f){var g;null==(g=a.g)||Se(g,b,c,d,[],4);return d}if(!e.length){var h;null==(h=a.g)||Se(h,b,c,d,[],3);return d}var k=Ta(Tf,b),l=[];Na(e,function(t){var z=new ae;if(t=Xf(a,t,c,z))0!==vb(z,be)&&l.push(z),z=t.getId(),d.push(z),Yf(a,z,k?4:c),(t=G(t,Oe,2))&&(k?hf(t,kf(),a.g,z):hf(t,[c],a.g,z))});var q;null==(q=a.g)||Se(q,b,c,d,l,1);return d},Yf=function(a,b,c){a.h[c]||(a.h[c]=[]);a=a.h[c];Ta(a,b)||a.push(b)},$f=function(a,b){a.j.push.apply(a.j,u(Oa(Qa(b,function(c){return new Rf(c)}),function(c){return!Ta(Tf,c.A())})))},Xf=function(a,b,c,d){var e=N(Ue).g;if(!Je(F(b,ze,3),e))return null;var f=G(b,Lf,2),g=C(b,6,0);if(g){wb(d,1,be,g);f=e[O];switch(c){case 2:var h=f[8];break;case 1:h=f[7]}c=void 0;if(h)try{c=h(g),D(d,3,c,0)}catch(k){}return(b=ag(b,c))?bg(a,[b],1):null}if(g=C(b,10,0)){wb(d,2,be,g);h=null;switch(c){case 1:h=e[O][9];break;case 2:h=e[O][10];break;default:return null}c=h?h(String(g)):void 0;if(void 0===c&&1===C(b,11,0))return null;void 0!==c&&D(d,3,c,0);return(b=ag(b,c))?bg(a,[b],1):null}d=e?Oa(f,function(k){return Je(F(k,ze,3),e)}):f;if(!d.length)return null;c=d.length*C(b,1,0);return(b=C(b,4,0))?cg(a,b,c,d):bg(a,d,c/1E3)},cg=function(a,b,c,d){var e=null!=a.o[b]?a.o[b]:1E3;if(0>=e)return null;d=bg(a,d,c/e);a.o[b]=d?0:e-c;return d},bg=function(a,b,c){var d=a.i,e=Ra(b,function(f){return!!d[f.getId()]});return e?e:a.B?null:Cc(b,c)},dg=function(a,b){R(mf,function(c){a.i[c]=!0},b);R(pf,function(c,d){return Zf(a,c,d)},b);R(qf,function(c){return(a.h[c]||[]).concat(a.h[4])},b);R(zf,function(c){return $f(a,c)},b);R(nf,function(c,d){return Yf(a,c,d)},b)},Wf=function(a,b){return(a=Ra(a,function(c){return c.A()==b}))&&G(a,Nf,2)||[]},ag=function(a,b){var c=G(a,Lf,2),d=c.length,e=C(a,8,0);a=d*C(a,1,0)-1;b=void 0!==b?b:Math.floor(1E3*Bc());d=(b-e)%d;if(b<e||b-e-d>=a)return null;c=c[d];e=N(Ue).g;return!c||e&&!Je(F(c,ze,3),e)?null:c};var eg=function(){var a={};this.h=function(b,c){return null!=a[b]?a[b]:c};this.i=function(b,c){return null!=a[b]?a[b]:c};this.o=function(b,c){return null!=a[b]?a[b]:c};this.g=function(b,c){return null!=a[b]?a[b]:c};this.j=function(){}},fg=function(a){return N(eg).h(a.g,a.defaultValue)},gg=function(a){return N(eg).i(a.g,a.defaultValue)};var hg=function(){this.g=function(){}},ig=function(a){N(hg).g(a)};var jg,kg,lg,mg,ng,og,rg=function(a){var b=N(pg).g,c={ba:T(211),fa:T(226)},d=void 0,e=2;d=void 0===d?Jf():d;e=void 0===e?0:e;var f=void 0===f?new Qe(null!=(mg=null==(jg=F(a,Sf,5))?void 0:C(jg,2,0))?mg:0,null!=(ng=null==(kg=F(a,Sf,5))?void 0:C(kg,4,0))?ng:0,null!=(og=null==(lg=F(a,Sf,5))?void 0:sb(lg,3))?og:!1):f;d.hasOwnProperty("init-done")?(S(zf,d)(Qa(G(a,Rf,2),function(g){return g.toJSON()})),S(Af,d)(Qa(G(a,Oe,1),function(g){return g.toJSON()}),e),b&&S(Bf,d)(b),qg(d,e)):(dg(Vf(N(Uf),G(a,Rf,2),e,f,c),d),Cf(d),Df(d),Ef(d),qg(d,e),hf(G(a,Oe,1),[e],f,void 0,!0),We=We||!(!c||!c.Ha),ig(N(If)),b&&ig(b))},qg=function(a,b){a=void 0===a?Jf():a;b=void 0===b?0:b;var c=a,d=b;d=void 0===d?0:d;Gf(N(Ff),c,d);sg(a,b);N(hg).g=S(Bf,a);N(eg).j()},sg=function(a,b){var c=N(eg);c.h=function(d,e){return S(sf,a,function(){return!1})(d,e,b)};c.i=function(d,e){return S(tf,a,function(){return 0})(d,e,b)};c.o=function(d,e){return S(uf,a,function(){return""})(d,e,b)};c.g=function(d,e){return S(vf,a,function(){return[]})(d,e,b)};c.j=function(){S(of,a)(b)}};var tg=N(eg).g(ld.g,ld.defaultValue);function ug(a){a=void 0===a?window.document:a;Lc(tg,a)};var vg=ka(["https://pagead2.googlesyndication.com/pagead/js/err_rep.js"]),wg=function(){this.g=null};var xg=N(eg).g(md.g,md.defaultValue);function yg(a){a=void 0===a?window.document:a;Lc(xg,a)};var zg=I("gpt/pubads_impl_"),Ag=I("pagead/managed/js/gpt/");var Bg=function(a,b){var c=xe(b);c&&(a={label:a,type:9,value:c},b=b.google_js_reporting_queue=b.google_js_reporting_queue||[],2048>b.length&&b.push(a))},Cg=function(a,b,c){var d=window;return function(){var e=xe(),f=3;try{var g=b.apply(this,arguments)}catch(h){f=13;if(c)return c(a,h),g;throw h;}finally{d.google_measure_js_timing&&e&&(e={label:a.toString(),value:e,duration:(xe()||0)-e,type:f},f=d.google_js_reporting_queue=d.google_js_reporting_queue||[],2048>f.length&&f.push(e))}return g}},Dg=function(a,b){return Cg(a,b,function(c,d){var e=d;d=new wg;var f;if(!(Math.random()>(void 0===g?.01:g)||(e.error&&e.meta&&e.id||(e=new se(e,{context:c,id:void 0===f?"jserror":f})),y.google_js_errors=y.google_js_errors||[],y.google_js_errors.push(e),y.error_rep_loaded))){var g=Nc(vg);var h;c=y.document;d=null!=(h=d.g)?h:new J(nc(g).toString(),Rb);h=Kc("SCRIPT",c);h.src=nc(d);oc(h);(d=c.getElementsByTagName("script")[0])&&d.parentNode&&d.parentNode.insertBefore(h,d);y.error_rep_loaded=!0}})};var Eg=function(){this.i=this.i;this.j=this.j};Eg.prototype.i=!1;Eg.prototype.O=function(){if(this.j)for(;this.j.length;)this.j.shift()()};function U(a,b){return null==b?"&"+a+"=null":"&"+a+"="+Math.floor(b)}function Fg(a,b){return"&"+a+"="+b.toFixed(3)}function Gg(){var a=new m.Set;var b=void 0===b?window:b;b=b.googletag;b=(null==b?0:b.apiReady)?b:void 0;try{if(!b)return a;for(var c=b.pubads(),d=r(c.getSlots()),e=d.next();!e.done;e=d.next())a.add(e.value.getSlotId().getDomId())}catch(f){}return a}function Hg(a){a=a.id;return null!=a&&(Gg().has(a)||n(a,"startsWith").call(a,"google_ads_iframe_")||n(a,"startsWith").call(a,"aswift"))}function Ig(a,b,c){if(!a.sources)return!1;switch(Jg(a)){case 2:var d=Kg(a);if(d)return c.some(function(f){return Lg(d,f)});case 1:var e=Mg(a);if(e)return b.some(function(f){return Lg(e,f)})}return!1}function Jg(a){if(!a.sources)return 0;a=a.sources.filter(function(b){return b.previousRect&&b.currentRect});if(1<=a.length){a=a[0];if(a.previousRect.top<a.currentRect.top)return 2;if(a.previousRect.top>a.currentRect.top)return 1}return 0}function Mg(a){return Ng(a,function(b){return b.currentRect})}function Kg(a){return Ng(a,function(b){return b.previousRect})}function Ng(a,b){return a.sources.reduce(function(c,d){d=b(d);return c?d&&0!==d.width*d.height?d.top<c.top?d:c:c:d},null)}var Og=function(){Eg.call(this);this.h=this.g=this.I=this.H=this.N=0;this.Y=this.V=Number.NEGATIVE_INFINITY;this.R=this.T=this.U=this.W=this.aa=this.u=this.$=this.K=0;this.S=!1;this.J=this.G=this.B=0;var a=document.querySelector("[data-google-query-id]");this.Z=a?a.getAttribute("data-google-query-id"):null;this.o=null;this.X=!1;this.P=function(){}};v(Og,Eg);var Rg=function(){var a=new Og;if(fg(nd)){var b=window;if(!b.google_plmetrics&&window.PerformanceObserver){b.google_plmetrics=!0;b=r(["layout-shift","largest-contentful-paint","first-input","longtask"]);for(var c=b.next();!c.done;c=b.next())c=c.value,Pg(a).observe({type:c,buffered:!0});Qg(a)}}},Pg=function(a){a.o||(a.o=new PerformanceObserver(Dg(640,function(b){var c=Sg!==window.scrollX||Tg!==window.scrollY?[]:Ug,d=Vg();b=r(b.getEntries());for(var e=b.next();!e.done;e=b.next())switch(e=e.value,e.entryType){case "layout-shift":var f=a;if(!e.hadRecentInput){f.N+=Number(e.value);Number(e.value)>f.H&&(f.H=Number(e.value));f.I+=1;var g=Ig(e,c,d);g&&(f.u+=e.value,f.W++);if(5E3<e.startTime-f.V||1E3<e.startTime-f.Y)f.V=e.startTime,f.g=0,f.h=0;f.Y=e.startTime;f.g+=e.value;g&&(f.h+=e.value);f.g>f.K&&(f.K=f.g,f.aa=f.h,f.$=e.startTime+e.duration)}break;case "largest-contentful-paint":a.U=Math.floor(e.renderTime||e.loadTime);a.T=e.size;break;case "first-input":a.R=Number((e.processingStart-e.startTime).toFixed(3));a.S=!0;break;case "longtask":e=Math.max(0,e.duration-50),a.B+=e,a.G=Math.max(a.G,e),a.J+=1}})));return a.o},Qg=function(a){var b=Dg(641,function(){var d=document;2==(d.prerendering?3:{visible:1,hidden:2,prerender:3,preview:4,unloaded:5}[d.visibilityState||d.webkitVisibilityState||d.mozVisibilityState||""]||0)&&Wg(a)}),c=Dg(641,function(){return void Wg(a)});document.addEventListener("visibilitychange",b);document.addEventListener("unload",c);a.P=function(){document.removeEventListener("visibilitychange",b);document.removeEventListener("unload",c);Pg(a).disconnect()}};Og.prototype.O=function(){Eg.prototype.O.call(this);this.P()};var Wg=function(a){if(!a.X){a.X=!0;Pg(a).takeRecords();var b="https://pagead2.googlesyndication.com/pagead/gen_204?id=plmetrics";window.LayoutShift&&(b+=Fg("cls",a.N),b+=Fg("mls",a.H),b+=U("nls",a.I),window.LayoutShiftAttribution&&(b+=Fg("cas",a.u),b+=U("nas",a.W)),b+=Fg("wls",a.K),b+=Fg("tls",a.$),window.LayoutShiftAttribution&&(b+=Fg("was",a.aa)));window.LargestContentfulPaint&&(b+=U("lcp",a.U),b+=U("lcps",a.T));window.PerformanceEventTiming&&a.S&&(b+=U("fid",a.R));window.PerformanceLongTaskTiming&&(b+=U("cbt",a.B),b+=U("mbt",a.G),b+=U("nlt",a.J));for(var c=0,d=r(document.getElementsByTagName("iframe")),e=d.next();!e.done;e=d.next())Hg(e.value)&&c++;b+=U("nif",c);c=window.google_unique_id;b+=U("ifi","number"===typeof c?c:0);c=N(Ff).g();b+="&eid="+encodeURIComponent(c.join());b+="&top="+(y===y.top?1:0);b+=a.Z?"&qqid="+encodeURIComponent(a.Z):U("pvsid",Mc(y));window.googletag&&(b+="&gpt=1");window.fetch(b,{keepalive:!0,credentials:"include",redirect:"follow",method:"get",mode:"no-cors"});a.i||(a.i=!0,a.O())}},Lg=function(a,b){var c=Math.min(a.right,b.right)-Math.max(a.left,b.left);a=Math.min(a.bottom,b.bottom)-Math.max(a.top,b.top);return 0>=c||0>=a?!1:50<=100*c*a/((b.right-b.left)*(b.bottom-b.top))},Vg=function(){var a=[].concat(u(document.getElementsByTagName("iframe"))).filter(Hg),b=[].concat(u(Gg())).map(function(c){return document.getElementById(c)}).filter(function(c){return null!==c});Sg=window.scrollX;Tg=window.scrollY;return Ug=[].concat(u(a),u(b)).map(function(c){return c.getBoundingClientRect()})},Sg=void 0,Tg=void 0,Ug=[];var V={issuerOrigin:"https://attestation.android.com",issuancePath:"/att/i",redemptionPath:"/att/r"},W={issuerOrigin:"https://pagead2.googlesyndication.com",issuancePath:"/dtt/i",redemptionPath:"/dtt/r",getStatePath:"/dtt/s"};var Xg=N(eg).g(ud.g,ud.defaultValue),Zg=function(a,b,c){Eg.call(this);var d=this;this.h=a;this.g=[];b&&Yg()&&this.g.push(V);c&&this.g.push(W);if(document.hasTrustToken&&!fg(rd)){var e=new m.Map;this.g.forEach(function(f){e.set(f.issuerOrigin,{issuerOrigin:f.issuerOrigin,state:d.h?1:12,hasRedemptionRecord:!1})});window.goog_tt_state_map=window.goog_tt_state_map&&window.goog_tt_state_map instanceof m.Map?new m.Map([].concat(u(e),u(window.goog_tt_state_map))):e;window.goog_tt_promise_map&&window.goog_tt_promise_map instanceof m.Map||(window.goog_tt_promise_map=new m.Map)}};v(Zg,Eg);var Yg=function(){var a=void 0===a?window:a;a=a.navigator.userAgent;var b=/Chrome/.test(a);return/Android/.test(a)&&b},$g=function(){var a=window;a=void 0===a?window:a;return!a.PeriodicSyncManager},ah=function(){var a=void 0===a?window.document:a;Lc(Xg,a)},bh=function(a){var b=T(221),c=T(150);return b||".google.ch"===c||"function"===typeof a.__tcfapi},X=function(a,b,c){var d,e=null==(d=window.goog_tt_state_map)?void 0:d.get(a);e&&(e.state=b,void 0!=c&&(e.hasRedemptionRecord=c))},ch=function(){var a=V.issuerOrigin+V.redemptionPath,b={keepalive:!0,trustToken:{type:"token-redemption",issuer:V.issuerOrigin,refreshPolicy:"none"}};X(V.issuerOrigin,2);return window.fetch(a,b).then(function(c){if(!c.ok)throw Error(c.status+": Network response was not ok!");X(V.issuerOrigin,6,!0)}).catch(function(c){c&&"NoModificationAllowedError"===c.name?X(V.issuerOrigin,6,!0):X(V.issuerOrigin,5)})},dh=function(){var a=V.issuerOrigin+V.issuancePath;X(V.issuerOrigin,8);return window.fetch(a,{keepalive:!0,trustToken:{type:"token-request"}}).then(function(b){if(!b.ok)throw Error(b.status+": Network response was not ok!");X(V.issuerOrigin,10);return ch()}).catch(function(b){if(b&&"NoModificationAllowedError"===b.name)return X(V.issuerOrigin,10),ch();X(V.issuerOrigin,9)})},eh=function(){X(V.issuerOrigin,13);return document.hasTrustToken(V.issuerOrigin).then(function(a){return a?ch():dh()})},fh=function(){X(W.issuerOrigin,13);if(window.Promise){var a=document.hasTrustToken(W.issuerOrigin).then(function(e){return e}).catch(function(e){return window.Promise.reject({state:19,error:e})}),b=W.issuerOrigin+W.redemptionPath,c={keepalive:!0,trustToken:{type:"token-redemption",refreshPolicy:"none"}};X(W.issuerOrigin,16);a=a.then(function(e){return window.fetch(b,c).then(function(f){if(!f.ok)throw Error(f.status+": Network response was not ok!");X(W.issuerOrigin,18,!0)}).catch(function(f){if(f&&"NoModificationAllowedError"===f.name)X(W.issuerOrigin,18,!0);else{if(e)return window.Promise.reject({state:17,error:f});X(W.issuerOrigin,17)}})}).then(function(){return document.hasTrustToken(W.issuerOrigin).then(function(e){return e}).catch(function(e){return window.Promise.reject({state:19,error:e})})}).then(function(e){var f=W.issuerOrigin+W.getStatePath;X(W.issuerOrigin,20);return window.fetch(f+"?ht="+e,{trustToken:{type:"send-redemption-record",issuers:[W.issuerOrigin]}}).then(function(g){if(!g.ok)throw Error(g.status+": Network response was not ok!");X(W.issuerOrigin,22);return g.text().then(function(h){return JSON.parse(h)})}).catch(function(g){return window.Promise.reject({state:21,error:g})})});var d=Mc(window);return a.then(function(e){var f=W.issuerOrigin+W.issuancePath;return e&&e.srqt&&e.cs?(X(W.issuerOrigin,23),window.fetch(f+"?cs="+e.cs+"&correlator="+d,{keepalive:!0,trustToken:{type:"token-request"}}).then(function(g){if(!g.ok)throw Error(g.status+": Network response was not ok!");X(W.issuerOrigin,25);return e}).catch(function(g){return window.Promise.reject({state:24,error:g})})):e}).then(function(e){if(e&&e.srdt&&e.cs)return X(W.issuerOrigin,26),window.fetch(b+"?cs="+e.cs+"&correlator="+d,{keepalive:!0,trustToken:{type:"token-redemption",refreshPolicy:"refresh"}}).then(function(f){if(!f.ok)throw Error(f.status+": Network response was not ok!");X(W.issuerOrigin,28,!0)}).catch(function(f){return window.Promise.reject({state:27,error:f})})}).then(function(){X(W.issuerOrigin,29)}).catch(function(e){if(e instanceof Object&&e.hasOwnProperty("state")&&e.hasOwnProperty("error"))if("number"===typeof e.state&&e.error instanceof Error){X(W.issuerOrigin,e.state);var f=gg(td);Math.random()<=f&&ue({state:e.state,err:e.error.toString()},"dtt_err")}else throw Error(e);else throw e;})}},gh=function(a){if(document.hasTrustToken&&!fg(rd)&&a.h){var b=window.goog_tt_promise_map;if(b&&b instanceof m.Map){var c=[];if(a.g.some(function(e){return e.issuerOrigin===V.issuerOrigin})){var d=b.get(V.issuerOrigin);d||(d=eh(),b.set(V.issuerOrigin,d));c.push(d)}a.g.some(function(e){return e.issuerOrigin===W.issuerOrigin})&&(a=b.get(W.issuerOrigin),a||(a=fh(),b.set(W.issuerOrigin,a)),c.push(a));if(0<c.length&&window.Promise&&window.Promise.all)return window.Promise.all(c)}}};var ih=function(a){H.call(this,a,-1,hh)};v(ih,H);var jh=function(a,b){return B(a,2,b)},kh=function(a,b){return B(a,3,b)},lh=function(a,b){return B(a,4,b)},mh=function(a,b){return B(a,5,b)},nh=function(a,b){return B(a,9,b)},oh=function(a,b){return Bb(a,10,b)},ph=function(a,b){return B(a,11,b)},qh=function(a,b){return B(a,1,b)},rh=function(a){H.call(this,a)};v(rh,H);rh.prototype.getVersion=function(){return Cb(this,2)};var hh=[10,6];var sh="platform platformVersion architecture model uaFullVersion bitness fullVersionList wow64".split(" ");function th(a){var b;return null!=(b=a.google_tag_data)?b:a.google_tag_data={}}function uh(a){var b,c;if("function"!==typeof(null==(b=a.navigator)?void 0:null==(c=b.userAgentData)?void 0:c.getHighEntropyValues))return null;var d=th(a);if(d.uach_promise)return d.uach_promise;a=a.navigator.userAgentData.getHighEntropyValues(sh).then(function(e){null!=d.uach||(d.uach=e);return e});return d.uach_promise=a}function vh(a){var b;return ph(oh(nh(mh(lh(kh(jh(qh(new ih,a.platform||""),a.platformVersion||""),a.architecture||""),a.model||""),a.uaFullVersion||""),a.bitness||""),(null==(b=a.fullVersionList)?void 0:b.map(function(c){var d=new rh;d=B(d,1,c.brand);return B(d,2,c.version)}))||[]),a.wow64||!1)}function wh(a){if(fg(od)){var b,c;return null!=(c=null==(b=uh(a))?void 0:b.then(function(g){return vh(g)}))?c:null}var d,e;if("function"!==typeof(null==(d=a.navigator)?void 0:null==(e=d.userAgentData)?void 0:e.getHighEntropyValues))return null;var f;return null!=(f=a.navigator.userAgentData.getHighEntropyValues(sh).then(function(g){return vh(g)}))?f:null};var xh=ka(["https://www.googletagservices.com/console/host/host.js"]),yh=ka(["https://www.googletagservices.com/console/panel/index.html"]),zh=ka(["https://www.googletagservices.com/console/overlay/index.html"]);Nc(xh);Nc(yh);Nc(zh);function Ah(){var a;return null!=(a=y.googletag)?a:y.googletag={cmd:[]}}function Bh(a,b){var c=Ah();c.hasOwnProperty(a)||(c[a]=b)};var Y={},Ch=(Y[23]=.001,Y[150]="",Y[211]=!1,Y[253]=!1,Y[172]=null,Y[246]=[],Y[226]=[],Y[252]=null,Y[258]=null,Y[251]=null,Y[259]=null,Y[6]=function(a,b){b=void 0===b?!0:b;try{for(var c=null;c!=a;c=a,a=a.parent)switch(a.location.protocol){case "https:":return!0;case "file:":return b;case "http:":return!1}}catch(d){}return!0}(window),Y[36]=/^true$/.test("false"),Y[148]=Ve,Y[221]=/^true$/.test(""),Y[260]=void 0,Y),Od=function(){this.g=!1};function T(a){N(Od).g=!0;return Ch[a]}function Dh(a,b){N(Od).g=!0;Ch[a]=b};var Eh=new m.WeakMap,Fh=function(a,b){a=[a];for(var c=b.length-1;0<=c;--c)a.push(typeof b[c],b[c]);return a.join("\v")};var Gh=/^(?:https?:)?\/\/(?:www\.googletagservices\.com|securepubads\.g\.doubleclick\.net|(pagead2\.googlesyndication\.com))\/tag\/js\/gpt(?:_[a-z]+)*\.js/,Hh=function(a,b){b=void 0===b?Fh:b;var c=ya(a),d=function(e){e=r(e);e.next();e=la(e);return b(c,e)};return function(){var e=w.apply(0,arguments),f=this||y,g=Eh.get(f);g||(g={},Eh.set(f,g));f=g;g=[this].concat(u(e));e=d?d(g):g;if(Object.prototype.hasOwnProperty.call(f,e))f=f[e];else{var h=r(g);g=h.next().value;h=la(h);g=a.apply(g,h);f=f[e]=g}return f}}(function(a){return(null==a?0:a.src)?Gh.test(a.src)?0:1:2},function(a,b){var c;return a+"\v"+(null==(c=b[0])?void 0:c.src)});function Ih(){return 0===Hh(T(172))};function Jh(){return Hc("14")||0};var pg=function(){var a={},b={},c={};this.g=(c[De]=(a[3]=Ih,a[17]=function(){return n(w.apply(0,arguments),"includes").call(w.apply(0,arguments),String(Jc()))},a[59]=function(){var d=w.apply(0,arguments),e=n(d,"includes"),f=String,g;var h=void 0===h?window:h;var k;h=null!=(k=null==(g=wc(h.location.href.match(vc)[3]||null))?void 0:g.split("."))?k:[];g=2>h.length?null:"uk"===h[h.length-1]?3>h.length?null:Ec(h.splice(h.length-3).join(".")):Ec(h.splice(h.length-2).join("."));return e.call(d,f(g))},a[68]=function(){return!1},a[21]=function(){return T(148)},a[61]=function(){return T(221)},a[63]=function(){return T(221)||".google.ch"===T(150)},a[50]=function(){return 1===Math.floor((new Date).getTime()/24/60/60/1E3)%2},a[54]=function(){return!!T(259)},a),c[O]=(b[1]=function(){var d;return null!=(d=Hc("{{MOD}}"))?d:-1},b[4]=Jh,b),c)};function Kh(a){var b=new Pf(T(246));a=new Pf(a);if(!G(b,Oe,1).length&&G(a,Oe,1).length){var c=G(a,Oe,1);Bb(b,1,c)}!G(b,Rf,2).length&&G(a,Rf,2).length&&(c=G(a,Rf,2),Bb(b,2,c));null==A(b,5)&&null!=A(a,5)&&(a=F(a,Sf,5),xb(b,5,a));rg(b)};var Mh=function(){return[].concat(u(n(Lh,"values").call(Lh))).reduce(function(a,b){return a+b},0)},Lh=new m.Map;function Nh(a){return(a=a.currentScript)?a:null}function Oh(a){var b;a=r(null!=(b=a.scripts)?b:[]);for(b=a.next();!b.done;b=a.next())if(b=b.value,n(b.src,"includes").call(b.src,"/tag/js/gpt"))return b;return null}function Ph(a){return!(null==a||!a.src)&&"pagead2.googlesyndication.com"===wc(a.src.match(vc)[3]||null)}function Qh(a){var b=Nh(a);return"complete"===a.readyState||"loaded"===a.readyState||!(null==b||!b.async)}function Rh(a,b){b=Ph(b)?I("https://pagead2.googlesyndication.com/"):I("https://securepubads.g.doubleclick.net/");a=a.ea?Wb([b,Ag,a.na,I("/pubads_impl.js")]):fg(hd)?Wb([b,Ag,I("m"),a.da,I("/pubads_impl.js")]):Wb([b,zg,a.da,I(".js")]);b={};var c=gg(kd),d=gg(id);c&&(b.cb=c);d&&(b.mcb=d);return n(Object,"keys").call(Object,b).length?Vb(a,b):a}var Sh=function(){this.g=[]},Th=function(a,b,c){a.h=b;a.error=c;for(var d=r(a.g),e=d.next();!e.done;e=d.next())e=e.value,e(b,c);a.g.length=0};function Uh(a,b,c){a=a.location.host;var d=b&&yc(b.src,"domain"),e=b&&yc(b.src,"network-code");if(!a&&!d&&!e)return Th(c,void 0,new m.globalThis.Error("no provided or inferred data")),null;b=Ph(b)?I("https://pagead2.googlesyndication.com"):I("https://securepubads.g.doubleclick.net");return Vb(Wb([b,I("/pagead/ppub_config")]),{ippd:a,pppd:d,pppnc:e})}function Vh(a,b){var c=new Sh;Dh(260,function(e){void 0!==c.h||c.error?e(c.h,c.error):c.g.push(e)});if(b=Uh(a,b,c)){var d=new m.globalThis.XMLHttpRequest;d.open("GET",b.toString(),!0);d.withCredentials=!1;d.onload=function(){300>d.status?(Bg("13",a),Th(c,204===d.status?"":d.responseText)):Th(c,void 0,new m.globalThis.Error("resp:"+d.status))};d.onerror=function(){return void Th(c,void 0,new m.globalThis.Error("s:"+d.status+" rs:"+d.readyState))};d.send()}}function Wh(a,b,c,d){Dh(172,d);Dh(259,Qh(a));Kh(b);N(Ff).h(12);N(Ff).h(5);ah();if(!bh(c)){a=fg($g()?qd:pd);b=fg(sd);a=new Zg(!0,a,b);var e=Date.now(),f;a=null==(f=gh(a))?void 0:f.then(function(){var g=gg(vd);Math.random()<=g&&ue({act:String(Date.now()-e)},"gpt_tt")});0<gg(wd)&&Dh(258,a)}(f=wh(c))&&f.then(function(g){return void Dh(251,Hb(g))});yg(c.document);ug(c.document)}function Xh(){var a=I("2022032906");var b=Number("2022032906");1>b||Math.floor(b)!==b?(ue({v:"2022032906"},"gpt_inv_ver"),b="1"):b="2022032906";var c=/m\d+/.test("")?Number("".substring(1)):void 0;return{ca:b,da:a,ea:"",ma:c,na:I(""),Ia:Mc(window),qa:new dd,ra:.01>Bc(),la:100}}function Yh(){var a=Zh,b=Ah(),c,d=null!=(c=b.fifWin)?c:window;c=d.document;var e=b.fifWin?window:d;Nd();n(Object,"assign").call(Object,Ch,b._vars_);b._vars_=Ch;Bh("_loaded_",!0);var f=Xh();Bh("getVersion",function(){return f.ma||f.ca});Bh("cmd",[]);var g,h=null!=(g=Nh(c))?g:Oh(c);Wh(c,a,d,h);try{Rg()}catch(yb){}Bg("1",d);a=Rh(f,h);if(!T(259)){d="gpt-impl-"+Math.random();try{pc(c,gc(a,{id:d,nonce:tc()}))}catch(yb){}c.getElementById(d)&&(b._loadStarted_=!0)}if(!b._loadStarted_){d=b.fifWin?e.document:c;var k=Kc("SCRIPT");k.src=nc(a);oc(k);k.async=!0;var l,q,t=null!=(q=null!=(l=d.head)?l:d.body)?q:d.documentElement;"complete"!==e.document.readyState&&b.fifWin?rc(e,function(){return void t.appendChild(k)}):t.appendChild(k);b._loadStarted_=!0}var z;e===e.top&&(fg(jd)||T(259)||!Nh(c)&&(null==(z=Oh(c))?0:z.async))&&(Ld(e),Vh(e,h))};var Zh;a:{try{if(Array.isArray(E)){Zh=E;break a}}catch(a){}Zh=[]}try{Yh()}catch(a){try{var $h=Xh();if($h.ra){var ai,Z=a.error&&a.meta&&a.id?a.error:a,bi,ci=new qe,di=new pe;try{var ei=Mc(window);D(di,1,ei,0)}catch(b){}try{var fi=N(Ff).g();ub(di,2,fi)}catch(b){}try{D(di,3,window.document.URL,"")}catch(b){}bi=xb(ci,2,di);var gi,hi=new ne;gi=D(hi,1,420,0);try{var ii=Pd(null==Z?void 0:Z.name)?Z.name:"Unknown error";D(gi,2,ii,"")}catch(b){}try{var ji=Pd(null==Z?void 0:Z.message)?Z.message:"Caught "+Z;D(gi,3,ji,"")}catch(b){}try{var ki=Pd(null==Z?void 0:Z.stack)?Z.stack:Error().stack;ki&&ub(gi,4,ki.split(/\n\s*/))}catch(b){}ai=xb(bi,1,gi);var li=new le;try{D(li,1,$h.ea||$h.ca,"")}catch(b){}try{var mi=Mh();D(li,2,mi,0)}catch(b){}try{var ni=[].concat(u(n(Lh,"keys").call(Lh)));ub(li,3,ni)}catch(b){}Ab(ai,4,re,li);D(ai,5,$h.la,0);bd($h.qa,ai)}}catch(b){}};}).call(this.googletag&&googletag.fifWin?googletag.fifWin.parent:this,[[[421072586,null,null,null,[[[12,null,null,null,3,null,"gam(Top|Bottom)AnchorDemo"],[1]]]],[null,7,null,[null,0.1]],[427224460,null,null,[1]],[398776878,null,null,[1]],[419920765,null,null,[1]],[null,408380992,null,[null,0.01]],[400992469,null,null,[1]],[400992468,null,null,[1]],[null,377289019,null,[null,10000]],[430222765,null,null,[1]],[384734642,null,null,[1]],[null,529,null,[null,20]],[null,494,null,[null,5000]],[433000348,null,null,[1]],[426959957,null,null,[1]],[428885411,null,null,[1]],[429629782,null,null,[1]],[428675632,null,null,[1]],[425427550,null,null,[1]],[432208157,null,null,[1]],[430505584,null,null,[1]],[430487690,null,null,[1]],[433760699,null,null,[1]],[432436313,null,null,[1]],[433053132,null,null,[1]],[20,null,null,null,[[[1,[[6,null,null,3,null,0]]],[1]]]],[null,388529191,null,null,[[[4,null,59,null,null,null,null,["4276767238"]],[null,86400]]]],[null,492,null,[null,0.01]],[null,398776877,null,[null,60000]],[433324328,null,null,[1]],[null,374201269,null,[null,60000]],[399544548,null,null,[1]],[null,371364213,null,[null,60000]],[null,373440923,null,[null,0.0001]],[null,376149757,null,[null,0.0025]],[null,396668915,null,[null,5]],[377936516,null,null,[1]],[null,47,null,[null,1]],[null,null,2,[null,null,"1-0-38"]],[427341317,null,null,[1]],[392065905,null,null,null,[[[3,[[4,null,15,null,null,null,null,["18190176,155953048"]],[4,null,15,null,null,null,null,["49944529"]],[4,null,15,null,null,null,null,["5441"]],[4,null,15,null,null,null,null,["6177"]],[4,null,15,null,null,null,null,["6782"]],[4,null,15,null,null,null,null,["6581"]]]],[1]]]],[null,360245595,null,[null,500]],[360245596,null,null,[1]],[null,359346956,null,[null,1]],[null,61,null,[null,0.001]],[null,427187655,null,[null,1]],[null,427187656,null,[null,1]],[null,427187654,null,[null,1000]],[null,397316938,null,[null,1000]],[null,425668704,null,[null,15360]],[null,1921,null,[null,72]],[null,1920,null,[null,24]],[null,1922,null,[null,5]],[null,426169222,null,[null,1000]],[null,1917,null,[null,300]],[null,1916,null,[null,0.001]],[422917269,null,null,[1]],[null,null,null,[null,null,null,["A8FHS1NmdCwGqD9DwOicnHHY+y27kdWfxKa0YHSGDfv0CSpDKRHTQdQmZVPDUdaFWUsxdgVxlwAd6o+dhJykPA0AAACWeyJvcmlnaW4iOiJodHRwczovL2RvdWJsZWNsaWNrLm5ldDo0NDMiLCJmZWF0dXJlIjoiQ29udmVyc2lvbk1lYXN1cmVtZW50IiwiZXhwaXJ5IjoxNjQzMTU1MTk5LCJpc1N1YmRvbWFpbiI6dHJ1ZSwiaXNUaGlyZFBhcnR5Ijp0cnVlLCJ1c2FnZSI6InN1YnNldCJ9","A8zdXi6dr1hwXEUjQrYiyYQGlU3557y5QWDnN0Lwgj9ePt66XMEvNkVWOEOWPd7TP9sBQ25X0Q15Lr1Nn4oGFQkAAACceyJvcmlnaW4iOiJodHRwczovL2dvb2dsZXN5bmRpY2F0aW9uLmNvbTo0NDMiLCJmZWF0dXJlIjoiQ29udmVyc2lvbk1lYXN1cmVtZW50IiwiZXhwaXJ5IjoxNjQzMTU1MTk5LCJpc1N1YmRvbWFpbiI6dHJ1ZSwiaXNUaGlyZFBhcnR5Ijp0cnVlLCJ1c2FnZSI6InN1YnNldCJ9","A4/Htern2udN9w3yJK9QgWQxQFruxOXsXL7cW60DyCl0EZFGCSme/J33Q/WzF7bBkVvhEWDlcBiUyZaim5CpFQwAAACceyJvcmlnaW4iOiJodHRwczovL2dvb2dsZXRhZ3NlcnZpY2VzLmNvbTo0NDMiLCJmZWF0dXJlIjoiQ29udmVyc2lvbk1lYXN1cmVtZW50IiwiZXhwaXJ5IjoxNjQzMTU1MTk5LCJpc1N1YmRvbWFpbiI6dHJ1ZSwiaXNUaGlyZFBhcnR5Ijp0cnVlLCJ1c2FnZSI6InN1YnNldCJ9"]],null,1934],[1959,null,null,[1]],[1953,null,null,[1]],[1954,null,null,[1]],[1960,null,null,[1]],[1947,null,null,[1]],[1938,null,null,[1]],[1948,null,null,[1]],[392736476,null,null,[1]],[null,null,null,[null,null,null,["AxujKG9INjsZ8/gUq8+dTruNvk7RjZQ1oFhhgQbcTJKDnZfbzSTE81wvC2Hzaf3TW4avA76LTZEMdiedF1vIbA4AAABueyJvcmlnaW4iOiJodHRwczovL2ltYXNkay5nb29nbGVhcGlzLmNvbTo0NDMiLCJmZWF0dXJlIjoiVHJ1c3RUb2tlbnMiLCJleHBpcnkiOjE2NTI3NzQ0MDAsImlzVGhpcmRQYXJ0eSI6dHJ1ZX0=","Azuce85ORtSnWe1MZDTv68qpaW3iHyfL9YbLRy0cwcCZwVnePnOmkUJlG8HGikmOwhZU22dElCcfrfX2HhrBPAkAAAB7eyJvcmlnaW4iOiJodHRwczovL2RvdWJsZWNsaWNrLm5ldDo0NDMiLCJmZWF0dXJlIjoiVHJ1c3RUb2tlbnMiLCJleHBpcnkiOjE2NTI3NzQ0MDAsImlzU3ViZG9tYWluIjp0cnVlLCJpc1RoaXJkUGFydHkiOnRydWV9","A16nvcdeoOAqrJcmjLRpl1I6f3McDD8EfofAYTt/P/H4/AWwB99nxiPp6kA0fXoiZav908Z8etuL16laFPUdfQsAAACBeyJvcmlnaW4iOiJodHRwczovL2dvb2dsZXRhZ3NlcnZpY2VzLmNvbTo0NDMiLCJmZWF0dXJlIjoiVHJ1c3RUb2tlbnMiLCJleHBpcnkiOjE2NTI3NzQ0MDAsImlzU3ViZG9tYWluIjp0cnVlLCJpc1RoaXJkUGFydHkiOnRydWV9","AxBHdr0J44vFBQtZUqX9sjiqf5yWZ/OcHRcRMN3H9TH+t90V/j3ENW6C8+igBZFXMJ7G3Pr8Dd13632aLng42wgAAACBeyJvcmlnaW4iOiJodHRwczovL2dvb2dsZXN5bmRpY2F0aW9uLmNvbTo0NDMiLCJmZWF0dXJlIjoiVHJ1c3RUb2tlbnMiLCJleHBpcnkiOjE2NTI3NzQ0MDAsImlzU3ViZG9tYWluIjp0cnVlLCJpc1RoaXJkUGFydHkiOnRydWV9","A88BWHFjcawUfKU3lIejLoryXoyjooBXLgWmGh+hNcqMK44cugvsI5YZbNarYvi3roc1fYbHA1AVbhAtuHZflgEAAAB2eyJvcmlnaW4iOiJodHRwczovL2dvb2dsZS5jb206NDQzIiwiZmVhdHVyZSI6IlRydXN0VG9rZW5zIiwiZXhwaXJ5IjoxNjUyNzc0NDAwLCJpc1N1YmRvbWFpbiI6dHJ1ZSwiaXNUaGlyZFBhcnR5Ijp0cnVlfQ=="]],null,1932],[null,397907552,null,[null,500]],[432938498,null,null,[1]]],[[20,[[50,[[31062930],[31062931,[[380025941,null,null,[1]]]]],null,null,null,null,null,101,null,102]]],[2,[[10,[[31065642],[31065643]],null,null,null,null,null,201,null,102],[10,[[31060888]]],[10,[[31060889],[31060890]],null,null,null,null,null,null,null,104],[10,[[31061165],[31061166,[[null,363650251,null,[null,2]]]],[31061167,[[null,363650251,null,[null,1]]]]],null,null,null,null,null,1,null,102],[1000,[[31064623,null,[2,[[2,[[8,null,null,1,null,-1],[7,null,null,1,null,10]]],[4,null,3]]]],[31064624,null,[2,[[2,[[8,null,null,1,null,29],[7,null,null,1,null,40]]],[4,null,3]]]]],[2,[[4,null,53],[12,null,null,null,4,null,"Chrome/(9[789]|\\d{3,})",["navigator.userAgent"]],[1,[[4,null,8,null,null,null,null,["navigator.serviceWorker.controller"]]]],[4,null,9,null,null,null,null,["document.head.appendChild"]],[1,[[4,null,8,null,null,null,null,["pbjs"]]]]]]],[1000,[[31065402,null,[2,[[3,[[8,null,null,6,null,0,null,["_pbjsGlobals.length"]],[4,null,8,null,null,null,null,["pbjs"]]]],[8,null,null,6,null,1,null,["_pbjsGlobals.length"]]]]]]],[10,[[44742767],[44742768]]],[10,[[44752585],[44752586,[[392065905,null,null,[1]]]]],null,41],[50,[[44753506],[44753507,[[392065905,null,null,[]]]]],[3,[[4,null,15,null,null,null,null,["18190176,155953048"]],[4,null,15,null,null,null,null,["49944529"]],[4,null,15,null,null,null,null,["5441"]],[4,null,15,null,null,null,null,["6177"]],[4,null,15,null,null,null,null,["6782"]],[4,null,15,null,null,null,null,["6581"]]]],41]]],[13,[[10,[[44759847],[44759848,[[1947,null,null,[]]]]]],[10,[[44759849],[44759850]]],[1000,[[21067496]],[4,null,9,null,null,null,null,["document.hasTrustToken"]]],[1000,[[31060475,null,[2,[[1,[[4,null,9,null,null,null,null,["window.PeriodicSyncManager"]]]],[12,null,null,null,4,null,"Android",["navigator.userAgent"]]]]]]],[500,[[31061692],[31061693,[[77,null,null,[1]],[78,null,null,[1]],[85,null,null,[1]],[80,null,null,[1]],[76,null,null,[1]]]]],[4,null,6,null,null,null,null,["31061691"]]],[1,[[31062890],[31062891,[[397841828,null,null,[1]]]]]],[1,[[31062946]],[4,null,27,null,null,null,null,["document.prerendering"]]],[1,[[31062947]],[1,[[4,null,27,null,null,null,null,["document.prerendering"]]]]],[50,[[31064018],[31064019,[[1961,null,null,[1]]]]]],[1,[[31065981,null,[2,[[6,null,null,3,null,0],[12,null,null,null,4,null,"Chrome/(9[23456789]|\\d{3,})",["navigator.userAgent"]],[4,null,27,null,null,null,null,["crossOriginIsolated"]]]]]]]]],[4,[[null,[[44714449,[[null,7,null,[null,1]]]],[676982961,[[null,7,null,[null,0.4]],[212,null,null,[1]]]],[676982996,[[null,7,null,[null,1]]]]]],[10,[[31063162],[31063163,[[359351145,null,null,[1]]]]],[3,[[4,null,15,null,null,null,null,["18190176,155953048"]],[4,null,15,null,null,null,null,["49944529"]],[4,null,15,null,null,null,null,["5441"]],[4,null,15,null,null,null,null,["6177"]],[4,null,15,null,null,null,null,["6782"]],[4,null,15,null,null,null,null,["6581"]]]],40]]],[3,[[null,[[44732730],[44732731]]],[null,[[676982960],[676982994],[676982998]]],[null,[[676982975],[676982980]]],[null,[[1337,[[77,null,null,[1]],[78,null,null,[1]],[85,null,null,[1]],[80,null,null,[1]],[76,null,null,[1]],[84,null,null,[1]],[188,null,null,[1]]]]]],[10,[[21068766],[21068767,[[null,488,null,[null,0.1]]]]],null,42],[1000,[[31060545,[[null,null,363931022,[null,null,"A0Bg2nddUj4Nw6FzsXudBXHZs1aAzIgO+UGzfJGkC1f4J56ghvJ6TCirjdt8BUwsK14sBBjWGmOY+QCTr2HrBQoAAACBeyJvcmlnaW4iOiJodHRwczovL3NlY3VyZXB1YmFkcy5nLmRvdWJsZWNsaWNrLm5ldDo0NDMiLCJmZWF0dXJlIjoiU3VicmVzb3VyY2VXZWJCdW5kbGVzIiwiZXhwaXJ5IjoxNjUyODMxOTk5LCJpc1RoaXJkUGFydHkiOnRydWV9"]]]]],[2,[[12,null,null,null,4,null,"Chrome/(9\\d|\\d{3,})",["navigator.userAgent"]],[3,[[2,[[2,[[8,null,null,1,null,-1],[7,null,null,1,null,10]]],[4,null,3]]],[2,[[2,[[8,null,null,1,null,29],[7,null,null,1,null,50]]],[4,null,3]]]]]]]],[1,[[31062923],[31062924,[[144,null,null,[1]]]]]],[null,[[31063916],[31063917,[[null,413725046,null,[null,1]]]]],null,40],[1,[[31064225],[31064226,[[432254233,null,null,[1]]]]]],[1000,[[31065007,null,[3,[[2,[[2,[[8,null,null,1,null,9],[7,null,null,1,null,15]]],[4,null,3]]],[2,[[2,[[8,null,null,1,null,19],[7,null,null,1,null,25]]],[4,null,3]]]]]],[31065008,[[384700360,null,null,[1]],[384700361,null,null,[1]]],[3,[[2,[[2,[[8,null,null,1,null,14],[7,null,null,1,null,20]]],[4,null,3]]],[2,[[2,[[8,null,null,1,null,24],[7,null,null,1,null,30]]],[4,null,3]]]]]]]],[1,[[31065615],[31065616,[[null,422912379,null,[null,1]],[null,422912097,null,[null,5000000]]]],[31065617,[[null,422912379,null,[null,2]],[null,422912097,null,[null,500000]]]],[31065618,[[null,422912379,null,[null,3]],[null,422912097,null,[null,50000]]]]]],[10,[[44755845],[44755846,[[null,387165532,null,[null,0.05]]]]],[2,[[1,[[4,null,63]]],[4,null,59,null,null,null,null,["3372044115","2902623493","1900948638","3922065694","1163038905","2299118599","528876146","1417165976"]]]]]]],[5,[[50,[[21062785,null,[4,null,8,null,null,null,null,["_gmptnl"]]],[21062786,[[23,null,null,[1]]],[4,null,8,null,null,null,null,["_gmptnl"]]]],[12,null,null,null,2,null,"today\\.line\\.me/.+/(main|article)"],43],[900,[[21062812,[[23,null,null,[1]]],[4,null,8,null,null,null,null,["_gmptnl"]]]],[12,null,null,null,2,null,"today\\.line\\.me/.+/(main|article)"],43],[50,[[21063916,null,[4,null,8,null,null,null,null,["webkit.messageHandlers._gmptnl"]]],[21063917,[[23,null,null,[1]]],[4,null,8,null,null,null,null,["webkit.messageHandlers._gmptnl"]]]],[12,null,null,null,2,null,"today\\.line\\.me/.+/(main|article)"],44],[900,[[21064113,[[23,null,null,[1]]],[4,null,8,null,null,null,null,["webkit.messageHandlers._gmptnl"]]]],[12,null,null,null,2,null,"today\\.line\\.me/.+/(main|article)"],44],[10,[[31060437],[31060438,[[200,null,null,[1]]]],[31060439,[[220,null,null,[1]]]]],null,24],[10,[[31060837],[31060838,[[368279556,null,null,[1]],[366809413,null,null,[1]]]]]],[150,[[31061482],[31061483,[[360245597,null,null,[1]],[null,494,null,[null,5000],[[[12,null,null,null,4,null,"Android",["navigator.userAgent"]],[null,5500]]]],[null,517,null,[null,1]]]],[31065374,[[427841102,null,null,[1]],[360245597,null,null,[1]],[null,494,null,[null,5000],[[[12,null,null,null,4,null,"Android",["navigator.userAgent"]],[null,5500]]]],[null,517,null,[null,1]]]],[44753752,[[360245597,null,null,[1]],[null,494,null,[null,5000],[[[12,null,null,null,4,null,"Android",["navigator.userAgent"]],[null,5500]]]],[null,517,null,[null,1]]]]],[3,[[4,null,8,null,null,null,null,["gmaSdk.getQueryInfo"]],[4,null,8,null,null,null,null,["webkit.messageHandlers.getGmaQueryInfo.postMessage"]],[4,null,8,null,null,null,null,["webkit.messageHandlers.getGmaSig.postMessage"]]]],15],[50,[[31063011,[[null,null,null,[null,null,null,["scar"]],null,489],[360245597,null,null,[1]],[null,494,null,[null,5000],[[[12,null,null,null,4,null,"Android",["navigator.userAgent"]],[null,5500]]]],[null,517,null,[null,1]]]],[31063012,[[360245597,null,null,[1]],[null,494,null,[null,5000],[[[12,null,null,null,4,null,"Android",["navigator.userAgent"]],[null,5500]]]],[null,517,null,[null,1]]]],[44753813]],[3,[[4,null,8,null,null,null,null,["gmaSdk.getQueryInfo"]],[4,null,8,null,null,null,null,["webkit.messageHandlers.getGmaQueryInfo.postMessage"]],[4,null,8,null,null,null,null,["webkit.messageHandlers.getGmaSig.postMessage"]]]],15],[50,[[31063377],[31063378,[[1958,null,null,[1]]]]]],[null,[[31063820],[31063821,[[410573952,null,null,[1]]]]]],[null,[[31063841,[[360245597,null,null,[1]],[null,494,null,[null,5000],[[[12,null,null,null,4,null,"Android",["navigator.userAgent"]],[null,5500]]]],[null,517,null,[null,1]]]]],[3,[[4,null,8,null,null,null,null,["gmaSdk.getQueryInfo"]],[4,null,8,null,null,null,null,["webkit.messageHandlers.getGmaQueryInfo.postMessage"]],[4,null,8,null,null,null,null,["webkit.messageHandlers.getGmaSig.postMessage"]]]],15],[50,[[31064150],[31064151,[[414440070,null,null,[1]]]]]],[10,[[31064681],[31064682,[[423820325,null,null,[1]]]]]],[10,[[31064685],[31064686,[[421072586,null,null,[1]]]]]],[1,[[31064687],[31064688,[[null,425668704,null,[null,51200]]]],[31064689,[[null,425668704,null,[null,56320]]]],[31064690,[[null,425668704,null,[null,61440]]]],[31064691,[[null,425668704,null,[null,64512]]]]]],[10,[[31064835],[31064836,[[421896358,null,null,[1]]]]]],[null,[[31064865,[[null,360245595,null,[null,200]],[360245597,null,null,[1]],[null,494,null,[null,5000],[[[12,null,null,null,4,null,"Android",["navigator.userAgent"]],[null,5500]]]],[null,517,null,[null,1]]]]],[3,[[4,null,8,null,null,null,null,["gmaSdk.getQueryInfo"]],[4,null,8,null,null,null,null,["webkit.messageHandlers.getGmaQueryInfo.postMessage"]],[4,null,8,null,null,null,null,["webkit.messageHandlers.getGmaSig.postMessage"]]]],15],[50,[[31064926],[31064927,[[414808783,null,null,[1]]]]]],[1,[[31065623],[31065624,[[430565960,null,null,[1]]]]]],[100,[[31065713],[31065714,[[null,432023148,null,[null,0.01]]]]]],[10,[[31065785],[31065786,[[434777396,null,null,[1]]]]]],[10,[[31065802],[31065803,[[427203966,null,null,[1]]]]]],[50,[[31065842],[31065843,[[427224460,null,null,[]]]]]],[50,[[31065998],[31065999,[[384700360,null,null,[1]],[384700361,null,null,[1]]]]]],[10,[[31066023],[31066024,[[434841618,null,null,[1]]]]]],[10,[[31066025],[31066026,[[45368451,null,null,[1]]]]]],[1000,[[31066031,[[null,24,null,[null,31066031]]],[6,null,null,4,null,10]],[31066032,[[null,24,null,[null,31066032]]],[6,null,null,4,null,11]],[31066033,[[null,24,null,[null,31066033]]],[6,null,null,4,null,12]],[31066034,[[null,24,null,[null,31066034]]],[6,null,null,4,null,13]],[31066035,[[null,24,null,[null,31066035]]],[6,null,null,4,null,14]],[31066036,[[null,24,null,[null,31066036]]],[6,null,null,4,null,15]],[31066037,[[null,24,null,[null,31066037]]],[6,null,null,4,null,16]],[31066038,[[null,24,null,[null,31066038]]],[6,null,null,4,null,17]]],[4,null,3],1],[1000,[[31066130,[[null,24,null,[null,31066130]]],[6,null,null,4,null,2]],[31066131,[[null,24,null,[null,31066131]]],[6,null,null,4,null,3]]],[4,null,3],1],[10,[[44761477],[44761478,[[null,427198696,null,[null,1]]]]]]]],[12,[[50,[[31061828],[31061829,[[null,1126,null,[null,5000],[[[12,null,null,null,4,null,"Android",["navigator.userAgent"]],[null,5500]]]],[null,1032,null,[null,200],[[[12,null,null,null,4,null,"Android",["navigator.userAgent"]],[null,500]]]],[360245597,null,null,[1]],[null,494,null,[null,5000],[[[12,null,null,null,4,null,"Android",["navigator.userAgent"]],[null,5500]]]],[null,517,null,[null,1]]]],[31065787],[31066000,[[1150,null,null,[1]],[null,1126,null,[null,5000],[[[12,null,null,null,4,null,"Android",["navigator.userAgent"]],[null,5500]]]],[null,1032,null,[null,10000]],[427841102,null,null,[1]],[360245597,null,null,[1]],[null,494,null,[null,5000],[[[12,null,null,null,4,null,"Android",["navigator.userAgent"]],[null,5500]]]],[null,517,null,[null,1]]]]],null,15],[20,[[21065724],[21065725,[[203,null,null,[1]]]]],[4,null,9,null,null,null,null,["LayoutShift"]]],[50,[[31060006,null,[2,[[12,null,null,null,4,null,"Android",["navigator.userAgent"]],[12,null,null,null,4,null,"Chrome/(89|9\\d|\\d{3,})",["navigator.userAgent"]],[4,null,9,null,null,null,null,["window.PeriodicSyncManager"]]]]],[31060007,[[1928,null,null,[1]]],[2,[[12,null,null,null,4,null,"Android",["navigator.userAgent"]],[12,null,null,null,4,null,"Chrome/(89|9\\d|\\d{3,})",["navigator.userAgent"]],[4,null,9,null,null,null,null,["window.PeriodicSyncManager"]]]]]],null,21],[10,[[31060032],[31060033,[[1928,null,null,[1]]]]],null,21],[10,[[31061690],[31061691,[[83,null,null,[1]],[84,null,null,[1]]]]]],[10,[[31065721],[31065722,[[432946749,null,null,[1]]]]]],[50,[[31066013],[31066014,[[392736476,null,null,[]]]]],[2,[[12,null,null,null,4,null,"Chrome/(9[3456789]|\\d{3,})",["navigator.userAgent"]],[4,null,9,null,null,null,null,["window.PeriodicSyncManager"]]]],45],[10,[[31066017],[31066018,[[434462125,null,null,[1]]]]]]]],[9,[[1000,[[31063049]],[4,null,13,null,null,null,null,["cxbbhbxm"]]]]],[23,[[100,[[31065388],[31065389,[[null,394275319,null,[null,1]]]]],[4,null,67]],[100,[[31065440],[31065441,[[429076828,null,null,[1]]]]],[4,null,67]]]],[6,[[1000,[[31065454,null,[2,[[2,[[8,null,null,1,null,-1],[7,null,null,1,null,10]]],[4,null,3]]]],[31065455,[[501,null,null,[1]]],[2,[[2,[[8,null,null,1,null,29],[7,null,null,1,null,40]]],[4,null,3]]]]],[2,[[4,null,66],[12,null,null,null,4,null,"Chrome/(9[789]|\\d{3,})",["navigator.userAgent"]],[1,[[4,null,8,null,null,null,null,["navigator.serviceWorker.controller"]]]],[4,null,9,null,null,null,null,["document.head.appendChild"]]]]]]]],null,null,[0.001,1000,1,1000]])</script>
<link rel='preload' as='script' href='//securepubads.g.doubleclick.net/gpt/pubads_impl_2022032906.js'>
<script rel=preload async="" src="//c.amazon-adsystem.com/aax2/apstag.js"></script>
<script data-cfasync="false" type="text/javascript" data-pagespeed-no-defer>var __ezaps=[{"slotID":"div-gpt-ad-wikichip_org-box-3-0","slotName":"/1254144,21625046521/wikichip_org-box-3","sizes":[[580,400],[336,280],[300,250]]},{"slotID":"div-gpt-ad-wikichip_org-box-2-0","slotName":"/1254144,21625046521/wikichip_org-box-2","sizes":[[728,90]]},{"slotID":"div-gpt-ad-wikichip_org-large-mobile-banner-1-0","slotName":"/1254144,21625046521/wikichip_org-large-mobile-banner-1","sizes":[[300,250]]}];var __ezapsVideo=[];var __ezapid="aa05931b-5308-4ea3-95a2-adf84f4ffde4";!function(a9,a){if(a[a9])return;function q(c,r){a[a9]._Q.push([c,r])}
a[a9]={init:function(){q("i",arguments)},fetchBids:function(){q("f",arguments)},setDisplayBids:function(){},targetingKeys:function(){return[]},_Q:[]};}("apstag",window);var schain_domain='ezoic.ai';if(typeof __ez_nid!='undefined'&&__ez_nid==21732118914){schain_domain='ezoic.co.uk';}
window.amznVideoResponse={};apstag.init({pubID:__ezapid,adServer:'googletag',videoAdServer:'DFP',schain:{complete:1,ver:'1.0',nodes:[{asi:schain_domain,sid:__sellerid,hp:1}]}});function getAmazonSlotById(id){if(typeof __ezaps==='undefined'){return;}
for(var i=0;i<__ezaps.length;i++){var slot=__ezaps[i];if(typeof slot==='undefined'){continue;}
var slotId=slot.slotID;if(typeof slotId!=='undefined'&&slotId==id){return slot;}}
return false;}
function ezapsFetchBids(amazonSlots,adType){if(typeof amazonSlots==='undefined'||amazonSlots.length===0){return}
if(typeof adType!='undefined'&&adType=='video'){apstag.fetchBids({slots:amazonSlots,timeout:2e3},function(bids){setA9VideoBids(bids);});}else{apstag.fetchBids({slots:amazonSlots,timeout:2e3},function(bids){setA9DisplayBids(bids);});}}
function setA9VideoBids(bids){for(b in bids){var bid=bids[b];window.amznVideoResponse[bid.slotID].params=bid.qsParams;window.amznVideoResponse[bid.slotID].raw=bid;}}
function setA9DisplayBids(bids){if(typeof bids==='undefined'||bids.length==0){return;}
var keys=apstag.targetingKeys();for(var i=0;i<bids.length;i++){var bid=bids[i];for(var k=0;k<keys.length;k++){if(keys[k]in bid){ezSetSlotTargeting(bid.slotID,keys[k],bid[keys[k]]);}}}}
if(typeof __tcfapi!="undefined"){}else{ezapsFetchBids(__ezaps,'banner');if(typeof __ezapsVideo!='undefined'){ezapsFetchBids(__ezapsVideo,'video')}}</script>
<script type="text/javascript">
	var __banger_pmp_deals=function(){var d={17:{"DealId":17,"Floor":160},18:{"DealId":18,"Floor":25},19:{"DealId":19,"Floor":100},1428:{"DealId":1428,"Floor":25},2351:{"DealId":2351,"Floor":155},2610:{"DealId":2610,"Floor":125},2688:{"DealId":2688,"Floor":100},2693:{"DealId":2693,"Floor":50},2761:{"DealId":2761,"Floor":200},2763:{"DealId":2763,"Floor":250},20:{"DealId":20,"Floor":300},2526:{"DealId":2526,"Floor":300},2527:{"DealId":2527,"Floor":300},2764:{"DealId":2764,"Floor":325}};return[{"SlotName":"/1254144,21625046521/wikichip_org-medrectangle-1","Deals":[d[17],d[18],d[19],d[1428],d[2351],d[2610],d[2688],d[2693],d[2761],d[2763]]},{"SlotName":"/1254144,21625046521/wikichip_org-box-3","Deals":[d[18],d[19],d[1428],d[2688],d[2693]]},{"SlotName":"/1254144,21625046521/wikichip_org-box-2","Deals":[d[17],d[18],d[19],d[1428],d[2351],d[2610],d[2688],d[2693],d[2761]]},{"SlotName":"/1254144,21625046521/wikichip_org-large-mobile-banner-1","Deals":[d[17],d[18],d[19],d[20],d[1428],d[2351],d[2526],d[2527],d[2610],d[2688],d[2693],d[2761],d[2763],d[2764]]}]}();
</script>
<script type='text/javascript'>_ebcids=[138231308856,138231308940,138231308949,138231387842,138231421744,138231421759,138231421774,138231421783,138231421789,138231421792,138242067587,138242067590,138242067602,138242067605,138242067608,138242067614,138242229406,138242229415,138242229421,138242229430];</script>
<script data-ezscrex="false" data-cfasync="false" data-pagespeed-no-defer type='text/javascript'>ezobv=109;</script><script data-ezscrex="false" data-cfasync="false" data-pagespeed-no-defer type='text/javascript'>function ez_isclean(data){if(typeof data==='undefined'){data=document.URL;}
var re=/(([^<>()[\]\\.,;:\s@\"]+(\.[^<>()[\]\\.,;:\s@\"]+)*)|(\".+\"))(@|%2540|%40)((\[[0-9]{1,3}\.[0-9]{1,3}\.[0-9]{1,3}\.[0-9]{1,3}\])|(([a-zA-Z\-0-9]+\.)+[a-zA-Z]{2,}))/;var isClean=!re.test(data);return isClean;}
var ezSlotKVStore={};function ezSetSlotTargeting(divid,key,value){var slot=ezGetSlotById(divid);if(slot){slot.setTargeting(key,value);}else{if(typeof ezSlotKVStore[divid]=='undefined'){ezSlotKVStore[divid]={};}
ezSlotKVStore[divid][key]=value;}}
function ezGetSlotById(id){if(typeof window.ezslots==='undefined'||window.ezslots==0){return;}
for(var i=0;i<window.ezslots.length;i++){var slot=window[ezslots[i]];if(typeof slot==='undefined'){continue;}
var slotId=slot.getSlotElementId();if(typeof slotId!=='undefined'&&slotId==id){return slot;}}}
function ezSetTargetingFromMap(slot,obj){if(typeof slot==='undefined'){return;}
for(var key in obj){if(!obj.hasOwnProperty(key)){continue;}
slot.setTargeting(key,obj[key]);}}
var ez_queue=new Array();function sort_queue(a,b)
{if(a.priority<b.priority)return-1;else if(a.priority==b.priority)return 0;else return 1;}
function execute_ez_queue()
{ez_queue.sort(sort_queue);for(var i in ez_queue)
{if(typeof ez_queue[i].method!="undefined")
{try{ez_queue[i].method.call(null);}
catch(err){}}}}
window.ez_ad_units=new Array();window.ezslots=new Array();window.ezsrqt={};function ez_write_tag(d){if(ez_isclean()&&d instanceof Array){if(typeof ezstandalone!=='undefined'&&typeof ezstandalone.selectedPlaceholders!=='undefined'&&ezstandalone.selectedPlaceholders[d[3]]===true){return "1+1";}
if(typeof ezstandaloneForAll!=='undefined'&&typeof ezstandaloneForAll.selectedPlaceholders!=='undefined'&&ezstandaloneForAll.selectedPlaceholders[d[3]]===true){return "1+1";}
ez_ad_units[ez_ad_units.length]=d;var dve="";if(typeof d[5]!='undefined'&&d[5]>0){dve='_'+d[5];}
var ezcmd="googletag.cmd.push(function() {var divid = 'div-gpt-ad-"+d[1]+"-"+d[4]+""+dve+"';if(typeof ezlrarn == 'function'){ezlrarn(divid);}googletag.display(divid);var to = 0;if("+d[2]+".getTargeting('ga')[0] == '0'){to = 500;}if((window.ezDisableInitialLoad==true || googletag.pubads().isInitialLoadDisabled()) && window.ezoll != true){setTimeout(function(){if(typeof window.adjustHbValues == 'function'){window.adjustHbValues("+d[2]+");}if(typeof window.ezasBuild == 'function' && window.ezasBuild("+d[2]+")){return;}googletag.pubads().refresh(["+d[2]+"])},to);}});";return ezcmd;}
return "1+1";}
function in_array(needle,haystack){var length=haystack.length;for(var i=0;i<length;i++){if(haystack[i]==needle)return true;}
return false;}
var ezrpos=new Array();var ez_current_interval;var ez_current_load=0;function __ez_fad_load(n,r){if(!__ez_fad_csnt()||!__ez_fad_rdy()||ezslit_run[n]===true||typeof __ez_fad_divs[n]==='undefined'||__ez_fad_divs[n].length===0){return;}
ezslit_run[n]=true;__ez_fad_gpt();if(n>0&&n!==5){__ez_fad_pb();}
googletag.cmd.push(function(){var s=[];for(var i=0;i<__ez_fad_divs[n].length;i++){if(__ez_fad_divsd.indexOf(__ez_fad_divs[n][i])==-1){__ez_fad_divsd.push(__ez_fad_divs[n][i]);s.push(__ez_fad_initslot[__ez_fad_divs[n][i]](r));googletag.display(__ez_fad_divs[n][i]);}}
var ws=[];for(i3=0;i3<s.length;i3++){var slot=window[s[i3]];if(typeof window.ezasBuild==='function'){if(window.ezasBuild(slot)){continue;}}
if(typeof window.adjustHbValues==='function'){window.adjustHbValues(slot);}
ws.push(slot);}
googletag.pubads().refresh(ws);setTimeout(__ez_fad_floatshow,0);});if(n===0){if(document.readyState==="complete"){googletag.cmd.push(function(){__ez_fad_load(5,null);});setTimeout(function(){__ez_fad_load(1,null);__ez_fad_load(5,null);},5500);return;}
document.addEventListener('DOMContentLoaded',function(evt){googletag.cmd.push(function(){__ez_fad_load(5,null);});setTimeout(function(){__ez_fad_load(1,null);__ez_fad_load(5,null);},5500);},false);}}
var __ez_fad_floatshowd=false;function __ez_fad_floatshow(d){if(__ez_fad_floatshowd===true||typeof __ez_fad_floating==='undefined'){return;}
__ez_fad_floatshowd=true;var e=document.getElementById('ezmobfooter');if(e!=null){e.classList.add('ezmobtrans');}else{head=document.head||document.getElementsByTagName('head')[0],style=document.createElement('style');head.appendChild(style);var css="body > #ezmobfooter{bottom:0px;visibility:visible;}";style.type='text/css';if(style.styleSheet){style.styleSheet.cssText=css;}else{style.appendChild(document.createTextNode(css));}}
googletag.cmd.push(function(){for(var i=0;i<__ez_fad_floating.length;i++){var s=__ez_fad_initslot[__ez_fad_floating[i]](null);googletag.display(__ez_fad_floating[i]);if(typeof window.adjustHbValues==='function'){window.adjustHbValues(window[s]);}
googletag.pubads().refresh([window[s]]);}});}
var __ez_fad_initslot={};var __ez_fad_fastd=[];var __ez_fad_fastdiv=[];var __ez_fad_fastslots=[];var __ez_fad_viewslots=[];var __ez_fad_instaslots=[];var ezslit_run=[];var __ez_fad_divs=[[],[],[],[],[],[],[]];__ez_fad_divpos={};var __ez_fad_divsd=[];var __ez_fad_vw=window.screen.width;var __ez_fad_vh=window.screen.height;var __ez_fad_count=0;function __ez_fad_invisible(e){!!(e.offsetWidth||e.offsetHeight||e.getClientRects().length)}
function __ez_fad_position(id){var did=document.getElementById(id);if(did!=null){var rect=did.getBoundingClientRect();var vs=window.scrollY||document.body.scrollTop||document.documentElement.scrollTop;var vh=vs+__ez_fad_vh;_ez_fad_vw=window.innerWidth||document.documentElement.clientWidth||document.body.clientWidth;__ez_fad_vh=window.innerHeight||Math.max(document.documentElement.clientHeight,document.body.clientHeight);var height_adjust=800;if(__ez_fad_vw<1200){height_adjust=__ez_fad_vh*1.25;vh+=0;}
if(__ez_fad_floating.indexOf(id)==-1){__ez_fad_divpos[id]=rect.top;if(__ez_fad_invisible(did)&&isFloat!=true){__ez_fad_divs[4].push(id);}else if(rect.top<vh&&(ezslit_run[0]!=true||ezslit_run[5]!=true)){if(ezslit_run[0]!=true){__ez_fad_gpt();__ez_fad_divs[0].push(id);}else{__ez_fad_divs[5].push(id);}}else if(rect.top<(vh+height_adjust)&&ezslit_run[1]!=true){if(ezslit_run[0]!=true){__ez_fad_load(0,0);};__ez_fad_divs[1].push(id);}else if(rect.top<(vh+height_adjust+(__ez_fad_vh))&&ezslit_run[2]!=true){if(ezslit_run[0]!=true){__ez_fad_load(0,0);}
__ez_fad_divs[2].push(id);}else{if(ezslit_run[0]!=true){__ez_fad_load(0,0);}
__ez_fad_divs[3].push(id);}
__ez_fad_count++;}}}
function __ez_fad_fast(s,f,m){if(__ez_fad_fastd.indexOf(s)==-1){__ez_fad_fastd.push(s);googletag.cmd.push(function(){var ebbr2='empty';var br2=0;if(typeof ezoibfh[f]!='undefined'){ebbr2=ezoibfh[f];br2=f;}
if(typeof window['ezslot_'+s]!='undefined'){var br1=parseInt(window['ezslot_'+s].getTargeting('br1')[0]);if(isNaN(br1)||br2<br1){window['ezslot_'+s].setTargeting('br1',br2).setTargeting('eb_br',ebbr2);if(m!=null){window['ezslot_'+s].setTargeting('bvr',m);}}else{}}else{}});}}
function __ez_fad_csnt(){return document.cookie.indexOf('ezCMPCookieConsent')!==-1||typeof __ez_conestreq=='undefined';}
var __ez_fad_haspo=false;if(typeof PerformanceObserver!='undefined'&&typeof PerformanceObserver.supportedEntryTypes!='undefined'){if(PerformanceObserver.supportedEntryTypes.indexOf('largest-contentful-paint')>-1){__ez_fad_haspo=true;}}
function __ez_fad_rdy(){if(document.body!==null&&(__ez_fad_haspo==false&&__ez_fad_doc_ht>__ez_fad_vp_ht||__ez_fad_hascp)||document.readyState==="complete"){return true;}else{__ez_fad_doc_ht=__ez_fad_docht();__ez_fad_vp_ht=__ez_fad_vpht();}
return false;}
function __ez_fad_docht(){if(typeof document.body!='undefined'&&document.body!=null){return Math.max(document.body.scrollHeight,document.body.offsetHeight);}else if(typeof document.documentElement!='undefined'){return Math.max(document.documentElement.clientHeight,document.documentElement.scrollHeight,document.documentElement.offsetHeight);}else{return 0;}}
function __ez_fad_vpht(){if(typeof window.innerHeight!='undefined'){return window.innerHeight;}else if(typeof document.body!='undefined'&&document.body!=null){return document.body.clientHeight;}else if(typeof document.documentElement!='undefined'){return document.documentElement.clientHeight;}
else{return 0;}}
function __ez_close_anchor(){googletag.cmd.push(function(slot){for(var i=0;i<window.ezslots.length;i++){var slot=window[ezslots[i]];if(typeof slot==='undefined'){continue;}
var alS=slot.getTargeting('al')[0]%1000;if(alS==5){googletag.destroySlots([slot]);}}
__ez_set_cnx_floor(0);var anchor=document.getElementById('ezmobfooter');if(!anchor){return;}
anchor.innerHTML='';var styleElement=document.getElementById('ezoicCSS');if(!styleElement){return;}
var styles=styleElement.sheet?styleElement.sheet:styleElement.styleSheet;for(var i=0;i<styles.cssRules.length;i++){var rules=styles.cssRules[i];if(rules.selectorText==='body'&&rules.style.height==='auto'&&(rules.style.paddingTop!==''||rules.style.paddingBottom!=='')){styles.deleteRule(i);}}});}
function __ez_set_cnx_floor(px){var cnx=document.getElementsByClassName('cnx-float');if(!cnx||cnx.length<1){return;}
cnx=cnx[0];cnx.style.top=(-1*px)+'px';}
var __ez_fad_doc_ht=__ez_fad_docht();var __ez_fad_vp_ht=__ez_fad_vpht();var __ez_fad_hascp=false;try{const __ez__fad_po=new PerformanceObserver((entryList)=>{__ez_fad_hascp=true;});__ez__fad_po.observe({type:'largest-contentful-paint',buffered:true});}catch(e){}</script><script type='text/javascript' data-ezscrex="false">var ezorbf = []; </script><script data-ezscrex="false" data-cfasync="false" data-pagespeed-no-defer type='text/javascript'>window.isEZABL=false;window.ezmadspc=300;window.ezoViewCheck=false;</script><script data-ezscrex="false" data-cfasync="false" data-pagespeed-no-defer type='text/javascript'>window.ezDisableInitialLoad=false;</script><script data-ezscrex="false" data-cfasync="false" data-pagespeed-no-defer type='text/javascript'>window.googletag=window.googletag||{};googletag.cmd=googletag.cmd||[];</script><script data-ezscrex="false" data-cfasync="false" data-pagespeed-no-defer type='text/javascript'>window.ezogetbrkey = function(s){ var k = 'br1';var k2 = 'eb_br';if(window.ezogtk == ""){k='br1u';k2='eb_bru';}else if(window.ezogtk != "NT"){k='br1t';k2='eb_brt';} s.setTargeting('br1', s.getTargeting(k));s.setTargeting('eb_br', s.getTargeting(k2));};googletag.cmd.push(function() {window.ezslots_raw.push({'a':'1','iid1':'2805720755046144','eid':'2805720755046144','t':'134','d':'86609','t1':'134','pvc':'0','ap':'1127','sap':'1127','a':'|3|','as':'revenue','plat':'1','bra':'mod87','ic':'1','at':'mbf','adr':'399','ezosn':'3','reft':'tf','refs':'30','ga':'2497208','gala':'','rid':'99998','pt':'4','al':'1004','compid':'1','tap':'wikichip_org-medrectangle-1-2805720755046144','eb_br':'60474211daf1dfd4d90000ea01f56c30','eba':'1','ebss':[10017,10082,10061,10063,11304,11307],'asau':'5322637655','bv':'12','bvm':'0','bvr':'2','shp':'1','ftsn':'3','acptad':'1','br1':'0','br2':'140','ezoic':'1','nmau':'0','mau':'0','stl':[34,34,28,67,45,60,66,58,34,30,63,31,901,902,903],'deal1':[20,21,22,23,24,25,26,27,815,817,899,919,1794,2310,2339,2526,2527,2764,2765,774],'ax_ssid':'10082'});googletag.pubads().enableSingleRequest();googletag.pubads().addEventListener('slotRenderEnded', function(event) { __ez.queue.addFunc("ezbanger", "ezbanger", event, false, ['banger.js'], true, true, false, true); });googletag.pubads().addEventListener('impressionViewable', function(event) { __ez.queue.addFunc("ezvb", "ezvb", event, false, ['banger.js'], true, true, false, true); });googletag.pubads().addEventListener('slotResponseReceived', function(event) { __ez.queue.addFunc("ezsr", "ezsr", event, false, ['banger.js'], true, true, false, true); });googletag.pubads().addEventListener('slotRequested', function(e) { window.ezsrqt[e.slot.getSlotElementId()] = Date.now();});googletag.pubads().disableInitialLoad();googletag.pubads().enableLazyLoad({fetchMarginPercent: 400, renderMarginPercent: 225, mobileScaling: 2.0});googletag.enableServices();});window.ezoll = false;window.ezoadxnc = '1254144';window.ezoadhb = '350';var ezoibfh = {0:'zero',1000000:'off',280:'c16fac08e79a971524b1c6834f5caad3',1400:'04b5efc3207e2390972f099a6a3c4757',700:'8b07bae800b215e481d05a271b3e723b',500:'5f2b94bb26a5aa9b1a00e66d30cfd5ec',350:'9e0a1ce5b2455cb9b48d5df4c6bf4053',100:'a495ce7dbb4cefcd3e0a722048894f41',90:'b355e9227b551c119a30a68852723b62',20:'7432360301409ae695ba255f16fbcf06',2400:'6240c545bce1855c4e5a6ca430f526b1',600:'45a351e981f435b4c20fafca8a5d741c',1800:'72c13a89ac876aaffdde39253459460b',400:'76163170a8636ae5b88417f095893e08',140:'af063c244089b52ec5a0423a258f1f8e',80:'dfa60cee6e1053fc0c9e607c8047bd28',60:'c352ba581bd3ffd8cea608cf2d55f519',42:'947f1d5169cc7d0f997560e34838fb04',2900:'ef3231a19d034bff92faf99318a47a5f',2000:'12a3b3570adcf20fd41a00445219acaa',24:'e66c30deca31b19eda212eeca1258584',32:'d31e71883d00099e275b6c5878eed023',30:'54d0fa6d5f6aabe7623cb24faa42a441',12:'14e8a85d4c42ff1db8790cbef9e33493',6:'33dd523f8e4dda158f0aa99686dda7f2',4:'9c3e4ee8eae7f1433cb2fe69b1326605',5000:'116f73d8738ced0c5546d5313109581e',4000:'e95a0029a1c0d52e1f82ee010826e7d9',2300:'a835e008e248a793da87524a4919f755',26:'bf9a045b836005b6c23b7b0749249612',14:'ad0061a38dd7c6f7bcb692aee88dfda4',4600:'d297138284357206d38c781a2291b99a',3600:'81f896ad12450b2f0257b1df6d3f1edc',1100:'39abb99448d54704c4afa42efe76e15d',800:'dc3573d5dc41abdf97751be02f53537f',450:'6e85b37de1b1ffc2593baa5d6e4b02fc',46:'fe5b0c99ab7ba15f050582be1301303f',22:'1e913e99b80640fd5b86a539e5b97c94',8000:'e41b3739f340bda9dcfb30f79c9db1c9',4400:'a2de9c8773c426848d7815dff1d2d44f',120:'58ef7bddb438af5e257c4377f32c243a',2100:'b2ac58e6c0c84fc65f344f47dd85768b',650:'5bac35e1a3b6adc56da706000a645484',2600:'cc65d2d1fcda72df55233f97cf215dad',1000:'c5429b6ddd929d0bc40a832a87789a7c',750:'6ac330e431a70c7d8ce9fb95aee95c72',300:'90c3c48d0172916d27c102ea4aa9d49c',44:'a928cf2c3ad36f5e9ed2d90f655c1dc9',38:'23b5ca1d9de2587e6a4ecfd33d61b709',8500:'d5abc50791c030d76efa2ded02dcc115',4800:'f0459c7057d45e6fbbed62c0762b551e',10:'291d27313eb66c50243129b23df8a579',850:'5297de5240aa45da173a0792747e0d26',18:'8de355ef1cf56b7da61277050d9957b1',9500:'6fd3046d2172040882079eb07d0038c9',2800:'a9ec56005762ef40746ec1b6d554f472',6500:'b6ac10cddc8471927cec0144110502e9',3400:'2c0082dd1efc5e4dfdd4f50677fea822',2200:'2620dac3b050a8e36c132f49cccab5a1',1600:'6dbaa2f5e27e83e2fcd15988d9095988',220:'43aa1607a0c08c74b14a9039e7b909b4',40:'ee685f77592ce296910ee91457d66ba3',10000:'f1e225445ec024e41bfd8ce2ba4aa91b',7500:'0de5c793b95df3adacbee8e14c308afc',240:'8de2c8ca79e8623e3cb37120a35ebaa2',48:'8fc09e60bfd78aa82afac0405213359a',16:'e29f69dd468d31a5514dc9b5587ce757',3200:'41ad5c6ea7dab736638507e437e60604',1700:'ff69c327c284033fca821ae81630bfa9',900:'eeb0e32289ff31f9ddef18331038e5e9',3800:'58e03b675175bbbec8566d319041c5ee',950:'c410f2a2b0c2123f4b6651cda6c5cf53',6000:'49d60519eec4f00cfb2d91dec1e48d41',1500:'d81e229576f8cb8a43ff5c6a8e596727',1300:'bfa042bdb1583c959161b7823290dc1f',1200:'736e09a0771285737509ab8954c475a7',260:'57914c3716312cb7e954090f0717ea25',200:'86802a923a1f32517e4c5d3b6d550271',9000:'e4c87a0c427c95c548a2ad50bc2fc99d',7000:'4552fb4beab2a055aec0d6113a8d9e42',28:'674294a1b21a1e89fc99c14c9b17be44',2:'b6c98a8bb15764f1c4ee331dcb724178',50:'3ba982fc4238dd4197b1d51b345478dc',34:'a7a863b24978e69c4cdbb5a49be70d5e',36:'8c5ffefb122f59a66a8b7672d4452af2',3000:'92831edb305b955e915a7cc2288d5df6',70:'527e52c10635ac8136a4c84094ee49a8',180:'9ae587f95e95c876b7b76fd4c72a3838',160:'3530fcb6bcc13dc3c1712eaef7d92700',8:'2e8b8c60843e52e5aaa1e3a52287a2bb',2700:'401612ca672af30f67eaf5e0989ce385',550:'26dfa00588543c52511429ade391f561',2500:'78e9436ba8e29037bc31f94589331e0b',1900:'65b2c11be72ed8610e2ac0304f3023a9',5500:'b069a06daabd6e3043166f0e7a2edef4',4200:'e9b52ed700c176b9b3f036aa176f3f3e'};var ezaxmns={};var ezaucmns={};ezaxmns["div-gpt-ad-wikichip_org-medrectangle-1-0"]=0;ezaucmns["div-gpt-ad-wikichip_org-medrectangle-1-0"]=0;ezaxmns["div-gpt-ad-wikichip_org-box-3-0"]=0;ezaucmns["div-gpt-ad-wikichip_org-box-3-0"]=0;ezaxmns["div-gpt-ad-wikichip_org-large-mobile-banner-1-0"]=0;ezaucmns["div-gpt-ad-wikichip_org-large-mobile-banner-1-0"]=0;ezaxmns["div-gpt-ad-wikichip_org-box-2-0"]=0;ezaucmns["div-gpt-ad-wikichip_org-box-2-0"]=0;

		var __ez_fad_floating = [];
		var __ez_fad_gptd = __ez_fad_gptd || false;var __ez_fad_ezpbinitd = false;var __ez_fad_pbt = setTimeout(function(){__ez_fad_pb();},5000);function __ez_fad_gpt(){if(__ez_fad_gptd == false){__ez_fad_gptd=true;}}function __ez_fad_pb(){if(__ez_fad_ezpbinitd==false && typeof __ez_fad_ezpbinit == 'function'){__ez_fad_ezpbinitd = true;__ez_fad_ezpbinit()}};
		__ez_fad_initslot['div-gpt-ad-wikichip_org-medrectangle-1-0'] = function(bvr){
				googletag.cmd.push(function() {
				var did = 'div-gpt-ad-wikichip_org-medrectangle-1-0';
				ezslot_3 = googletag.defineSlot('/1254144,21625046521/wikichip_org-medrectangle-1',[[970,90],[234,60],[300,250],[320,50],[468,60],[320,100],[200,200],[970,250],[180,150],[728,90],[250,250],[120,240],[125,125],['fluid']],'div-gpt-ad-wikichip_org-medrectangle-1-0').addService(googletag.pubads()).setCollapseEmptyDiv(false);var ezslot_3_raw = {'a':'1','iid1':'2805720755046144','eid':'2805720755046144','t':'134','d':'86609','t1':'134','pvc':'0','ap':'1127','sap':'1127','a':'|3|','as':'revenue','plat':'1','bra':'mod87','ic':'1','at':'mbf','adr':'399','ezosn':'3','reft':'tf','refs':'30','ga':'2497208','gala':'','rid':'99998','pt':'4','al':'1004','compid':'1','tap':'wikichip_org-medrectangle-1-2805720755046144','eb_br':'60474211daf1dfd4d90000ea01f56c30','eba':'1','ebss':[10017,10082,10061,10063,11304,11307],'asau':'5322637655','bv':'12','bvm':'0','bvr':'2','shp':'1','ftsn':'3','acptad':'1','br1':'0','br2':'140','ezoic':'1','nmau':'0','mau':'0','stl':[34,34,28,67,45,60,66,58,34,30,63,31,901,902,903],'deal1':[20,21,22,23,24,25,26,27,815,817,899,919,1794,2310,2339,2526,2527,2764,2765,774],'ax_ssid':'10082'}; window.ezslots_raw.push( ezslot_3_raw);ezSetTargetingFromMap(ezslot_3,ezslot_3_raw);ezrpos[3]="3";ezslots.push("ezslot_3");
				if(bvr != null){
					if(typeof __ez_fad_fastslots['div-gpt-ad-wikichip_org-medrectangle-1-0'] == 'function') {
						__ez_fad_fastslots['div-gpt-ad-wikichip_org-medrectangle-1-0']();
					}
				}
				if(typeof ezSlotKVStore != 'undefined' && typeof ezSlotKVStore[did] != 'undefined') {
					for (var name in ezSlotKVStore[did]) {
						if (!ezSlotKVStore.hasOwnProperty(name)) {
							ezSetSlotTargeting(did, name, ezSlotKVStore[did][name]);
						}
					}
					ezSlotKVStore[did] = {};
				}
			});return "ezslot_3";};
			__ez_fad_fastslots['div-gpt-ad-wikichip_org-medrectangle-1-0'] = function(){__ez_fad_fastdiv.push('div-gpt-ad-wikichip_org-medrectangle-1-0'); __ez_fad_fast('3',0,null);};
			__ez_fad_viewslots['div-gpt-ad-wikichip_org-medrectangle-1-0'] = function(){__ez_fad_fastdiv.push('div-gpt-ad-wikichip_org-medrectangle-1-0'); __ez_fad_fast('3',0,2);};
			__ez_fad_instaslots['div-gpt-ad-wikichip_org-medrectangle-1-0'] = function(){__ez_fad_fastdiv.push('div-gpt-ad-wikichip_org-medrectangle-1-0'); __ez_fad_fast('3',0,1);};__ez_fad_initslot['div-gpt-ad-wikichip_org-box-3-0'] = function(bvr){
				googletag.cmd.push(function() {
				var did = 'div-gpt-ad-wikichip_org-box-3-0';
				ezslot_0 = googletag.defineSlot('/1254144,21625046521/wikichip_org-box-3',[580,400],'div-gpt-ad-wikichip_org-box-3-0').addService(googletag.pubads()).setCollapseEmptyDiv(false);var ezslot_0_raw = {'a':'1','iid1':'5634971141057778','eid':'5634971141057778','t':'134','d':'86609','t1':'134','pvc':'0','ap':'1160','sap':'1160','a':'|124|','as':'revenue','plat':'1','bra':'mod87','ic':'1','at':'mbf','adr':'399','ezosn':'0','reft':'tf','refs':'30','ga':'2497208','gala':'','rid':'99998','pt':'2','al':'1002','compid':'0','tap':'wikichip_org-box-3-5634971141057778','eb_br':'58ef7bddb438af5e257c4377f32c243a','eba':'1','ebss':[10017,10082,10061,10063,11304,11307],'asau':'5322637655','bv':'0','bvm':'2','bvr':'2','shp':'1','ftsn':'3','br1':'120','br2':'60','ezoic':'1','nmau':'0','mau':'0','stl':[32,168,0,67,0,193,192,20,71,201,192,31,902,903,901,902,903],'deal1':[17,20,21,22,23,24,25,26,27,28,29,760,761,815,816,817,818,893,899,903,919,1794,2310,2339,2351,2526,2527,2610,2761,2763,2764,2765,774],'ax_ssid':'10082'}; window.ezslots_raw.push( ezslot_0_raw);ezSetTargetingFromMap(ezslot_0,ezslot_0_raw);ezrpos[0]="0";ezslots.push("ezslot_0");
				if(bvr != null){
					if(typeof __ez_fad_fastslots['div-gpt-ad-wikichip_org-box-3-0'] == 'function') {
						__ez_fad_fastslots['div-gpt-ad-wikichip_org-box-3-0']();
					}
				}
				if(typeof ezSlotKVStore != 'undefined' && typeof ezSlotKVStore[did] != 'undefined') {
					for (var name in ezSlotKVStore[did]) {
						if (!ezSlotKVStore.hasOwnProperty(name)) {
							ezSetSlotTargeting(did, name, ezSlotKVStore[did][name]);
						}
					}
					ezSlotKVStore[did] = {};
				}
			});return "ezslot_0";};
			__ez_fad_fastslots['div-gpt-ad-wikichip_org-box-3-0'] = function(){__ez_fad_fastdiv.push('div-gpt-ad-wikichip_org-box-3-0'); __ez_fad_fast('0',48,null);};
			__ez_fad_viewslots['div-gpt-ad-wikichip_org-box-3-0'] = function(){__ez_fad_fastdiv.push('div-gpt-ad-wikichip_org-box-3-0'); __ez_fad_fast('0',48,2);};
			__ez_fad_instaslots['div-gpt-ad-wikichip_org-box-3-0'] = function(){__ez_fad_fastdiv.push('div-gpt-ad-wikichip_org-box-3-0'); __ez_fad_fast('0',24,1);};__ez_fad_initslot['div-gpt-ad-wikichip_org-large-mobile-banner-1-0'] = function(bvr){
				googletag.cmd.push(function() {
				var did = 'div-gpt-ad-wikichip_org-large-mobile-banner-1-0';
				ezslot_2 = googletag.defineSlot('/1254144,21625046521/wikichip_org-large-mobile-banner-1',[[300,250],[336,280],[250,250],[320,100],[120,240],[320,50],[200,200],[180,150],[125,125],[234,60]],'div-gpt-ad-wikichip_org-large-mobile-banner-1-0').addService(googletag.pubads()).setCollapseEmptyDiv(false).defineSizeMapping(googletag.sizeMapping().addSize([300,0],[336,280]).addSize([0,0], []).build());var ezslot_2_raw = {'a':'1','iid1':'5140498667010860','eid':'5140498667010860','t':'134','d':'86609','t1':'134','pvc':'0','ap':'1192','sap':'1192','a':'|3|','as':'revenue','plat':'1','bra':'mod87','ic':'1','at':'mbf','adr':'399','ezosn':'2','reft':'tf','refs':'30','ga':'2497208','gala':'','rid':'99998','pt':'722','al':'1722','compid':'0','tap':'wikichip_org-large-mobile-banner-1-5140498667010860','eb_br':'9e0a1ce5b2455cb9b48d5df4c6bf4053','eba':'1','ebss':[10017,10082,10061,10063,11304,11307],'asau':'5322637655','bv':'28','bvm':'2','bvr':'5','shp':'3','ftsn':'3','br1':'350','br2':'160','ezoic':'1','nmau':'0','mau':'0','stl':[23,152,133,4,51,131,93,20,26,145,205,0,147,137,901,902,903],'deal1':[21,22,23,24,25,26,27,28,29,760,761,815,816,817,818,899,919,1794,2310,2339,2765,774],'ax_ssid':'10082'}; window.ezslots_raw.push( ezslot_2_raw);ezSetTargetingFromMap(ezslot_2,ezslot_2_raw);ezrpos[2]="2";ezslots.push("ezslot_2");
				if(bvr != null){
					if(typeof __ez_fad_fastslots['div-gpt-ad-wikichip_org-large-mobile-banner-1-0'] == 'function') {
						__ez_fad_fastslots['div-gpt-ad-wikichip_org-large-mobile-banner-1-0']();
					}
				}
				if(typeof ezSlotKVStore != 'undefined' && typeof ezSlotKVStore[did] != 'undefined') {
					for (var name in ezSlotKVStore[did]) {
						if (!ezSlotKVStore.hasOwnProperty(name)) {
							ezSetSlotTargeting(did, name, ezSlotKVStore[did][name]);
						}
					}
					ezSlotKVStore[did] = {};
				}
			});return "ezslot_2";};
			__ez_fad_fastslots['div-gpt-ad-wikichip_org-large-mobile-banner-1-0'] = function(){__ez_fad_fastdiv.push('div-gpt-ad-wikichip_org-large-mobile-banner-1-0'); __ez_fad_fast('2',140,null);};
			__ez_fad_viewslots['div-gpt-ad-wikichip_org-large-mobile-banner-1-0'] = function(){__ez_fad_fastdiv.push('div-gpt-ad-wikichip_org-large-mobile-banner-1-0'); __ez_fad_fast('2',140,2);};
			__ez_fad_instaslots['div-gpt-ad-wikichip_org-large-mobile-banner-1-0'] = function(){__ez_fad_fastdiv.push('div-gpt-ad-wikichip_org-large-mobile-banner-1-0'); __ez_fad_fast('2',70,1);};__ez_fad_initslot['div-gpt-ad-wikichip_org-box-2-0'] = function(bvr){
				googletag.cmd.push(function() {
				var did = 'div-gpt-ad-wikichip_org-box-2-0';
				ezslot_1 = googletag.defineSlot('/1254144,21625046521/wikichip_org-box-2',[728,90],'div-gpt-ad-wikichip_org-box-2-0').addService(googletag.pubads()).setCollapseEmptyDiv(false);var ezslot_1_raw = {'a':'1','iid1':'344335533036270','eid':'344335533036270','t':'134','d':'86609','t1':'134','pvc':'0','ap':'1138','sap':'1138','a':'|252|','as':'revenue','plat':'1','bra':'mod87','ic':'1','at':'mbf','adr':'399','ezosn':'1','reft':'tf','refs':'30','ga':'2497208','gala':'','rid':'99998','pt':'1','al':'1001','compid':'0','tap':'wikichip_org-box-2-344335533036270','eb_br':'43aa1607a0c08c74b14a9039e7b909b4','eba':'1','ebss':[10017,10082,10061,10063,11304,11307],'asau':'5322637655','bv':'23','bvm':'0','bvr':'3','shp':'1','ftsn':'3','acptad':'1','br1':'220','br2':'100','ezoic':'1','nmau':'0','mau':'0','stl':[157,14,0,192,0,168,20,192,192,197,187,0,901,182,901,902,903],'deal1':[20,21,22,23,24,25,26,27,28,29,760,761,815,816,817,818,899,919,1794,2310,2339,2526,2527,2763,2764,2765,774],'ax_ssid':'10082'}; window.ezslots_raw.push( ezslot_1_raw);ezSetTargetingFromMap(ezslot_1,ezslot_1_raw);ezrpos[1]="1";ezslots.push("ezslot_1");
				if(bvr != null){
					if(typeof __ez_fad_fastslots['div-gpt-ad-wikichip_org-box-2-0'] == 'function') {
						__ez_fad_fastslots['div-gpt-ad-wikichip_org-box-2-0']();
					}
				}
				if(typeof ezSlotKVStore != 'undefined' && typeof ezSlotKVStore[did] != 'undefined') {
					for (var name in ezSlotKVStore[did]) {
						if (!ezSlotKVStore.hasOwnProperty(name)) {
							ezSetSlotTargeting(did, name, ezSlotKVStore[did][name]);
						}
					}
					ezSlotKVStore[did] = {};
				}
			});return "ezslot_1";};
			__ez_fad_fastslots['div-gpt-ad-wikichip_org-box-2-0'] = function(){__ez_fad_fastdiv.push('div-gpt-ad-wikichip_org-box-2-0'); __ez_fad_fast('1',90,null);};
			__ez_fad_viewslots['div-gpt-ad-wikichip_org-box-2-0'] = function(){__ez_fad_fastdiv.push('div-gpt-ad-wikichip_org-box-2-0'); __ez_fad_fast('1',90,2);};
			__ez_fad_instaslots['div-gpt-ad-wikichip_org-box-2-0'] = function(){__ez_fad_fastdiv.push('div-gpt-ad-wikichip_org-box-2-0'); __ez_fad_fast('1',44,1);};</script>
<script type="text/javascript">(function(){function storageAvailable(type){var storage;try{storage=window[type];var x='__storage_test__';storage.setItem(x,x);storage.removeItem(x);return true;}
catch(e){return e instanceof DOMException&&(e.code===22||e.code===1014||e.name==='QuotaExceededError'||e.name==='NS_ERROR_DOM_QUOTA_REACHED')&&(storage&&storage.length!==0);}}
function remove_ama_config(){if(storageAvailable('localStorage')){localStorage.removeItem("google_ama_config");}}
remove_ama_config()})()</script>
<script type="text/javascript">var ezoicTestActive = true</script>
<script data-ezscrex="false" type="text/javascript" data-cfasync="false">var _ezaq = {"ad_cache_level":1,"ad_count_adjustment":3,"ad_lazyload_version":3,"ad_load_version":1,"ad_location_ids":"2,1,722,4","ad_transform_level":0,"adx_ad_count":3,"bidder_method":1,"bidder_version":1,"city":"Helsinki","country":"FI","days_since_last_visit":-1,"display_ad_count":4,"domain_id":86609,"domain_test_group":20210308,"ds_adsize_opt_id":-1,"engaged_time_visit":0,"ezcache_level":0,"ezcache_skip_code":0,"form_factor_id":1,"framework_id":1,"has_bad_image":0,"has_bad_words":0,"iab_category":"","iab_category_0":"596","is_from_recommended_pages":false,"is_return_visitor":false,"is_sitespeed":0,"last_page_load":"","last_pageview_id":"","lt_cache_level":0,"max_ads":30,"metro_code":0,"optimization_version":1,"page_ad_positions":"1127,1138,1160,1192","page_view_count":0,"page_view_id":"1b1666de-89e8-44ff-4f3f-b9f703a09325","position_selection_id":39,"postal_code":"00100","pv_event_count":0,"response_size_orig":585393,"response_time_orig":774,"serverid":"3.71.75.43:14863","state":"18","sub_page_ad_positions":"1127,1138,1160,1192","t_epoch":1649958250,"template_id":134,"time_on_site_visit":0,"url":"/wiki/intel/microarchitectures/sandy_bridge_(client","user_id":0,"word_count":22187,"worst_bad_word_level":0};var _ezim_d = {"wikichip_org-box-2":{"adsense_stat_source_id":5,"adx_ad_count":3,"adx_stat_source_id":35,"full_id":"wikichip_org-box-2/2022-04-14/344335533036270","height":"90","position_id":1138,"sub_position_id":1138,"width":"728"},"wikichip_org-box-3":{"adsense_stat_source_id":5,"adx_ad_count":3,"adx_stat_source_id":35,"full_id":"wikichip_org-box-3/2022-04-14/5634971141057778","height":"400","position_id":1160,"sub_position_id":1160,"width":"580"},"wikichip_org-large-mobile-banner-1":{"adsense_stat_source_id":5,"adx_ad_count":3,"adx_stat_source_id":35,"full_id":"wikichip_org-large-mobile-banner-1/2022-04-14/5140498667010860","height":"250","position_id":1192,"sub_position_id":1192,"width":"300"},"wikichip_org-medrectangle-1":{"adsense_stat_source_id":5,"adx_ad_count":3,"adx_stat_source_id":35,"full_id":"wikichip_org-medrectangle-1/2022-04-14/2805720755046144","height":"90","position_id":1127,"sub_position_id":1127,"width":"970"}};var _ezat = {"domain_id":86609,"form_factor_id":1,"framework_id":1,"pageview_date":"2022-04-14","pageview_id":"1b1666de-89e8-44ff-4f3f-b9f703a09325","template_id":134,"url":"/wiki/intel/microarchitectures/sandy_bridge_(client","visit_uuid":"ba0d723d-f994-41f6-6a52-5c5410e049ff"};</script><script data-ezscrex="false" data-pagespeed-no-defer data-cfasync="false" type="text/javascript">__ez.queue.addFile('banger.js', '/porpoiseant/banger.js?cb=195-3&bv=109&v=58&PageSpeed=off', true, [], true, false, false, true);</script>
<script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>__ez.vep=(function(){var pixels=[],pxURL="/detroitchicago/grapefruit.gif";function AddPixel(vID,pixelData){if(__ez.dot.isDefined(vID)&&__ez.dot.isValid(pixelData)){pixels.push({type:'video',video_impression_id:vID,domain_id:__ez.dot.getDID(),t_epoch:__ez.dot.getEpoch(0),data:__ez.dot.dataToStr(pixelData)});}}
function Fire(){if(typeof document.visibilityState!=='undefined'&&document.visibilityState==="prerender"){return;}
if(__ez.dot.isDefined(pixels)&&pixels.length>0){while(pixels.length>0){var j=5;if(j>pixels.length){j=pixels.length;}
var pushPixels=pixels.splice(0,j);var pixelURL=__ez.dot.getURL(pxURL)+"?orig="+(__ez.template.isOrig===true?1:0)+"&v="+btoa(JSON.stringify(pushPixels));__ez.dot.Fire(pixelURL);}}
pixels=[];}
return{Add:AddPixel,Fire:Fire};})();</script><script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>__ez.pel=(function(){var pixels=[],pxURL="/porpoiseant/army.gif";function AddAndFirePixel(adSlot,pixelData){AddPixel(adSlot,pixelData,0,0,0,0,0);Fire();}
function AddAndFireOrigPixel(adSlot,pixelData){AddPixel(adSlot,pixelData,0,0,0,0,0,true);Fire();}
function GetCurrentPixels(){return pixels;}
function AddPixel(adSlot,pixelData,revenue,est_revenue,bid_floor_filled,bid_floor_prev,stat_source_id,isOrig){if(!__ez.dot.isDefined(adSlot)||__ez.dot.isAnyDefined(adSlot.getSlotElementId,adSlot.ElementId)==false){return;}
if(typeof isOrig==='undefined'){isOrig=false;}
var ad_position_id=parseInt(__ez.dot.getTargeting(adSlot,'ap'));var impId=__ez.dot.getSlotIID(adSlot),adUnit=__ez.dot.getAdUnit(adSlot,isOrig);var compId=parseInt(__ez.dot.getTargeting(adSlot,"compid"));var lineItemId=0;var creativeId=0;var ezimData=getEzimData(adSlot);if(typeof ezimData=='object'){if(ezimData.creative_id!==undefined){creativeId=ezimData.creative_id;}
if(ezimData.line_item_id!==undefined){lineItemId=ezimData.line_item_id;}}
if(__ez.dot.isDefined(impId,adUnit)&&__ez.dot.isValid(pixelData)){if((impId!=="0"||isOrig===true)&&adUnit!==""){pixels.push({type:"impression",impression_id:impId,domain_id:__ez.dot.getDID(),unit:adUnit,t_epoch:__ez.dot.getEpoch(0),revenue:revenue,est_revenue:est_revenue,ad_position:ad_position_id,ad_size:"",bid_floor_filled:bid_floor_filled,bid_floor_prev:bid_floor_prev,stat_source_id:stat_source_id,country_code:__ez.dot.getCC(),pageview_id:__ez.dot.getPageviewId(),comp_id:compId,line_item_id:lineItemId,creative_id:creativeId,data:__ez.dot.dataToStr(pixelData),is_orig:isOrig||__ez.template.isOrig,});}}}
function AddPixelById(impFullId,pixelData,isOrig,revenue){var vals=impFullId.split('/');if(__ez.dot.isDefined(impFullId)&&vals.length===3&&__ez.dot.isValid(pixelData)){var adUnit=vals[0],impId=vals[2];var pix={type:"impression",impression_id:impId,domain_id:__ez.dot.getDID(),unit:adUnit,t_epoch:__ez.dot.getEpoch(0),pageview_id:__ez.dot.getPageviewId(),data:__ez.dot.dataToStr(pixelData),is_orig:isOrig||__ez.template.isOrig};if(typeof revenue!=='undefined'){pix.revenue=revenue;}
pixels.push(pix);}}
function Fire(){if(typeof document.visibilityState!=='undefined'&&document.visibilityState==="prerender")return;if(__ez.dot.isDefined(pixels)&&pixels.length>0){var allPixels=[pixels.filter(function(pixel){return pixel.is_orig}),pixels.filter(function(pixel){return!pixel.is_orig})];allPixels.forEach(function(pixels){while(pixels.length>0){var isOrig=pixels[0].is_orig||false;var j=5;if(j>pixels.length){j=pixels.length;}
var pushPixels=pixels.splice(0,j);var pixelURL=__ez.dot.getURL(pxURL)+"?orig="+(isOrig===true?1:0)+"&sts="+btoa(JSON.stringify(pushPixels));if(typeof window.isAmp!=='undefined'&&isAmp&&typeof window._ezaq!=='undefined'&&_ezaq.hasOwnProperty("domain_id")){pixelURL+="&visit_uuid="+_ezaq['visit_uuid'];}
__ez.dot.Fire(pixelURL);}});}
pixels=[];}
function getEzimData(adSlot){if(typeof _ezim_d=="undefined"){return false;}
var adUnitName=__ez.dot.getAdUnitPath(adSlot).split('/').pop();if(typeof _ezim_d==='object'&&_ezim_d.hasOwnProperty(adUnitName)){return _ezim_d[adUnitName];}
for(var ezimKey in _ezim_d){if(ezimKey.split('/').pop()===adUnitName){return _ezim_d[ezimKey];}}
return false;}
return{Add:AddPixel,AddAndFire:AddAndFirePixel,AddAndFireOrig:AddAndFireOrigPixel,AddById:AddPixelById,Fire:Fire,GetPixels:GetCurrentPixels,};})();</script>

<title>Sandy Bridge (client) - Microarchitectures - Intel - WikiChip</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"intel/microarchitectures/sandy_bridge_(client)","wgTitle":"intel/microarchitectures/sandy bridge (client)","wgCurRevisionId":98305,"wgRevisionId":98305,"wgArticleId":6762,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["cpu microarchitectures by intel","microarchitectures by intel","all microarchitectures","Articles with empty sections"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"intel/microarchitectures/sandy_bridge_(client)","wgRelevantArticleId":6762,"wgRequestId":"47c79c0c4eaa715996fa94fd","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRedirectedFrom":"intel/microarchitectures/sandy_bridge_(client","wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":true,"publish":true},"wgPageFormsAutocompleteValues":[],"wgPageFormsAutocompleteOnAllChars":false,"wgPageFormsFieldProperties":[],"wgPageFormsCargoFields":[],"wgPageFormsDependentFields":[],"wgPageFormsGridValues":[],"wgPageFormsGridParams":[],"wgPageFormsShowOnSelect":[],"wgPageFormsScriptPath":"/w/extensions/PageForms","edgValues":null,"wgPageFormsEDSettings":null,"wgHeaderTabsTabIndexes":[],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgInternalRedirectTargetUrl":"/wiki/intel/microarchitectures/sandy_bridge_(client)"});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user.cssprefs":"ready","user":"ready","user.options":"loading","user.tokens":"loading","mediawiki.page.gallery.styles":"ready","ext.smw.style":"ready","ext.smw.tooltip.styles":"ready","mediawiki.skinning.interface":"ready","mediawiki.skinning.content.externallinks":"ready","skins.WikiChip2":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1glvl31",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["mediawiki.action.view.redirect","ext.smw.style","mediawiki.page.gallery.slideshow","mediawiki.page.startup"]);});</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.smw.style%7Cext.smw.tooltip.styles&amp;only=styles&amp;skin=WikiChip2"/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.page.gallery.styles%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.content.externallinks%7Cmediawiki.skinning.interface%7Cskins.WikiChip2&amp;only=styles&amp;skin=WikiChip2"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=WikiChip2"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=WikiChip2"/>
<meta name="generator" content="MediaWiki 1.28.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
<link rel="ExportRDF" type="application/rdf+xml" title="intel/microarchitectures/sandy bridge (client)" href="/w/index.php?title=Special:ExportRDF/intel/microarchitectures/sandy_bridge_(client)&amp;xmlmime=rdf"/>
<link rel="alternate" type="application/x-wiki" title="Edit" href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit"/>
<link rel="edit" title="Edit" href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit"/>
<link rel="shortcut icon" href="/w/resources/assets/wikichip.png"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="WikiChip (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="/w/api.php?action=rsd"/>
<link rel="canonical" href="/wiki/intel/microarchitectures/sandy_bridge_(client)"/>
<meta name="twitter:site" content="@WikiChip"/>
<meta name="twitter:image" content="/w/resources/assets/og_wikichip_logo.png"/>
<meta property="og:image" content="/w/resources/assets/og_wikichip_logo.png"/>
<meta property="og:title" content="Sandy Bridge (client) - Microarchitectures - Intel - WikiChip"/>
<meta name="twitter:card" content="summary"/>
<meta property="og:type" content="article"/>
<meta property="twitter:description" content="Sandy Bridge (SNB) Client Configuration, formerly Gesher, is Intel&#39;s successor to Westmere, a 32 nm process microarchitecture for mainstream workstations, desktops, and mobile devices. Sandy Bridge is the &#39;Tock&#39; phase as part of Intel&#39;s Tick-Tock model which added a significant number of enhancements and features. The microarchitecture was developed by Intel&#39;s R&amp;D center in Haifa, Israel."/>
<link href="https://fonts.googleapis.com/css?family=Roboto+Condensed" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/css?family=Josefin+Sans:400,700&amp;display=swap" rel="stylesheet"/>
<style id='ezoicCSS'>.ezoic-ad.box-2138 { display:inline-block;float:right !important;line-height:0px;margin-bottom:10px !important;margin-left:0px !important;margin-right:0px !important;margin-top:10px !important;max-width:100% !important;min-height:90px;min-width:728px;padding:0; }
.ezoic-ad.box-3160 { display:block !important;float:right !important;line-height:0px;margin-bottom:2px !important;margin-left:0px !important;margin-right:0px !important;margin-top:2px !important;max-width:100% !important;min-height:400px;min-width:580px;padding:0;text-align:left !important; }
.ezoic-ad.large-mobile-banner-1192 { display:block !important;float:right !important;line-height:0px;margin-bottom:15px !important;margin-left:0px !important;margin-right:0px !important;margin-top:15px !important;max-width:100% !important;min-height:280px;min-width:336px;padding:0;text-align:right !important; }
.ezoic-ad.medrectangle-1127 { display:block !important;float:none !important;line-height:0px;margin-bottom:15px !important;margin-left:0px !important;margin-right:0px !important;margin-top:15px !important;max-width:100% !important;min-height:250px;min-width:970px;padding:0;text-align:center !important; }
.ezoic-ad{display:inline-block;border:0px;}.ezoic-ad>div>iframe{margin:0px!important;padding:0px!important;}
.adtester-container-147,.adtester-container-172,.adtester-container-158,.adtester-container-173,.adtester-container-188,.adtester-container-101,.adtester-container-186,.adtester-container-170,.adtester-container-152,.adtester-container-151,.adtester-container-174,.adtester-container-142,.adtester-container-185,.adtester-container-180,.adtester-container-187,.adtester-container-166,.adtester-container-117,.adtester-container-154,.adtester-container-102,.adtester-container-183,.adtester-container-106,.adtester-container-176,.adtester-container-153,.adtester-container-167,.adtester-container-171,.adtester-container-191,.adtester-container-182,.adtester-container-145,.adtester-container-184,.adtester-container-168,.adtester-container-125,.adtester-container-126,.adtester-container-177,.adtester-container-107,.adtester-container-148,.adtester-container-161,.adtester-container-189,.adtester-container-131,.adtester-container-178,.adtester-container-104,.adtester-container-155,.adtester-container-119,.adtester-container-190,.adtester-container-169,.adtester-container-143,.adtester-container-179,.adtester-container-156,.adtester-container-175,.adtester-container-149,.adtester-container-146,.adtester-container-157,.adtester-container-132,.adtester-container-144,.adtester-container-150{display:none!important}
.ezoic-floating-bottom { display: none!important; }</style><script data-ezscrex="false" pagespeed_no_defer="" data-cfasync="false" type="text/javascript">
        window.cookieconsent_options = {
            "message":"We use cookies to personalise content and ads, to provide social media features and to analyse our traffic. We also share information about your use of our site with our social media, advertising and analytics partners.",
            "dismiss":"Got it!",
            "learnMore":"See details",
            "link":"/wiki/WikiChip:Privacy_policy",
            "theme":"/ezoic/styles/dark-bottom.css",
			"domain":"wikichip.org"
        };
    </script>
<script data-ezscrex="false" pagespeed_no_defer="" data-cfasync="false" type="text/javascript" src="/ezoic/cookieconsent.min.js"></script>
<script type="text/javascript">var ezouid = "1";</script><base href="/wiki/intel/microarchitectures/sandy_bridge_(client"><script type='text/javascript'>
var ezoTemplate = 'pub_site';
if(typeof ezouid == 'undefined')
{
    var ezouid = 'none';
}
var ezoFormfactor = '1';
var ezo_elements_to_check = Array();
</script><!-- START EZHEAD -->
<script data-ezscrex="false" type='text/javascript'>
var soc_app_id = '0';
var did = 86609;
var ezdomain = 'wikichip.org';
var ezoicSearchable = 1;
</script>
<!--{jquery}-->
<!-- END EZHEAD -->
<script data-ezscrex='false' data-pagespeed-no-defer data-cfasync='false'>
function create_ezolpl(pvID, rv) {
    var d = new Date();
    d.setTime(d.getTime() + (365*24*60*60*1000));
    var expires = "expires="+d.toUTCString();
    __ez.ck.setByCat("ezux_lpl_86609=" + new Date().getTime() + "|" + pvID + "|" + rv + "; " + expires, 3);
}
function attach_ezolpl(pvID, rv) {
    if (document.readyState === "complete") {
        create_ezolpl(pvID, rv);
    }
    if(window.attachEvent) {
        window.attachEvent("onload", create_ezolpl, pvID, rv);
    } else {
        if(window.onload) {
            var curronload = window.onload;
            var newonload = function(evt) {
                curronload(evt);
                create_ezolpl(pvID, rv);
            };
            window.onload = newonload;
        } else {
            window.onload = create_ezolpl.bind(null, pvID, rv);
        }
    }
}

__ez.queue.addFunc("attach_ezolpl", "attach_ezolpl", ["1b1666de-89e8-44ff-4f3f-b9f703a09325", "false"], false, ['/detroitchicago/boise.js'], true, false, false, false);
</script>
<script type="text/javascript">var _audins_dom="wikichip_org",_audins_did=86609;__ez.queue.addFile('/detroitchicago/cmbv2.js', '/detroitchicago/cmbv2.js?gcb=195-3&cb=04-1y02-5y06-12y07-1y0b-5y0d-14y13-3y17-4y21-3y55-1&cmbcb=43&sj=x04x02x06x07x0bx0dx13x17x21x55&abt=FastAdsV2,FastAdsVersion', true, [], true, false, true, false);</script>
<script type="text/javascript" defer>__ez.queue.addFile('/detroitchicago/cmbdv2.js', '/detroitchicago/cmbdv2.js?gcb=195-3&cb=03-5y0c-5y18-4&cmbcb=43&sj=x03x0cx18&abt=FastAdsV2,FastAdsVersion', true, ['/detroitchicago/cmbv2.js'], true, false, true, false);</script></head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-intel_microarchitectures_sandy_bridge_client rootpage-intel skin-WikiChip2 action-view"><script async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js" crossorigin="anonymous"></script>
<div id="mw-wrapper">
<div class="mw-body" role="main">
<!-- wikichip-header START -->
<div id="wikichip-header">
            <div id="wikichip-header-logo">
                <a href="/wiki/WikiChip"><img src="//en.wikichip.org/w/resources/assets/wikichip_logo4.svg" width="200px"/></a><br/>
                <span id="tagline">Semiconductor &amp; Computer Engineering</span>
            </div>
	    <div id="wikichip-aheader">
		<!-- Ezoic - wikichip/global/header - top_of_page -->
		<span id="ezoic-pub-ad-placeholder-138"></span><span class="ezoic-ad box-2 box-2138 adtester-container adtester-container-138" data-ez-name="wikichip_org-box-2"><span id="div-gpt-ad-wikichip_org-box-2-0" ezaw="728" ezah="90" style="position:relative;z-index:0;display:inline-block;padding:0;min-height:90px;min-width:728px;" class="ezoic-ad"><script data-ezscrex="false" data-cfasync="false" type="text/javascript" style="display:none;">if(typeof __ez_fad_position != 'undefined'){__ez_fad_position('div-gpt-ad-wikichip_org-box-2-0')};</script></span></span>
		<!-- End Ezoic - wikichip/global/header - top_of_page -->
            </div>
</div>
<!-- wikichip-header END -->
<!-- wikichip-main-menu START -->
<ul id="wikichip-main-menu">
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-home" aria-hidden="true"></i><span class="mob-collapse">WikiChip<i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">WikiChip</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5><a href="/wiki/WikiChip">WikiChip</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/WikiChip">Home</a></li>
                                    <li><a href="/wiki/Special:Random?nocache=1" title="Load a random page [alt-shift-x]" accesskey="x">Random Article</a></li>
                                    <li><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent Changes</a></li>
                                    <li><a href="/wiki/WikiChip:chip_feed">Chip Feed</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://fuse.wikichip.org/">The Fuse Coverage</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://fuse.wikichip.org/">Recent News</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/isscc/">ISSCC</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/iedm/">IEDM</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/vlsi/">VLSI</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/hot-chips/">Hot Chips</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/supercomputing/">SuperComputing</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Social Media</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://twitter.com/WikiChip" rel="nofollow">Twitter</a></li>
                                    <li><a href="https://flipboard.com/@WikiChip" rel="nofollow">Flipboard</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Companies</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel">Intel</a></li>
                                    <li><a href="/wiki/amd">AMD</a></li>
                                    <li><a href="/wiki/arm_holdings">ARM</a></li>
                                    <li><a href="/wiki/qualcomm">Qualcomm</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Microarchitectures</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel/microarchitectures/skylake_(client)">Skylake (Client)</a></li>
                                    <li><a href="/wiki/intel/microarchitectures/skylake_(server)">Skylake (Server)</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="/wiki/technology_node">Technology Nodes</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/14_nm_lithography_process">14 nm</a></li>
                                    <li><a href="/wiki/10_nm_lithography_process">10 nm</a></li>
                                    <li><a href="/wiki/7_nm_lithography_process">7 nm</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>
	<li class="btn">
        <a class="btnllnk">
            <i class="fa fa-architecture" aria-hidden="true"></i><span class="mob-collapse">Architectures<i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular x86</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Client
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/skylake_(client)">Skylake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/kaby_lake">Kaby Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/ice_lake_(client)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/skylake_(server)">Skylake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/cascade_lake">Cascade Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/cooper_lake">Cooper Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/ice_lake_(server)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big Cores
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/sunny_cove">Sunny Cove</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/willow_cove">Willow Cove</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Small Cores
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/goldmont">Goldmont</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/goldmont_plus">Goldmont Plus</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/tremont">Tremont</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/gracemont">Gracemont</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_+">Zen+</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_3">Zen 3</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular ARM</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>ARM</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/neoverse n1">Neoverse N1</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/zeus">Zeus</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big
                                        <ul><!--
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a72">Cortex-A72</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a73">Cortex-A73</a></li>-->
					    <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a75">Cortex-A75</a></li>

                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a76">Cortex-A76</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a77">Cortex-A77</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Little
                                        <ul>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a53">Cortex-A53</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a55">Cortex-A55</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/cavium/microarchitectures/vulcan">Vulcan</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/samsung/microarchitectures/m1">Exynos M1</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m2">Exynos M2</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m3">Exynos M3</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m4">Exynos M4</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
    </li>
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-microchip" aria-hidden="true"></i><span class="mob-collapse">Chips<i class="fa fa-angle-down" aria-hidden="true"></i></span></a>

        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular Families</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel/core_i3">Core i3</a></li>
                                    <li><a href="/wiki/intel/core_i5">Core i5</a></li>
                                    <li><a href="/wiki/intel/core_i7">Core i7</a></li>
                                    <li><a href="/wiki/intel/core_i9">Core i9</a></li>
                                    <li><a href="/wiki/intel/xeon_d">Xeon D</a></li>
                                    <li><a href="/wiki/intel/xeon_e">Xeon E</a></li>
                                    <li><a href="/wiki/intel/xeon_w">Xeon W</a></li>
                                    <li><a href="/wiki/intel/xeon_bronze">Xeon Bronze</a></li>
                                    <li><a href="/wiki/intel/xeon_silver">Xeon Silver</a></li>
                                    <li><a href="/wiki/intel/xeon_gold">Xeon Gold</a></li>
                                    <li><a href="/wiki/intel/xeon_platinum">Xeon Platinum</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/amd/ryzen_3">Ryzen 3</a></li>
                                    <li><a href="/wiki/amd/ryzen_5">Ryzen 5</a></li>
                                    <li><a href="/wiki/amd/ryzen_7">Ryzen 7</a></li>
                                    <li><a href="/wiki/amd/ryzen_threadripper">Ryzen Threadripper</a></li>
                                    <li><a href="/wiki/amd/epyc">EPYC</a></li>
                                    <li><a href="/wiki/amd/epyc_embedded">EPYC Embedded</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Ampere</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/ampere_computing/emag">eMAG</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Apple</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/apple/ax">Ax</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/cavium/thunderx">ThunderX</a></li>
                                    <li><a href="/wiki/cavium/thunderx2">ThunderX2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>HiSilicon</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/hisilicon/kirin">Kirin</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>MediaTek</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/mediatek/helio">Helio</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>NXP</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">i.MX</a></li>
                                    <li><a href="">QorIQ Layerscape</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Qualcomm</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">Snapdragon 400</a></li>
                                    <li><a href="">Snapdragon 600</a></li>
                                    <li><a href="">Snapdragon 700</a></li>
                                    <li><a href="">Snapdragon 800</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Renesas</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/renesas/r-car">R-Car</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/samsung/exynos">Exynos</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>

	<li class="input-search">
                <form class="mw-portlet" role="search" action="/w/index.php" id="p-search">
                        <input type="hidden" value="Special:Search" name="title"/>
                        <input type="search" name="search" class="form-control" placeholder="chip, part #, arch, family, etc" title="Search WikiChip [alt-shift-f]" accesskey="f" id="searchInput" autocomplete="off"/>
                        <button type="submit" name="go" title="Go to the page by that name or part # if it exists"><i class="fa fa-search" aria-hidden="true"></i></button>
</form>
	</li>
</ul>
<!-- wikichip-main-menu END -->
<!-- wikichip-body-container START -->
<div class="wikichip-body-container">
<!-- mw-body-content enclosure START -->
<div id="wikichip-body-content">
<!-- mw-body-content START -->
<div class="mw-body-content">
                                <div id="siteSub">From WikiChip</div>					
<div id="article-title">
<nav id="primary_nav_wrap">
<ul>
<li><a><span class="mob-collapse"><i class="fa fa-file-o" aria-hidden="true"></i></span></a><ul><li class="selected"><a href="/wiki/intel/microarchitectures/sandy_bridge_(client)">Page</a></li></ul></li><li class=""><a href="/wiki/Talk:intel/microarchitectures/sandy_bridge_(client)"><i class="fa fa-comments" aria-hidden="true"></i></a></li>

  <li class=""><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit" title="Edit this page [alt-shift-e]" accesskey="e"><i class="fa fa-edit" aria-hidden="true"></i></a></li><li class=""><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=history"><i class="fa fa-history" aria-hidden="true"></i></a></li>

            <li><a><i class="fa fa-user-circle-o" aria-hidden="true"></i></a><ul><li class="pt-anontalk pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [alt-shift-n]" accesskey="n"><i class="fa fa-users" aria-hidden="true"></i>Talk</a></li><li class="pt-anoncontribs pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [alt-shift-y]" accesskey="y"><i class="fa fa-list" aria-hidden="true"></i>Contributions</a></li><li class="pt-login pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=intel%2Fmicroarchitectures%2Fsandy+bridge+%28client%29"><i class="fa fa-sign-in" aria-hidden="true"></i>Log in</a></li>		</ul>
	</li>



<li><a><i class="fa fa-cogs" aria-hidden="true"></i></a>
<ul>
<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/intel/microarchitectures/sandy_bridge_(client)"><i class="fa fa-map" aria-hidden="true"></i>What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/intel/microarchitectures/sandy_bridge_(client)"><i class="fa fa-list" aria-hidden="true"></i>Related changes</a></li><li id="t-print"><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;printable=yes"><i class="fa fa-file-text-o" aria-hidden="true"></i>Printable version</a></li><li id="t-permalink"><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;oldid=98305"><i class="fa fa-link" aria-hidden="true"></i>Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=info"><i class="fa fa-info-circle" aria-hidden="true"></i>Page information</a></li><li id="t-smwbrowselink"><a href="/wiki/Special:Browse/:intel-2Fmicroarchitectures-2Fsandy-5Fbridge-5F(client)"><i class="fa fa-tasks" aria-hidden="true"></i>Browse properties</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages"><i class="fa fa-certificate" aria-hidden="true"></i>Special Pages</a></li></ul>
</li>
<li><a><i class="fa fa-wheelchair" aria-hidden="true"></i></a>
  <ul>
    <li><a id="wikichip-dec-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a minus.svg" alt="Decrease Font Size" width="14"/>Decrease Size</a></li>
    <li><a id="wikichip-inc-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a plus.svg" alt="Increase Font Size" width="14"/>Increase Size</a></li>
    <li><a id="wikichip-std-font"><i class="fa fa-font" aria-hidden="true"></i>Normal Size</a></li>
  </ul>
</li>

</ul></nav>

    Sandy Bridge (client) - Microarchitectures - Intel    <span id="article-indicator"><div class="mw-indicators">
</div>
</span>
</div>


                <div id="article-breadcrumbs">
                    <span class="pull-left"><span class="subpages">&lt; <a href="/wiki/intel" title="intel">intel</a> | <a href="/wiki/intel/microarchitectures" title="intel/microarchitectures">microarchitectures</a></span><span class="mw-redirectedfrom">(Redirected from <a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client&amp;redirect=no" class="mw-redirect" title="intel/microarchitectures/sandy bridge (client">intel/microarchitectures/sandy bridge (client</a>)</span></span>
                </div>	
														<p></p><div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><table class="infobox"><tbody><tr><td colspan="2"><small style="float: right; font-weight: bold;"><a href="/wiki/Special:FormEdit/microarchitecture/intel/microarchitectures/sandy_bridge_(client)" title="Special:FormEdit/microarchitecture/intel/microarchitectures/sandy bridge (client)"><i class="fa fa-edit"></i>Edit Values</a></small></td></tr><tr><td class="header-main" colspan="2">Sandy Bridge (client) arch</td></tr><tr><td class="header" colspan="2">General Info</td></tr><tr><td class="label">Arch Type</td><td class="value">CPU</td></tr><tr><td class="label">Designer</td><td class="value">Intel</td></tr><tr><td class="label">Manufacturer</td><td class="value">Intel</td></tr><tr><td class="label">Introduction</td><td class="value">September 13, 2010</td></tr><tr><td class="label">Phase-out</td><td class="value">November, 2012</td></tr><tr><td class="label">Process</td><td class="value"><a href="/wiki/32_nm_process" class="mw-redirect" title="32 nm process">32 nm</a></td></tr><tr><td class="label">Core Configs</td><td class="value"><a href="/wiki/2_cores" class="mw-redirect" title="2 cores">2</a>, <a href="/wiki/4_cores" class="mw-redirect" title="4 cores">4</a></td></tr><tr><td class="header" colspan="2">Pipeline</td></tr><tr><td class="label">Type</td><td class="value">Superscalar, Superpipeline</td></tr><tr><td class="label">OoOE</td><td class="value">Yes</td></tr><tr><td class="label">Speculative</td><td class="value">Yes</td></tr><tr><td class="label">Reg Renaming</td><td class="value">Yes</td></tr><tr><td class="label">Stages</td><td class="value">14-19</td></tr><tr><td class="label">Decode</td><td class="value">4-way</td></tr><tr><td class="header" colspan="2">Instructions</td></tr><tr><td class="label">ISA</td><td class="value">x86-64</td></tr><tr><td class="header" colspan="2">Succession</td></tr><tr><td colspan="2"><div style="display: inline-flex;"><div style="float: left; padding-right: 10px; margin: auto 5px;"><i class="fa fa-chevron-left"></i></div><div style="float: left;"><a href="/wiki/intel/microarchitectures/westmere" class="mw-redirect" title="intel/microarchitectures/westmere">Westmere</a><br/><a href="/wiki/intel/microarchitectures/netburst" class="mw-redirect" title="intel/microarchitectures/netburst">NetBurst</a></div></div><div style="display: inline-flex; float: right;"><div style="float: left;"><a href="/wiki/intel/microarchitectures/ivy_bridge" class="mw-redirect" title="intel/microarchitectures/ivy bridge">Ivy Bridge</a></div><div style="float: right; padding-left: 10px; margin: auto 5px;"><i class="fa fa-chevron-right"></i></div></div></td></tr><tr><td class="header" colspan="2">Contemporary</td></tr><tr><td colspan="2" style="text-align: center;"><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(server)&amp;action=edit&amp;redlink=1" class="new" title="intel/microarchitectures/sandy bridge (server) (page does not exist)">Sandy Bridge (server)</a></td></tr></tbody></table>
<p><b>Sandy Bridge</b> (<b>SNB</b>) <b>Client Configuration</b>, formerly <b>Gesher</b>, is <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a>&#39;s successor to <a href="/wiki/intel/microarchitectures/westmere" class="mw-redirect" title="intel/microarchitectures/westmere">Westmere</a>, a <a href="/wiki/32_nm_process" class="mw-redirect" title="32 nm process">32 nm process</a> <a href="/wiki/microarchitecture" title="microarchitecture">microarchitecture</a> for mainstream workstations, desktops, and mobile devices. Sandy Bridge is the &#34;Tock&#34; phase as part of Intel&#39;s <a href="/wiki/intel/tick-tock" title="intel/tick-tock">Tick-Tock</a> model which added a significant number of enhancements and features. The microarchitecture was developed by Intel&#39;s R&amp;D center in <a href="http://en.wikipedia.org/wiki/Haifa,_Israel" class="extiw" title="wikipedia:Haifa, Israel">Haifa, Israel</a>.
</p><p>For desktop and mobile, Sandy Bridge is branded as 2nd Generation Intel <a href="/wiki/intel/core_i3" title="intel/core i3">Core i3</a>, <a href="/wiki/intel/core_i5" title="intel/core i5">Core i5</a>, <a href="/wiki/intel/core_i7" title="intel/core i7">Core i7</a> processors. For workstations it&#39;s branded as first generation <a href="/w/index.php?title=intel/xeon_e3&amp;action=edit&amp;redlink=1" class="new" title="intel/xeon e3 (page does not exist)">Xeon E3</a>.
</p>
<div id="toc" class="toc"><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Etymology"><span class="tocnumber">1</span> <span class="toctext">Etymology</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Codenames"><span class="tocnumber">2</span> <span class="toctext">Codenames</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Brands"><span class="tocnumber">3</span> <span class="toctext">Brands</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#Process_Technology"><span class="tocnumber">4</span> <span class="toctext">Process Technology</span></a></li>
<li class="toclevel-1 tocsection-5"><a href="#Compatibility"><span class="tocnumber">5</span> <span class="toctext">Compatibility</span></a></li>
<li class="toclevel-1 tocsection-6"><a href="#Compiler_support"><span class="tocnumber">6</span> <span class="toctext">Compiler support</span></a>
<ul>
<li class="toclevel-2 tocsection-7"><a href="#CPUID"><span class="tocnumber">6.1</span> <span class="toctext">CPUID</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-8"><a href="#Architecture"><span class="tocnumber">7</span> <span class="toctext">Architecture</span></a>
<ul>
<li class="toclevel-2 tocsection-9"><a href="#Key_changes_from_Westmere"><span class="tocnumber">7.1</span> <span class="toctext">Key changes from Westmere</span></a>
<ul>
<li class="toclevel-3 tocsection-10"><a href="#New_instructions"><span class="tocnumber">7.1.1</span> <span class="toctext">New instructions</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-11"><a href="#Block_Diagram"><span class="tocnumber">7.2</span> <span class="toctext">Block Diagram</span></a>
<ul>
<li class="toclevel-3 tocsection-12"><a href="#Entire_SoC_Overview_.28dual.29"><span class="tocnumber">7.2.1</span> <span class="toctext">Entire SoC Overview (dual)</span></a></li>
<li class="toclevel-3 tocsection-13"><a href="#Entire_SoC_Overview_.28quad.29"><span class="tocnumber">7.2.2</span> <span class="toctext">Entire SoC Overview (quad)</span></a></li>
<li class="toclevel-3 tocsection-14"><a href="#Individual_Core"><span class="tocnumber">7.2.3</span> <span class="toctext">Individual Core</span></a></li>
<li class="toclevel-3 tocsection-15"><a href="#Gen6"><span class="tocnumber">7.2.4</span> <span class="toctext">Gen6</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-16"><a href="#Memory_Hierarchy"><span class="tocnumber">7.3</span> <span class="toctext">Memory Hierarchy</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-17"><a href="#Overview"><span class="tocnumber">8</span> <span class="toctext">Overview</span></a></li>
<li class="toclevel-1 tocsection-18"><a href="#System_Architecture"><span class="tocnumber">9</span> <span class="toctext">System Architecture</span></a>
<ul>
<li class="toclevel-2 tocsection-19"><a href="#Cache_Architecture"><span class="tocnumber">9.1</span> <span class="toctext">Cache Architecture</span></a>
<ul>
<li class="toclevel-3 tocsection-20"><a href="#Cache_Box"><span class="tocnumber">9.1.1</span> <span class="toctext">Cache Box</span></a>
<ul>
<li class="toclevel-4 tocsection-21"><a href="#Logic_design_techniques"><span class="tocnumber">9.1.1.1</span> <span class="toctext">Logic design techniques</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-2 tocsection-22"><a href="#Ring_Interconnect"><span class="tocnumber">9.2</span> <span class="toctext">Ring Interconnect</span></a></li>
<li class="toclevel-2 tocsection-23"><a href="#System_Agent"><span class="tocnumber">9.3</span> <span class="toctext">System Agent</span></a>
<ul>
<li class="toclevel-3 tocsection-24"><a href="#Power"><span class="tocnumber">9.3.1</span> <span class="toctext"><span>Power</span></span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-25"><a href="#Core"><span class="tocnumber">10</span> <span class="toctext">Core</span></a>
<ul>
<li class="toclevel-2 tocsection-26"><a href="#Pipeline"><span class="tocnumber">10.1</span> <span class="toctext">Pipeline</span></a>
<ul>
<li class="toclevel-3 tocsection-27"><a href="#Broad_Overview"><span class="tocnumber">10.1.1</span> <span class="toctext">Broad Overview</span></a></li>
<li class="toclevel-3 tocsection-28"><a href="#Front-end"><span class="tocnumber">10.1.2</span> <span class="toctext">Front-end</span></a>
<ul>
<li class="toclevel-4 tocsection-29"><a href="#Fetch_.26_pre-decoding"><span class="tocnumber">10.1.2.1</span> <span class="toctext">Fetch &amp; pre-decoding</span></a>
<ul>
<li class="toclevel-5 tocsection-30"><a href="#Branch_Predictor"><span class="tocnumber">10.1.2.1.1</span> <span class="toctext">Branch Predictor</span></a></li>
<li class="toclevel-5 tocsection-31"><a href="#Instruction_Queue_.26_MOP-Fusion"><span class="tocnumber">10.1.2.1.2</span> <span class="toctext">Instruction Queue &amp; MOP-Fusion</span></a></li>
</ul>
</li>
<li class="toclevel-4 tocsection-32"><a href="#Decoding"><span class="tocnumber">10.1.2.2</span> <span class="toctext">Decoding</span></a>
<ul>
<li class="toclevel-5 tocsection-33"><a href="#MSROM_.26_Stack_Engine"><span class="tocnumber">10.1.2.2.1</span> <span class="toctext">MSROM &amp; Stack Engine</span></a></li>
</ul>
</li>
<li class="toclevel-4 tocsection-34"><a href="#New_.C2.B5OP_cache_.26_x86_tax"><span class="tocnumber">10.1.2.3</span> <span class="toctext">New OP cache &amp; x86 tax</span></a></li>
<li class="toclevel-4 tocsection-35"><a href="#Allocation_Queue"><span class="tocnumber">10.1.2.4</span> <span class="toctext">Allocation Queue</span></a>
<ul>
<li class="toclevel-5 tocsection-36"><a href="#.C2.B5OP-Fusion_.26_LSD"><span class="tocnumber">10.1.2.4.1</span> <span class="toctext">OP-Fusion &amp; LSD</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-3 tocsection-37"><a href="#Execution_engine"><span class="tocnumber">10.1.3</span> <span class="toctext">Execution engine</span></a>
<ul>
<li class="toclevel-4 tocsection-38"><a href="#Renaming_.26_Allocation"><span class="tocnumber">10.1.3.1</span> <span class="toctext">Renaming &amp; Allocation</span></a></li>
<li class="toclevel-4 tocsection-39"><a href="#Optimizations"><span class="tocnumber">10.1.3.2</span> <span class="toctext">Optimizations</span></a></li>
<li class="toclevel-4 tocsection-40"><a href="#Scheduler"><span class="tocnumber">10.1.3.3</span> <span class="toctext">Scheduler</span></a>
<ul>
<li class="toclevel-5 tocsection-41"><a href="#New_256-bit_extension"><span class="tocnumber">10.1.3.3.1</span> <span class="toctext">New 256-bit extension</span></a></li>
<li class="toclevel-5 tocsection-42"><a href="#Scheduler_Ports_.26_Execution_Units"><span class="tocnumber">10.1.3.3.2</span> <span class="toctext">Scheduler Ports &amp; Execution Units</span></a></li>
</ul>
</li>
<li class="toclevel-4 tocsection-43"><a href="#Retirement"><span class="tocnumber">10.1.3.4</span> <span class="toctext">Retirement</span></a></li>
</ul>
</li>
<li class="toclevel-3 tocsection-44"><a href="#Memory_subsystem"><span class="tocnumber">10.1.4</span> <span class="toctext">Memory subsystem</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-45"><a href="#Configurability"><span class="tocnumber">11</span> <span class="toctext">Configurability</span></a>
<ul>
<li class="toclevel-2 tocsection-46"><a href="#Fused_features"><span class="tocnumber">11.1</span> <span class="toctext">Fused features</span></a></li>
<li class="toclevel-2 tocsection-47"><a href="#Physical_layout"><span class="tocnumber">11.2</span> <span class="toctext">Physical layout</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-48"><a href="#Testability"><span class="tocnumber">12</span> <span class="toctext">Testability</span></a></li>
<li class="toclevel-1 tocsection-49"><a href="#Clock_Domains"><span class="tocnumber">13</span> <span class="toctext">Clock Domains</span></a>
<ul>
<li class="toclevel-2 tocsection-50"><a href="#Overclocking"><span class="tocnumber">13.1</span> <span class="toctext">Overclocking</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-51"><a href="#Power_2"><span class="tocnumber">14</span> <span class="toctext">Power</span></a>
<ul>
<li class="toclevel-2 tocsection-52"><a href="#Active_power_optimization"><span class="tocnumber">14.1</span> <span class="toctext">Active power optimization</span></a>
<ul>
<li class="toclevel-3 tocsection-53"><a href="#New_thermal_capacitance_model"><span class="tocnumber">14.1.1</span> <span class="toctext">New thermal capacitance model</span></a></li>
<li class="toclevel-3 tocsection-54"><a href="#Turbo_Boost_Technology_2.0"><span class="tocnumber">14.1.2</span> <span class="toctext">Turbo Boost Technology 2.0</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-55"><a href="#Idle_power_optimization"><span class="tocnumber">14.2</span> <span class="toctext">Idle power optimization</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-56"><a href="#Graphics"><span class="tocnumber">15</span> <span class="toctext">Graphics</span></a>
<ul>
<li class="toclevel-2 tocsection-57"><a href="#Hardware_Accelerated_Video"><span class="tocnumber">15.1</span> <span class="toctext">Hardware Accelerated Video</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-58"><a href="#Sockets.2FPlatform"><span class="tocnumber">16</span> <span class="toctext">Sockets/Platform</span></a></li>
<li class="toclevel-1 tocsection-59"><a href="#Die"><span class="tocnumber">17</span> <span class="toctext">Die</span></a>
<ul>
<li class="toclevel-2 tocsection-60"><a href="#System_Agent_2"><span class="tocnumber">17.1</span> <span class="toctext">System Agent</span></a></li>
<li class="toclevel-2 tocsection-61"><a href="#Core_2"><span class="tocnumber">17.2</span> <span class="toctext">Core</span></a></li>
<li class="toclevel-2 tocsection-62"><a href="#Core_Group"><span class="tocnumber">17.3</span> <span class="toctext">Core Group</span></a></li>
<li class="toclevel-2 tocsection-63"><a href="#Dual-Core_.28GT1.29"><span class="tocnumber">17.4</span> <span class="toctext">Dual-Core (GT1)</span></a></li>
<li class="toclevel-2 tocsection-64"><a href="#Dual-Core_.28GT2.29"><span class="tocnumber">17.5</span> <span class="toctext">Dual-Core (GT2)</span></a></li>
<li class="toclevel-2 tocsection-65"><a href="#Quad-Core"><span class="tocnumber">17.6</span> <span class="toctext">Quad-Core</span></a></li>
<li class="toclevel-2 tocsection-66"><a href="#Wafer"><span class="tocnumber">17.7</span> <span class="toctext">Wafer</span></a></li>
<li class="toclevel-2 tocsection-67"><a href="#Additional_Shots"><span class="tocnumber">17.8</span> <span class="toctext">Additional Shots</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-68"><a href="#All_Sandy_Bridge_Chips"><span class="tocnumber">18</span> <span class="toctext">All Sandy Bridge Chips</span></a></li>
<li class="toclevel-1 tocsection-69"><a href="#References"><span class="tocnumber">19</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-70"><a href="#Documents"><span class="tocnumber">20</span> <span class="toctext">Documents</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Etymology">Etymology</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=1" title="Edit section: Etymology">edit</a><span class="mw-editsection-bracket">]</span></span></h2><span id="ezoic-pub-ad-placeholder-170" class="ezoic-adpicker-ad"></span>
<div class="floatleft"><a href="/wiki/File:intel_gesher.jpg" class="image"><img alt="intel gesher.jpg" src="/w/images/thumb/2/22/intel_gesher.jpg/150px-intel_gesher.jpg" width="150" height="151" srcset="/w/images/thumb/2/22/intel_gesher.jpg/225px-intel_gesher.jpg 1.5x, /w/images/thumb/2/22/intel_gesher.jpg/300px-intel_gesher.jpg 2x"/></a></div>
<p><i>Sandy Bridge</i> was originally called <i>Gesher</i> which literally means &#34;bridge&#34; in Hebrew. The name was requested to be changed by upper management after a meeting between the development group and analysts brought up that it might be a bad idea to be associated with a failed Israeli political party that was eventually dissolved.
</p><span id="ezoic-pub-ad-placeholder-160" class="ezoic-adpicker-ad"></span><span class="ezoic-ad box-3 box-3160 adtester-container adtester-container-160" data-ez-name="wikichip_org-box-3"><span id="div-gpt-ad-wikichip_org-box-3-0" ezaw="580" ezah="400" style="position:relative;z-index:0;display:inline-block;padding:0;min-height:400px;min-width:580px;" class="ezoic-ad"><script data-ezscrex="false" data-cfasync="false" type="text/javascript" style="display:none;">if(typeof __ez_fad_position != 'undefined'){__ez_fad_position('div-gpt-ad-wikichip_org-box-3-0')};</script></span></span><p>The name <i>Sandy Bridge</i> consists of the English translation of &#34;Gesher&#34; with &#34;Sandy&#34; possible referring to the fact that silicon comes from sand.
</p><p>The Logo on the left was Intel&#39;s original (&#34;Gesher&#34;) logo for the microarchitecture.
</p>
<div style="clear:both;"></div>
<h2><span class="mw-headline" id="Codenames">Codenames</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=2" title="Edit section: Codenames">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="wikitable">

<tbody><tr>
<th> Core </th>
<th> Abbrev </th>
<th> Target
</th></tr>
<tr>
<td> <a href="/wiki/intel/cores/sandy_bridge_m" title="intel/cores/sandy bridge m">Sandy Bridge M</a> </td>
<td> SNB-M </td>
<td> Mobile processors
</td></tr>
<tr>
<td> Sandy Bridge </td>
<td> SNB </td>
<td> Desktop performance to value, AiOs, and minis
</td></tr>
<tr>
<td> <a href="/wiki/intel/cores/sandy_bridge_e" title="intel/cores/sandy bridge e">Sandy Bridge E</a> </td>
<td> SNB-E </td>
<td> Workstations &amp; entry-level servers
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Brands">Brands</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=3" title="Edit section: Brands">edit</a><span class="mw-editsection-bracket">]</span></span></h2><span id="ezoic-pub-ad-placeholder-192" class="ezoic-adpicker-ad"></span><span class="ezoic-ad large-mobile-banner-1 large-mobile-banner-1192 adtester-container adtester-container-192" data-ez-name="wikichip_org-large-mobile-banner-1"><span id="div-gpt-ad-wikichip_org-large-mobile-banner-1-0" ezaw="300" ezah="250" style="position:relative;z-index:0;display:inline-block;padding:0;min-height:280px;min-width:336px;" class="ezoic-ad"><script data-ezscrex="false" data-cfasync="false" type="text/javascript" style="display:none;">if(typeof __ez_fad_position != 'undefined'){__ez_fad_position('div-gpt-ad-wikichip_org-large-mobile-banner-1-0')};</script></span></span>
<table class="wikitable tc4 tc5 tc6 tc7" style="text-align: center;">

<tbody><tr>
<th rowspan="2"> Logo </th>
<th rowspan="2"> Family </th>
<th rowspan="2"> General Description </th>
<th colspan="7"> Differentiating Features
</th></tr>
<tr>
<th> Cores </th>
<th> <a href="/w/index.php?title=intel/hyper-threading&amp;action=edit&amp;redlink=1" class="new" title="intel/hyper-threading (page does not exist)">HT</a> </th>
<th> <a href="/w/index.php?title=x86/avx&amp;action=edit&amp;redlink=1" class="new" title="x86/avx (page does not exist)">AVX</a> </th>
<th> <a href="/w/index.php?title=x86/aes&amp;action=edit&amp;redlink=1" class="new" title="x86/aes (page does not exist)">AES</a> </th>
<th> <a href="/wiki/IGP" class="mw-redirect" title="IGP">IGP</a> </th>
<th> <a href="/wiki/intel/turbo_boost" class="mw-redirect" title="intel/turbo boost">TBT</a> </th>
<th> <a href="/w/index.php?title=ECC&amp;action=edit&amp;redlink=1" class="new" title="ECC (page does not exist)">ECC</a>
</th></tr>
<tr>
<td rowspan="2"> <a href="/wiki/intel/celeron" title="intel/celeron"><img alt="intel celeron (2009).png" src="/w/images/thumb/5/50/intel_celeron_%282009%29.png/60px-intel_celeron_%282009%29.png" width="60" height="45" srcset="/w/images/thumb/5/50/intel_celeron_%282009%29.png/90px-intel_celeron_%282009%29.png 1.5x, /w/images/thumb/5/50/intel_celeron_%282009%29.png/120px-intel_celeron_%282009%29.png 2x"/></a> </td>
<td rowspan="2">  <a href="/wiki/intel/celeron" title="intel/celeron">Celeron</a> </td>
<td style="text-align: left;" rowspan="2"> Entry-level Budget </td>
<td> <a href="/wiki/1_cores" class="mw-redirect" title="1 cores">1</a> </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #ffdad6; text-align: center;;">  </td>
<td style="background-color: #f9dcb3; text-align: center;;"> / </td>
<td style="background-color: #ffdad6; text-align: center;;">  </td>
<td style="background-color: #f9dcb3; text-align: center;;"> /
</td></tr>
<tr>
<td> <a href="/wiki/2_cores" class="mw-redirect" title="2 cores">2</a> </td>
<td style="background-color: #ffdad6; text-align: center;;">  </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #f9dcb3; text-align: center;;"> / </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #ffdad6; text-align: center;;">  </td>
<td style="background-color: #f9dcb3; text-align: center;;"> /
</td></tr>
<tr>
<td> <a href="/wiki/intel/pentium_(2009)" title="intel/pentium (2009)"><img alt="intel pentium (2009).png" src="/w/images/thumb/b/b7/intel_pentium_%282009%29.png/60px-intel_pentium_%282009%29.png" width="60" height="45" srcset="/w/images/thumb/b/b7/intel_pentium_%282009%29.png/90px-intel_pentium_%282009%29.png 1.5x, /w/images/thumb/b/b7/intel_pentium_%282009%29.png/120px-intel_pentium_%282009%29.png 2x"/></a> </td>
<td> <a href="/wiki/intel/pentium_(2009)" title="intel/pentium (2009)">Pentium</a> </td>
<td style="text-align: left;"> Budget </td>
<td> <a href="/wiki/2_cores" class="mw-redirect" title="2 cores">2</a> </td>
<td style="background-color: #f9dcb3; text-align: center;;"> / </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #f9dcb3; text-align: center;;"> / </td>
<td style="background-color: #f9dcb3; text-align: center;;"> / </td>
<td style="background-color: #ffdad6; text-align: center;;">  </td>
<td style="background-color: #f9dcb3; text-align: center;;"> /
</td></tr>
<tr>
<td> <a href="/wiki/intel/core_i3" title="intel/core i3"><img alt="intel core i3 logo (2012).svg" src="/w/images/thumb/f/f4/intel_core_i3_logo_%282012%29.svg/60px-intel_core_i3_logo_%282012%29.svg.png" width="60" height="45" srcset="/w/images/thumb/f/f4/intel_core_i3_logo_%282012%29.svg/90px-intel_core_i3_logo_%282012%29.svg.png 1.5x, /w/images/thumb/f/f4/intel_core_i3_logo_%282012%29.svg/120px-intel_core_i3_logo_%282012%29.svg.png 2x"/></a> </td>
<td> <a href="/wiki/intel/core_i3" title="intel/core i3">Core i3</a> </td>
<td style="text-align: left;"> Low-end Performance </td>
<td> <a href="/wiki/2_cores" class="mw-redirect" title="2 cores">2</a> </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #f9dcb3; text-align: center;;"> / </td>
<td style="background-color: #f9dcb3; text-align: center;;"> / </td>
<td style="background-color: #ffdad6; text-align: center;;">  </td>
<td style="background-color: #f9dcb3; text-align: center;;"> /
</td></tr>
<tr>
<td rowspan="2"> <a href="/wiki/intel/core_i5" title="intel/core i5"><img alt="intel core i5 logo (2012).svg" src="/w/images/thumb/c/c5/intel_core_i5_logo_%282012%29.svg/60px-intel_core_i5_logo_%282012%29.svg.png" width="60" height="45" srcset="/w/images/thumb/c/c5/intel_core_i5_logo_%282012%29.svg/90px-intel_core_i5_logo_%282012%29.svg.png 1.5x, /w/images/thumb/c/c5/intel_core_i5_logo_%282012%29.svg/120px-intel_core_i5_logo_%282012%29.svg.png 2x"/></a> </td>
<td rowspan="2"> <a href="/wiki/intel/core_i5" title="intel/core i5">Core i5</a> </td>
<td style="text-align: left;" rowspan="2"> Mid-range Performance </td>
<td> <a href="/wiki/2_cores" class="mw-redirect" title="2 cores">2</a> </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #ffdad6; text-align: center;;"> 
</td></tr>
<tr>
<td> <a href="/wiki/4_cores" class="mw-redirect" title="4 cores">4</a> </td>
<td style="background-color: #ffdad6; text-align: center;;">  </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #f9dcb3; text-align: center;;"> / </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #ffdad6; text-align: center;;"> 
</td></tr>
<tr>
<td rowspan="3"> <a href="/wiki/intel/core_i7" title="intel/core i7"><img alt="core i7 logo (2011).png" src="/w/images/thumb/e/ee/core_i7_logo_%282011%29.png/60px-core_i7_logo_%282011%29.png" width="60" height="45" srcset="/w/images/thumb/e/ee/core_i7_logo_%282011%29.png/90px-core_i7_logo_%282011%29.png 1.5x, /w/images/thumb/e/ee/core_i7_logo_%282011%29.png/120px-core_i7_logo_%282011%29.png 2x"/></a> </td>
<td rowspan="3"> <a href="/wiki/intel/core_i7" title="intel/core i7">Core i7</a> </td>
<td style="text-align: left;" rowspan="3"> High-end Performance </td>
<td> <a href="/wiki/2_cores" class="mw-redirect" title="2 cores">2</a> </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #ffdad6; text-align: center;;"> 
</td></tr>
<tr>
<td> <a href="/wiki/4_cores" class="mw-redirect" title="4 cores">4</a> </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #f9dcb3; text-align: center;;"> / </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #ffdad6; text-align: center;;"> 
</td></tr>
<tr>
<td> <a href="/wiki/6_cores" class="mw-redirect" title="6 cores">6</a> </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #ffdad6; text-align: center;;">  </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #ffdad6; text-align: center;;"> 
</td></tr>
<tr>
<td rowspan="2"> <a href="/wiki/intel/core_i7_ee" title="intel/core i7 ee"><img alt="core i7ee logo (2011).png" src="/w/images/thumb/9/9d/core_i7ee_logo_%282011%29.png/60px-core_i7ee_logo_%282011%29.png" width="60" height="45" srcset="/w/images/thumb/9/9d/core_i7ee_logo_%282011%29.png/90px-core_i7ee_logo_%282011%29.png 1.5x, /w/images/thumb/9/9d/core_i7ee_logo_%282011%29.png/120px-core_i7ee_logo_%282011%29.png 2x"/></a> </td>
<td rowspan="2"> <a href="/wiki/intel/core_i7ee" title="intel/core i7ee">Core i7EE</a> </td>
<td style="text-align: left;" rowspan="2"> Enthusiasts/High-end Performance </td>
<td> <a href="/wiki/4_cores" class="mw-redirect" title="4 cores">4</a> </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #ffdad6; text-align: center;;"> 
</td></tr>
<tr>
<td> <a href="/wiki/6_cores" class="mw-redirect" title="6 cores">6</a> </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #ffdad6; text-align: center;;">  </td>
<td style="background-color: #d6ffd8; text-align: center;;">  </td>
<td style="background-color: #ffdad6; text-align: center;;"> 
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Process_Technology">Process Technology</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=4" title="Edit section: Process Technology">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright"><div class="thumbinner" style="width:302px;"><a href="/wiki/File:sandy_bridge_wafer.jpg" class="image"><img alt="" src="/w/images/thumb/8/86/sandy_bridge_wafer.jpg/300px-sandy_bridge_wafer.jpg" width="300" height="197" class="thumbimage" srcset="/w/images/thumb/8/86/sandy_bridge_wafer.jpg/450px-sandy_bridge_wafer.jpg 1.5x, /w/images/thumb/8/86/sandy_bridge_wafer.jpg/600px-sandy_bridge_wafer.jpg 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:sandy_bridge_wafer.jpg" class="internal" title="Enlarge"></a></div>Sandy Bridge Wafer</div></div></div>
<dl><dd><i>Further information: <a href="/wiki/intel/microarchitectures/westmere#Process_Technology" class="mw-redirect" title="intel/microarchitectures/westmere">Westmere  Process Technology</a></i></dd></dl>
<p>Sandy Bridge uses the same <a href="/wiki/32_nm_process" class="mw-redirect" title="32 nm process">32 nm process</a> used for the Westmere microarchitecture for all mainstream consumer parts.
</p>
<h2><span class="mw-headline" id="Compatibility">Compatibility</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=5" title="Edit section: Compatibility">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="wikitable">
<tbody><tr>
<th> Vendor </th>
<th> OS  </th>
<th> Version </th>
<th> Notes
</th></tr>
<tr>
<td rowspan="3"> <a href="/wiki/Microsoft" class="mw-redirect" title="Microsoft">Microsoft</a> </td>
<td rowspan="3"> Windows </td>
<td style="background-color: #d6ffd8; text-align: center;;"> Windows XP
</td></tr>
<tr>
<td style="background-color: #d6ffd8; text-align: center;;"> Windows Vista
</td></tr>
<tr>
<td style="background-color: #d6ffd8; text-align: center;;"> Windows 7
</td></tr>
<tr>
<td> Linux </td>
<td> Linux </td>
<td style="background-color: #d6ffd8; text-align: center;;"> Kernel? </td>
<td> Initial Support
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Compiler_support">Compiler support</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=6" title="Edit section: Compiler support">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="wikitable">

<tbody><tr>
<th> Compiler </th>
<th> Arch-Specific </th>
<th> Arch-Favorable
</th></tr>
<tr>
<td> <a href="/w/index.php?title=ICC&amp;action=edit&amp;redlink=1" class="new" title="ICC (page does not exist)">ICC</a> </td>
<td> <code>-march=sandybridge</code> </td>
<td> <code>-mtune=sandybridge</code>
</td></tr>
<tr>
<td> <a href="/w/index.php?title=GCC&amp;action=edit&amp;redlink=1" class="new" title="GCC (page does not exist)">GCC</a> </td>
<td> <code>-march=sandybridge</code> </td>
<td> <code>-mtune=sandybridge</code>
</td></tr>
<tr>
<td> <a href="/w/index.php?title=LLVM&amp;action=edit&amp;redlink=1" class="new" title="LLVM (page does not exist)">LLVM</a> </td>
<td> <code>-march=sandybridge</code> </td>
<td> <code>-mtune=sandybridge</code>
</td></tr>
<tr>
<td> <a href="/w/index.php?title=Visual_Studio&amp;action=edit&amp;redlink=1" class="new" title="Visual Studio (page does not exist)">Visual Studio</a> </td>
<td> <code>/arch:AVX</code> </td>
<td> <code>/tune:sandybridge</code>
</td></tr></tbody></table>
<h3><span class="mw-headline" id="CPUID">CPUID</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=7" title="Edit section: CPUID">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="wikitable tc1 tc2 tc3 tc4">
<tbody><tr>
<th> Core </th>
<th> Extended<br/>Family </th>
<th> Family </th>
<th> Extended<br/>Model </th>
<th> Model
</th></tr>
<tr>
<td rowspan="2"> <a href="/wiki/intel/cores/sandy_bridge_m" title="intel/cores/sandy bridge m">M</a> </td>
<td> 0 </td>
<td> 0x6 </td>
<td> 0x2 </td>
<td> 0xA
</td></tr>
<tr>
<td colspan="4"> Family 6 Model 42
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Architecture">Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=8" title="Edit section: Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Sandy Bridge features an entirely new architecture with a brand new core design which is both more highly performing and power efficient. The front-end has been entirely redesigned to incorporate a new decoded pipeline using a new OP cache. The back-end is an entirely new PRF-based renaming architecture with a considerably large parallelism window. Sandy Bridge also provides considerable higher integration versus its <a href="/wiki/intel/microarchitectures" title="intel/microarchitectures">predecessors</a> resulting a full <a href="/w/index.php?title=system_on_a_chip&amp;action=edit&amp;redlink=1" class="new" title="system on a chip (page does not exist)">system on a chip</a> design.
</p>
<h3><span class="mw-headline" id="Key_changes_from_Westmere">Key changes from <a href="/wiki/intel/microarchitectures/westmere" class="mw-redirect" title="intel/microarchitectures/westmere">Westmere</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=9" title="Edit section: Key changes from Westmere">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="floatright"><a href="/wiki/File:sandy_bridge_buffer_window.png" class="image"><img alt="sandy bridge buffer window.png" src="/w/images/thumb/7/78/sandy_bridge_buffer_window.png/350px-sandy_bridge_buffer_window.png" width="350" height="248" srcset="/w/images/thumb/7/78/sandy_bridge_buffer_window.png/525px-sandy_bridge_buffer_window.png 1.5x, /w/images/thumb/7/78/sandy_bridge_buffer_window.png/700px-sandy_bridge_buffer_window.png 2x"/></a></div>
<ul><li> Entirely brand new microarchitecture</li>
<li> New client ring architecture</li>
<li> New last level cache architecture
<ul><li> Multi-bank LLC/Agent architecture</li>
<li> 4x the bandwidth</li></ul></li>
<li> New <a href="/w/index.php?title=intel/system_agent&amp;action=edit&amp;redlink=1" class="new" title="intel/system agent (page does not exist)">System Agent</a> architecture
<ul><li> New power management unit</li>
<li> New SVID (Serial Voltage ID bus)</li>
<li> <a href="/w/index.php?title=intel/peci&amp;action=edit&amp;redlink=1" class="new" title="intel/peci (page does not exist)">PECI</a> entirely re-architected</li></ul></li>
<li> Chipset
<ul><li> <a href="/w/index.php?title=intel/chipsets/ibex_peak&amp;action=edit&amp;redlink=1" class="new" title="intel/chipsets/ibex peak (page does not exist)">Ibex Peak</a>  <a href="/w/index.php?title=intel/cougar_point&amp;action=edit&amp;redlink=1" class="new" title="intel/cougar point (page does not exist)">Cougar Point</a></li>
<li> <a href="/w/index.php?title=intel/socket_h&amp;action=edit&amp;redlink=1" class="new" title="intel/socket h (page does not exist)">Socket H</a> (LGA-1156)  <a href="/w/index.php?title=intel/socket_h2&amp;action=edit&amp;redlink=1" class="new" title="intel/socket h2 (page does not exist)">Socket H2</a> (LGA-1155)</li></ul></li>
<li> Core
<ul><li> Entirely redesigned</li>
<li> Front-end
<ul><li> New OP cache</li>
<li> Redesigned branch prediction
<ul><li> Higher accuracy </li>
<li> BTB is now a single-level design (from two-level)</li></ul></li>
<li> Instruction Queue
<ul><li> Increased to 20 entries/thread (from 18 entries, shared)</li>
<li> Improved <a href="/wiki/macro-op_fusion" class="mw-redirect" title="macro-op fusion">macro-op fusion</a> (covers almost all jump with most arithmetic now)</li></ul></li></ul></li>
<li> Back-end
<ul><li> Brand new back-end using PRF-based renaming (from a RRF-based)</li>
<li> ReOrder Buffer (ROB)
<ul><li> New design and entirely different functionality (only used to track in-flight micro-ops)</li>
<li> Increased to 168 entries (from 128)</li>
<li> New Zeroing Idioms optimizations</li>
<li> New Onces Idioms optimizations</li></ul></li>
<li> Scheduler
<ul><li> Larger buffer (54-entry, up from 26)</li>
<li> Execution Units
<ul><li> Ports rebalanced</li>
<li> 256-bit operations (from 128-bit)</li>
<li> Double FLOP/cycle</li>
<li> AES operations enhanced</li></ul></li></ul></li></ul></li>
<li> Memory Subsystem
<ul><li> L1I$ change to 8-way (from 4-way)</li>
<li> Proper support for 1 GiB pages with 4-entry 1 GiB page DTLB (from 0)</li>
<li> Double load throughput; 2 loads/cycle (from 1)</li>
<li> AGUs can now do both loads and stores</li>
<li> 33% larger load buffer (64 entries from 48)</li>
<li> larger store buffer (36 entries from 32)</li></ul></li></ul></li>
<li> Integrated Graphics
<ul><li> Integrated graphics is now integrated on the same die (previously was on a second die)</li>
<li> Dropped <a href="/w/index.php?title=intel/qpi&amp;action=edit&amp;redlink=1" class="new" title="intel/qpi (page does not exist)">QPI</a> controller which linked the two dies</li>
<li> Improved performance and media capabilities</li>
<li> On a 32 nm process, same die as the cores (from 45 nm)</li>
<li> Embedded Display Port (eDP) is now on a dedicated port (from sharing pins with PCIe interface)</li></ul></li>
<li> Integrated PCIe Controller</li>
<li> Integrated Memory Controller
<ul><li> Integrated on-die is now integrated on the same die (previously was on a second die)</li>
<li> Dropped <a href="/w/index.php?title=intel/qpi&amp;action=edit&amp;redlink=1" class="new" title="intel/qpi (page does not exist)">QPI</a> controller which linked the two dies</li></ul></li>
<li> Testability
<ul><li> Integrates <a href="/w/index.php?title=intel/generic_debug_external_connection&amp;action=edit&amp;redlink=1" class="new" title="intel/generic debug external connection (page does not exist)">Generic Debug eXternal Connection</a> (GDXC)</li></ul></li></ul>
<h4><span class="mw-headline" id="New_instructions">New instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=10" title="Edit section: New instructions">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Sandy Bridge introduced a number of <a href="/wiki/x86/extensions" title="x86/extensions">new instructions</a>:
</p>
<ul><li> <a href="/w/index.php?title=x86/avx&amp;action=edit&amp;redlink=1" class="new" title="x86/avx (page does not exist)"><code>AVX</code></a> - Advanced Vector Extensions</li></ul>
<h3><span class="mw-headline" id="Block_Diagram">Block Diagram</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=11" title="Edit section: Block Diagram">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Entire_SoC_Overview_.28dual.29">Entire SoC Overview (dual)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=12" title="Edit section: Entire SoC Overview (dual)">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p><a href="/wiki/File:sandy_bridge_soc_block_diagram_(dual).svg" class="image"><img alt="sandy bridge soc block diagram (dual).svg" src="/w/images/thumb/b/b4/sandy_bridge_soc_block_diagram_%28dual%29.svg/800px-sandy_bridge_soc_block_diagram_%28dual%29.svg.png" width="800" height="266" srcset="/w/images/thumb/b/b4/sandy_bridge_soc_block_diagram_%28dual%29.svg/1200px-sandy_bridge_soc_block_diagram_%28dual%29.svg.png 1.5x, /w/images/thumb/b/b4/sandy_bridge_soc_block_diagram_%28dual%29.svg/1600px-sandy_bridge_soc_block_diagram_%28dual%29.svg.png 2x"/></a>
</p>
<h4><span class="mw-headline" id="Entire_SoC_Overview_.28quad.29">Entire SoC Overview (quad)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=13" title="Edit section: Entire SoC Overview (quad)">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p><a href="/wiki/File:sandy_bridge_soc_block_diagram.svg" class="image"><img alt="sandy bridge soc block diagram.svg" src="/w/images/thumb/0/07/sandy_bridge_soc_block_diagram.svg/900px-sandy_bridge_soc_block_diagram.svg.png" width="900" height="218" srcset="/w/images/thumb/0/07/sandy_bridge_soc_block_diagram.svg/1350px-sandy_bridge_soc_block_diagram.svg.png 1.5x, /w/images/thumb/0/07/sandy_bridge_soc_block_diagram.svg/1800px-sandy_bridge_soc_block_diagram.svg.png 2x"/></a>
</p>
<h4><span class="mw-headline" id="Individual_Core">Individual Core</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=14" title="Edit section: Individual Core">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p><a href="/wiki/File:sandy_bridge_block_diagram.svg" class="image"><img alt="sandy bridge block diagram.svg" src="/w/images/thumb/0/07/sandy_bridge_block_diagram.svg/900px-sandy_bridge_block_diagram.svg.png" width="900" height="1284" srcset="/w/images/thumb/0/07/sandy_bridge_block_diagram.svg/1350px-sandy_bridge_block_diagram.svg.png 1.5x, /w/images/thumb/0/07/sandy_bridge_block_diagram.svg/1800px-sandy_bridge_block_diagram.svg.png 2x"/></a>
</p>
<h4><span class="mw-headline" id="Gen6">Gen6</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=15" title="Edit section: Gen6">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>See <a href="/wiki/intel/microarchitectures/gen6#Gen6" title="intel/microarchitectures/gen6">Gen6#Gen6</a>.
</p>
<h3><span class="mw-headline" id="Memory_Hierarchy">Memory Hierarchy</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=16" title="Edit section: Memory Hierarchy">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The memory subsystem has been reworked in Sandy Bridge.
</p>
<ul><li> Cache
<ul><li> L0 OP cache:
<ul><li> 1,536 OPs, 8-way set associative
<ul><li> 32 sets, 6-OP line size</li>
<li> statically divided between threads, per core, inclusive with L1I$</li></ul></li></ul></li>
<li> L1I Cache:
<ul><li> 32 <a href="/wiki/KiB" class="mw-redirect" title="KiB">KiB</a>, 8-way set associative
<ul><li> 64 sets, 64 B line size</li>
<li> shared by the two threads, per core</li></ul></li></ul></li>
<li> L1D Cache:
<ul><li> 32 KiB, 8-way set associative</li>
<li> 64 sets, 64 B line size</li>
<li> shared by the two threads, per core</li>
<li> 4 cycles for fastest load-to-use (simple pointer accesses)
<ul><li> 5 cycles for complex addresses</li></ul></li>
<li> 32 B/cycle load bandwidth</li>
<li> 16 B/cycle store bandwidth</li>
<li> Write-back policy</li></ul></li>
<li> L2 Cache:
<ul><li> Unified, 256 KiB, 8-way set associative</li>
<li> 1024 sets, 64 B line size</li>
<li> Non-inclusive</li>
<li> 12 cycles for fastest load-to-use</li>
<li> 32 B/cycle bandwidth to L1$</li>
<li> Write-back policy</li></ul></li>
<li> L3 Cache/LLC:
<ul><li> Up to 2 MiB Per core, shared across all cores</li>
<li> Up to 16-way set associative</li>
<li> Inclusive</li>
<li> 64 B line size</li>
<li> Write-back policy</li>
<li> Per each core:
<ul><li> Read: 32 B/cycle (@ ring <a href="/w/index.php?title=clock&amp;action=edit&amp;redlink=1" class="new" title="clock (page does not exist)">clock</a>)</li>
<li> Write: 32 B/cycle (@ ring clock)</li></ul></li>
<li> 26-31 cycles latency</li></ul></li>
<li> System <a href="/w/index.php?title=DRAM&amp;action=edit&amp;redlink=1" class="new" title="DRAM (page does not exist)">DRAM</a>:
<ul><li> 2 Channels</li>
<li> 8 B/cycle/channel (@ memory clock)</li>
<li> Up to DDR3-1600</li></ul></li></ul></li></ul>
<p>Sandy Bridge <a href="/w/index.php?title=TLB&amp;action=edit&amp;redlink=1" class="new" title="TLB (page does not exist)">TLB</a> consists of dedicated L1 TLB for instruction cache (ITLB) and another one for data cache (DTLB). Additionally there is a unified L2 TLB (STLB). 
</p>
<ul><li> TLBs:
<ul><li> ITLB
<ul><li> 4 KiB page translations:
<ul><li> 128 entries; 4-way set associative</li>
<li> dynamic partitioning</li></ul></li>
<li> 2 MiB / 4 MiB page translations:
<ul><li> 8 entries per thread; fully associative</li>
<li> Duplicated for each thread</li></ul></li></ul></li>
<li> DTLB
<ul><li> 4 KiB page translations:
<ul><li> 64 entries; 4-way set associative</li>
<li> fixed partition</li></ul></li>
<li> 2 MiB / 4 MiB page translations:
<ul><li> 32 entries; 4-way set associative</li>
<li> fixed partition</li></ul></li>
<li> 1G page translations:
<ul><li> 4 entries; fully associative</li>
<li> fixed partition</li></ul></li></ul></li>
<li> STLB
<ul><li> 4 KiB page translations:
<ul><li> 512 entries; 4-way set associative</li>
<li> fixed partition</li></ul></li>
<li> ITLB miss and a STLB hit is 7 cycles</li></ul></li></ul></li></ul>
<h2><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=17" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="floatright"><a href="/wiki/File:sandy_bridge_overview.svg" class="image"><img alt="sandy bridge overview.svg" src="/w/images/thumb/8/8b/sandy_bridge_overview.svg/450px-sandy_bridge_overview.svg.png" width="450" height="294" srcset="/w/images/thumb/8/8b/sandy_bridge_overview.svg/675px-sandy_bridge_overview.svg.png 1.5x, /w/images/thumb/8/8b/sandy_bridge_overview.svg/900px-sandy_bridge_overview.svg.png 2x"/></a></div>
<p>Sandy Bridge was an entirely new microarchitecture which combines some of the improvements that were implemented in <a href="/wiki/intel/microarchitectures/netburst" class="mw-redirect" title="intel/microarchitectures/netburst">NetBurst</a> along with the original <a href="/wiki/intel/microarchitectures/p6" title="intel/microarchitectures/p6">P6</a> design. In addition to the new core design, Sandy Bridge took full advantage of Intel&#39;s <a href="/wiki/32_nm_process" class="mw-redirect" title="32 nm process">32 nm process</a> which enabled the integration all the components of the chip on a single monolithic die, including the <a href="/wiki/integrated_graphics" class="mw-redirect" title="integrated graphics">integrated graphics</a> and the <a href="/w/index.php?title=integrated_memory_controller&amp;action=edit&amp;redlink=1" class="new" title="integrated memory controller (page does not exist)">integrated memory controller</a>. Sandy Bridge is the first Intel microarchitecture designed as a true <a href="/w/index.php?title=system_on_a_chip&amp;action=edit&amp;redlink=1" class="new" title="system on a chip (page does not exist)">system on a chip</a> for high-volume client mainstream market. Previously (e.g., <a href="/wiki/intel/microarchitectures/nehalem" class="mw-redirect" title="intel/microarchitectures/nehalem">Nehalem</a>) the integrated graphics and the memory interface were fabricated on a separate die which was packaged together and communicated over Intel&#39;s <a href="/w/index.php?title=intel/quickpath_interconnect&amp;action=edit&amp;redlink=1" class="new" title="intel/quickpath interconnect (page does not exist)">QuickPath Interconnect</a> (QPI). The seperate dies were then packaged together as a <a href="/w/index.php?title=system_on_a_package&amp;action=edit&amp;redlink=1" class="new" title="system on a package (page does not exist)">system on a package</a>.
</p><p>As stated earlier, the individual cores are an entirely new design which improved both performance and power. Sandy Bridge introduced a number of performance features that brought better-than-linear performance/power as well as a number of enhancements that improved performance while saving power. Intel introduced a number of new vector computation (<a href="/w/index.php?title=SIMD&amp;action=edit&amp;redlink=1" class="new" title="SIMD (page does not exist)">SIMD</a>) and security instructions which improved <a href="/w/index.php?title=floating_point&amp;action=edit&amp;redlink=1" class="new" title="floating point (page does not exist)">floating point</a> performance and throughput as well as speedup the throughput of various encryption algorithms. Sandy Bridge incorporates either two or four <a href="/wiki/physical_cores" class="mw-redirect" title="physical cores">physical cores</a> with either four or eight <a href="/w/index.php?title=logical_cores&amp;action=edit&amp;redlink=1" class="new" title="logical cores (page does not exist)">logical cores</a>.
</p><p>The block diagram on the right is a complete <a href="/wiki/quad-core" title="quad-core">quad-core</a> Sandy Bridge SoC which integrates the new <a href="/w/index.php?title=intel/system_agent&amp;action=edit&amp;redlink=1" class="new" title="intel/system agent (page does not exist)">System Agent</a> (SA), the four <a href="/wiki/physical_cores" class="mw-redirect" title="physical cores">physical cores</a> along with their companion <a href="/wiki/last_level_cache" title="last level cache">last level cache</a> (LLC) slices, and the integrated graphics. Interconnecting everything is a complex high-bandwidth low-latency ring on-die which consists of six agents - one for each core and cache slice, one for the system agent, and one for the graphics. The upper portion of the diagram is the <a href="/w/index.php?title=intel/system_agent&amp;action=edit&amp;redlink=1" class="new" title="intel/system agent (page does not exist)">System Agent</a> (SA) which incorporates the display controller, the memory controller, and the various I/O interfaces. Previously that component was referred to as the <a href="/w/index.php?title=Memory_Controller_Hub&amp;action=edit&amp;redlink=1" class="new" title="Memory Controller Hub (page does not exist)">Memory Controller Hub</a> (MCH) when on a separate die. Sandy Bridge incorporates 20 <a href="/w/index.php?title=PCIe&amp;action=edit&amp;redlink=1" class="new" title="PCIe (page does not exist)">PCIe</a> 2.0 lanes - x4 are used by the <a href="/w/index.php?title=intel/dmi&amp;action=edit&amp;redlink=1" class="new" title="intel/dmi (page does not exist)">DMI</a> with the other x16 lanes designed for a dedicated GPU. The memory controller supports up to dual-channel DDR3-1600 (depending on model).
</p>
<h2><span class="mw-headline" id="System_Architecture">System Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=18" title="Edit section: System Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="floatright"><a href="/wiki/File:sandy_bridge_ring_scalability.svg" class="image"><img alt="sandy bridge ring scalability.svg" src="/w/images/thumb/d/d7/sandy_bridge_ring_scalability.svg/200px-sandy_bridge_ring_scalability.svg.png" width="200" height="174" srcset="/w/images/thumb/d/d7/sandy_bridge_ring_scalability.svg/300px-sandy_bridge_ring_scalability.svg.png 1.5x, /w/images/thumb/d/d7/sandy_bridge_ring_scalability.svg/400px-sandy_bridge_ring_scalability.svg.png 2x"/></a></div>
<p>Sandy Bridge was designed with configurability (i.e. modularity) scalability as the primary system goals. With the full integration of the graphics and memory controller hub on-die Intel needed a new way to efficiently interconnect all the individual components. Modularity was a major design goal for Sandy Bridge. Intel wanted to be able to design the cores and the graphics independently of the rest of the system and be able to detach the graphics and added more cores as desired.
</p><p>The scalability goal was important for Intel&#39;s <a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(server)&amp;action=edit&amp;redlink=1" class="new" title="intel/microarchitectures/sandy bridge (server) (page does not exist)">server configuration</a> where the graphics are dropped and more cores can be added to the ring without compromising performance. Sandy Bridge comprised of a fairly robust ring implementation with bandwidth that can scale to more cores as necessary.
</p>
<h3><span class="mw-headline" id="Cache_Architecture">Cache Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=19" title="Edit section: Cache Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>As part of the entire system overhaul, the cache architecture has been streamlined and was made more scalable. Sandy Bridge features a high-bandwidth <a href="/wiki/last_level_cache" title="last level cache">last level cache</a> which is shared by all the <a href="/wiki/physical_core" title="physical core">cores</a> as well as the <a href="/wiki/integrated_graphics" class="mw-redirect" title="integrated graphics">integrated graphics</a> and the <a href="/w/index.php?title=system_agent&amp;action=edit&amp;redlink=1" class="new" title="system agent (page does not exist)">system agent</a>. The LLC is an inclusive multi-bank cache architecture that is tightly associative with the individual cores. Each core is paired with a &#34;slice&#34; of LLC which is 2 <a href="/wiki/MiB" class="mw-redirect" title="MiB">MiB</a> in size (lower amount for lower-end models). This pairing of cores and cache slices scales with the number of cores which provides a significant performance boost while saving power and bandwidth. Partitioning the data also helps simplify coherency as well as reducing localized contentions and hot spots.
</p><p>Sandy Bridge is Intel&#39;s first microarchitecture to integrate the graphics on-die. One of the key enablers for this feature is the new cache architecture. Conceptually, the integrated graphics is treated just like another core. The graphics itself can decide which of its buffers (e.g., display or textures) will sit in the LLC and be coherent. Because it&#39;s possible for the graphics to use large amounts of memory, the possibility of <a href="/w/index.php?title=cache_thrashing&amp;action=edit&amp;redlink=1" class="new" title="cache thrashing (page does not exist)">thrashing</a> had to be addressed. A Special mechanism has been implemented inside the cache in order to prevent thrashing. In order to prevent the graphics from flushing out all the core&#39;s data, that mechanism is capable of capping how much of the cache will be dedicated to the cores and how much will be dedicated to the graphics.
</p><p>The last level cache is an inclusive cache with a 64 byte cache line organized as 16-way set associative. Each LLC slice is accessible to all cores. With up to 2 MiB per slice per core, a four-core model will sport a total of 8 MiB. Lower-end/budget models feature a smaller cache slice. This is done by disabling ways of cache in 4-way increments (for a granularity of 512 KiB). The LLC to use latency in Sandy Bridge has been greatly improved from 35-40+ in <a href="/wiki/intel/microarchitectures/nehalem" class="mw-redirect" title="intel/microarchitectures/nehalem">Nehalem</a> to 26-31 cycles (depending on ring hops).
</p>
<h4><span class="mw-headline" id="Cache_Box">Cache Box</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=20" title="Edit section: Cache Box">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Within each cache slice is cache box. The cache box is the controller and agent serving as the interface between the LLC and the rest of the system (i.e., cores, graphics, and system agent). The cache box implements the ring logic and the address hashing and arbitration. It is also tasked with communicating with the <a href="/w/index.php?title=intel/system_agent&amp;action=edit&amp;redlink=1" class="new" title="intel/system agent (page does not exist)">System Agent</a> on cache misses, non-cacheable accesses (such as in the case of I/O pulls), as well as external I/O <a href="/w/index.php?title=snoop&amp;action=edit&amp;redlink=1" class="new" title="snoop (page does not exist)">snoop</a> requests. The cache box is fully pipelined and is capable of working on multiple requests at the same time. Agent requests (e.g., ones from the GPU) are handled by the individual cache boxes via the ring. This is much different to how it was previously done in <a href="/wiki/intel/microarchitectures/westmere" class="mw-redirect" title="intel/microarchitectures/westmere">Westmere</a> where a single unified cache handled everything. The distribution of slices allows Sandy Bridge to have higher associativity bandwidth while reducing traffic. 
</p><p>The entire physical address space is mapped distributively across all the slices using a <a href="/w/index.php?title=hash_function&amp;action=edit&amp;redlink=1" class="new" title="hash function (page does not exist)">hash function</a>. On a <a href="/w/index.php?title=cache_miss&amp;action=edit&amp;redlink=1" class="new" title="cache miss (page does not exist)">miss</a>, the core needs to decode the address to figure out which slice ID to request the data from. Physical addresses are hashed at the source in order to prevent hot spots. The cache box is responsible for the maintaining of coherency and ordering between requests. Because the LLC slices are fully inclusive, it can make efficienct use of an on-die snoop filter. Each slice makes use of <a href="/w/index.php?title=intel/core_valid_bits&amp;action=edit&amp;redlink=1" class="new" title="intel/core valid bits (page does not exist)">Core Valid Bits</a> (CVB) which is used to eliminate unnecessary snoops to the cores. A single bit per cache line is needed to indicate if the line may be in the core. Snoops are therefore only needed if the line is in the LLC and a CVB is asserted on that line. This mechanism helps limits external snoops to the cache box most of the time without resorting to going to the cores.
</p><p>Note that both the cache slices and the cache boxes reside within the same <a href="/wiki/clock_domain" title="clock domain">clock domain</a> as the cores themselves - sharing the same voltage and frequency and scaling along with the cores when needed.
</p>
<h5><span class="mw-headline" id="Logic_design_techniques">Logic design techniques</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=21" title="Edit section: Logic design techniques">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<div class="thumb tright"><div class="thumbinner" style="width:302px;"><a href="/wiki/File:sandy_bridge_vcc_min_improvements.png" class="image"><img alt="" src="/w/images/thumb/9/98/sandy_bridge_vcc_min_improvements.png/300px-sandy_bridge_vcc_min_improvements.png" width="300" height="183" class="thumbimage" srcset="/w/images/thumb/9/98/sandy_bridge_vcc_min_improvements.png/450px-sandy_bridge_vcc_min_improvements.png 1.5x, /w/images/thumb/9/98/sandy_bridge_vcc_min_improvements.png/600px-sandy_bridge_vcc_min_improvements.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:sandy_bridge_vcc_min_improvements.png" class="internal" title="Enlarge"></a></div>The graph which was provided by Intel during <a href="/w/index.php?title=ISSCC&amp;action=edit&amp;redlink=1" class="new" title="ISSCC (page does not exist)">ISSCC</a> demonstrates the <a href="/wiki/Vcc" class="mw-redirect" title="Vcc">Vcc</a> min reduction after those technique have been applied to the circuits.</div></div></div>
<p>One of the new challenges that Sandy Bridge presented is a consequence of the shared <a href="/w/index.php?title=power_plane&amp;action=edit&amp;redlink=1" class="new" title="power plane (page does not exist)">power plane</a> that spans the <a href="/wiki/physical_core" title="physical core">cores</a> and the <a href="/w/index.php?title=L3_cache&amp;action=edit&amp;redlink=1" class="new" title="L3 cache (page does not exist)">L3 cache</a>. Using standard design, the minimum voltage required to keep the L3 cache data alive may limit the minimum operating voltage of the cores. This would consequently adversely affect the average power of the system. In previous designs, this issue could be solved by moving the L3 to its own dedicated power plane that operated at a higher voltage. However, this solution would&#39;ve substantially increased the power dissipation of the L3 cache and since Sandy Bridge incorporated as much as 8 MiB of L3 for the higher-end quad-core models, this impact would have accounted for a big fraction of die&#39;s overall power consumption. Intel used several logic design techniques to minimize the minimum voltage of the L3 cache and the <a href="/w/index.php?title=register_file&amp;action=edit&amp;redlink=1" class="new" title="register file (page does not exist)">register file</a> to allow it to operate at a lower level than the core logic.
</p>
<div class="floatleft"><a href="/wiki/File:sandy_bridge_register_file_shared_strength_and_post_silicon_tuning.png" class="image"><img alt="sandy bridge register file shared strength and post silicon tuning.png" src="/w/images/thumb/0/01/sandy_bridge_register_file_shared_strength_and_post_silicon_tuning.png/300px-sandy_bridge_register_file_shared_strength_and_post_silicon_tuning.png" width="300" height="129" srcset="/w/images/thumb/0/01/sandy_bridge_register_file_shared_strength_and_post_silicon_tuning.png/450px-sandy_bridge_register_file_shared_strength_and_post_silicon_tuning.png 1.5x, /w/images/thumb/0/01/sandy_bridge_register_file_shared_strength_and_post_silicon_tuning.png/600px-sandy_bridge_register_file_shared_strength_and_post_silicon_tuning.png 2x"/></a></div>
<p>Shown here is a schematic of one of the techniques that were used in the <a href="/w/index.php?title=register_file&amp;action=edit&amp;redlink=1" class="new" title="register file (page does not exist)">register file</a> in order to lower the minimum Vcc Min voltage. Intel noted that fabrication variations can cause write-ability degradation at low voltages - such as in the case where TP comes out stronger than TN. This method addresses the issue caused by a strong TP by weakening the memory cell pull-up device effective strength. Note the three parallel <a href="/w/index.php?title=transistors&amp;action=edit&amp;redlink=1" class="new" title="transistors (page does not exist)">transistors</a> on the very right side of the schematic (inside the square box) labeled T1, T2, and T3. The effective size of the shared <a href="/w/index.php?title=PMOS&amp;action=edit&amp;redlink=1" class="new" title="PMOS (page does not exist)">PMOS</a> is set during <a href="/w/index.php?title=post-silicon&amp;action=edit&amp;redlink=1" class="new" title="post-silicon (page does not exist)">post-silicon</a> production testing by enabling and disabling any combination of the three parallel transistors to achieve the desired result.
</p>
<h3><span class="mw-headline" id="Ring_Interconnect">Ring Interconnect</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=22" title="Edit section: Ring Interconnect">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In the pursuit of modularity, Sandy Bridge incorporates a new and robust high-bandwidth coherent interconnect that links all the separate components together. The ring is a system of interconnects between the <a href="/wiki/physical_core" title="physical core">cores</a>, the <a href="/wiki/integrated_graphics" class="mw-redirect" title="integrated graphics">graphics</a>, the <a href="/wiki/last_level_cache" title="last level cache">last level cache</a>, and the <a href="/w/index.php?title=intel/system_agent&amp;action=edit&amp;redlink=1" class="new" title="intel/system agent (page does not exist)">System Agent</a>. The ring allows Intel to scale up and down efficiently depending on the market segmentation which allows for finer balance of performance, power, and cost. The choice to use a ring makes design and validation easier compared to some of the more complex typologies such as <a href="/w/index.php?title=packet_routing&amp;action=edit&amp;redlink=1" class="new" title="packet routing (page does not exist)">packet routing</a>. It&#39;s also easier configurability-wise. The concept design for a ring architectural started with the <a href="/wiki/intel/microarchitectures/nehalem" class="mw-redirect" title="intel/microarchitectures/nehalem">Nehalem</a>-EX server architecture which had eight cores and needed greater bandwidth. When design for the Sandy Bridge client architecture started, Intel realized they needed similar behavior and similar bandwidth to feed the new larger cores and the memory-intensive on-die GPU which could use more bandwidth than all four cores combined.
</p><p>Internally, the ring is composed of four physical independent rings which handle the communication and enforce coherency. 
</p>
<ul><li> 32-byte Data ring</li>
<li> Request ring</li>
<li> Acknowledge ring</li>
<li> Snoop ring</li></ul>
<div class="floatright"><a href="/wiki/File:sandy_bridge_ring_flow.svg" class="image"><img alt="sandy bridge ring flow.svg" src="/w/images/thumb/6/63/sandy_bridge_ring_flow.svg/275px-sandy_bridge_ring_flow.svg.png" width="275" height="192" srcset="/w/images/thumb/6/63/sandy_bridge_ring_flow.svg/413px-sandy_bridge_ring_flow.svg.png 1.5x, /w/images/thumb/6/63/sandy_bridge_ring_flow.svg/550px-sandy_bridge_ring_flow.svg.png 2x"/></a></div>
<p>The four rings consists of a considerable amount of wiring and routing. Because the routing runs in the upper metal layers over the LLC, the rings have no real impact on die area. As with the LLC slices, the ring is fully pipelined and operates within the core&#39;s <a href="/wiki/clock_domain" title="clock domain">clock domain</a> as it scales with the frequency of the core. The bandwidth of the ring also scales in bandwidth with each additional core/$slice pair that is added onto the ring, however with more cores the ring becomes more congested and adding latency as the average hop count increases. Intel expected the ring to support a fairly large amount of cores before facing real performance issues.
</p><p>It&#39;s important to note that the term ring refers to its structure and not necessarily how the data flows. The ring is not a round-robin and requests may travel up or down as needed. The use of address hashing allows the source agent to know exactly where the destination is. In order reduce latency, the ring is designed such as that all accesses on the ring always picks the shortest path. Because of this aspect of the ring and the fact that some requests can take longer than others to complete, the ring might have requests being handled out of order. It is the responsibility of the source agents to handle the ordering requirements. The ring <a href="/w/index.php?title=cache_coherency&amp;action=edit&amp;redlink=1" class="new" title="cache coherency (page does not exist)">cache coherency</a> protocol is largely an enhancement based on Intel&#39;s <a href="/w/index.php?title=intel/quickpath_interconnect&amp;action=edit&amp;redlink=1" class="new" title="intel/quickpath interconnect (page does not exist)">QPI</a> protocols with <a href="/w/index.php?title=MESI&amp;action=edit&amp;redlink=1" class="new" title="MESI (page does not exist)">MESI</a>-based source snooping protocol. On each cycle, the agents receive an indication whether there is an available slot on the ring for communication in the next cycle. When asserted, the agent can sent any type of communication (e.g. data or snoop) on the ring the following cycle.
</p><p>The data ring is 32 bytes meaning each slice can pass half a cache line to the ring each cycle. This means that a <a href="/wiki/dual-core" class="mw-redirect" title="dual-core">dual-core</a> operating at 4 GHz on both cores will have a total bandwidth of 256 GB/s with each connection having a bandwidth of 128 GB/s.
</p>
<h3><span class="mw-headline" id="System_Agent">System Agent</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=23" title="Edit section: System Agent">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd><i>Main article: <a href="/w/index.php?title=intel/system_agent&amp;action=edit&amp;redlink=1" class="new" title="intel/system agent (page does not exist)">Intel&#39;s System Agent</a></i></dd></dl>
<p>The System Agent (SA) is a centralized peripheral device integration unit. It contains what was previously the traditional <a href="/w/index.php?title=Memory_Controller_Hub&amp;action=edit&amp;redlink=1" class="new" title="Memory Controller Hub (page does not exist)">Memory Controller Hub</a> (MCH) which includes all the I/O such as the <a href="/w/index.php?title=PCIe&amp;action=edit&amp;redlink=1" class="new" title="PCIe (page does not exist)">PCIe</a>, <a href="/w/index.php?title=intel/dmi&amp;action=edit&amp;redlink=1" class="new" title="intel/dmi (page does not exist)">DMI</a>, and others. Additionally the SA incorporates the <a href="/w/index.php?title=memory_controller&amp;action=edit&amp;redlink=1" class="new" title="memory controller (page does not exist)">memory controller</a> and the display engine which works in tandem with the integrated graphics. The major enabler for the new System Agent is in fact the <a href="/wiki/32_nm_process" class="mw-redirect" title="32 nm process">32 nm process</a> which allowed for considerably higher integration, over a dozen <a href="/wiki/clock_domain" title="clock domain">clock domains</a> and <a href="/w/index.php?title=PHY&amp;action=edit&amp;redlink=1" class="new" title="PHY (page does not exist)">PHYs</a>.
</p><p>The System Agent interfaces with the rest of the system via the ring in a similar manner to the cache boxes in the LLC slices. It is also in charge of handling I/O to cache coherency. The System Agent enables <a href="/w/index.php?title=direct_memory_access&amp;action=edit&amp;redlink=1" class="new" title="direct memory access (page does not exist)">direct memory access</a> (DMA), which allows devices to snoop the cache hierarchy. Address conflicts resulting from multiple concurrent requests associated with the same cache line are also handled by the System Agent.
</p>
<div class="floatleft"><a href="/wiki/File:sandy_bridge_power_overview.svg" class="image"><img alt="sandy bridge power overview.svg" src="/w/images/thumb/e/ea/sandy_bridge_power_overview.svg/275px-sandy_bridge_power_overview.svg.png" width="275" height="254" srcset="/w/images/thumb/e/ea/sandy_bridge_power_overview.svg/413px-sandy_bridge_power_overview.svg.png 1.5x, /w/images/thumb/e/ea/sandy_bridge_power_overview.svg/550px-sandy_bridge_power_overview.svg.png 2x"/></a></div>
<p>It should be pointed out the with Sandy Bridge, only a single <a href="/w/index.php?title=reference_clock&amp;action=edit&amp;redlink=1" class="new" title="reference clock (page does not exist)">reference clock</a> is fed into the System Agent. From there are, signals are <a href="/w/index.php?title=clock_multiplier&amp;action=edit&amp;redlink=1" class="new" title="clock multiplier (page does not exist)">multiplied</a> and distribute the clocks across the entire system using  set of <a href="/w/index.php?title=PLL&amp;action=edit&amp;redlink=1" class="new" title="PLL (page does not exist)">PLLs</a> locked onto the reference signal.
</p>
<h4><span class="mw-headline" id="Power"><span style="float: right;">Power</span></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=24" title="Edit section: Power">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>With Sandy Bridge, Intel introduced a large number of power features to save powers depending on the workload, temperature, and what I/O is being utilized. The new power features are handled at the System Agent. Sandy Bridge introduced a fully-fledged Power Control Unit (PCU). The root concept for this unit started with <a href="/wiki/intel/microarchitectures/nehalem" class="mw-redirect" title="intel/microarchitectures/nehalem">Nehalem</a> which embedded a discrete microcontroller on-die which handled all the power management related tasks in firmware. The new PCU extends on this functionality with numerous state machines and firmware algorithms. The use of firmware, which Intel Fellow Opher Kahn described at IDF 2010, contains 1000s of lines of code to handle very complex power management tasks. Intel uses firmware to be able to fine-tune chips post-silicon as well as fix problems to extract the best performance.
</p><p>Sandy Bridge has three separate voltage domains: System Agent, Cores, and Graphics. Both the Cores and Graphics are variable voltage domains. Both of those domains are able to scale up and down with voltage and frequency based on controls from the Power Control Unit. The cores and graphics scale up and down depending on the workloads in order to deliver instantaneous performance boost through higher frequency whenever possible. The System Agent sits on a third power plane which is low voltage (especially on mobile devices) in order to consume as little power as necessary.
</p>
<h2><span class="mw-headline" id="Core">Core</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=25" title="Edit section: Core">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Sandy Bridge can be considered the first brand new microarchitecture since the introduction of <a href="/wiki/intel/microarchitectures/netburst" class="mw-redirect" title="intel/microarchitectures/netburst">NetBurst</a> and <a href="/wiki/intel/microarchitectures/p6" title="intel/microarchitectures/p6">P6</a> prior. Sandy Bridge went back to the drawing board and incorporated many of beneficial elements from <a href="/wiki/intel/microarchitectures/p6" title="intel/microarchitectures/p6">P6</a> as well as <a href="/wiki/intel/microarchitectures/netburst" class="mw-redirect" title="intel/microarchitectures/netburst">NetBurst</a>. While NetBurst ended up being a seriously flawed architecture, its design was driven by a number of key innovations which were re-implemented and enhanced in Sandy Bridge. This is different from earlier architectures (i.e., <a href="/wiki/intel/microarchitectures/core" class="mw-redirect" title="intel/microarchitectures/core">Core</a> through <a href="/wiki/intel/microarchitectures/nehalem" class="mw-redirect" title="intel/microarchitectures/nehalem">Nehalem</a>) which were almost exclusively enhancements of <a href="/wiki/intel/microarchitectures/p6" title="intel/microarchitectures/p6">P6</a> with nothing inherited from P4. Every aspect of the core was improved over its predecessors with very functional block being improved.
</p><p><a href="/wiki/File:intel_uarch_evolution_p5_to_sandy.svg" class="image"><img alt="intel uarch evolution p5 to sandy.svg" src="/w/images/thumb/b/b8/intel_uarch_evolution_p5_to_sandy.svg/1300px-intel_uarch_evolution_p5_to_sandy.svg.png" width="1300" height="169" srcset="/w/images/thumb/b/b8/intel_uarch_evolution_p5_to_sandy.svg/1950px-intel_uarch_evolution_p5_to_sandy.svg.png 1.5x, /w/images/thumb/b/b8/intel_uarch_evolution_p5_to_sandy.svg/2600px-intel_uarch_evolution_p5_to_sandy.svg.png 2x"/></a> 
</p>
<h3><span class="mw-headline" id="Pipeline">Pipeline</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=26" title="Edit section: Pipeline">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The Sandy Bridge core focuses on extracting performance and reducing power in a great number of ways. Intel placed heavy emphasis in the cores on performance enhancing features that can provide more-than-linear performance-to-power ratio as well as features that provide more performance while reducing power. The various enhancements can be found in both the front-end and the back-end of the core.
</p>
<h4><span class="mw-headline" id="Broad_Overview">Broad Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=27" title="Edit section: Broad Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<div style="display:block;width:300px;{{{style}}}">
<div style="border:1px solid #666666; background: #5252CC; padding: 3px;"></div>
<table style="border-left:1px solid #666666;border-bottom:1px solid #666666;border-right:1px solid #666666; background: #FAFAFA; padding: 3px; font-size: 11px; width: 100%">
<tbody><tr>
<td><a href="/wiki/File:New_text_document.svg" class="image"><img alt="New text document.svg" src="https://upload.wikimedia.org/wikipedia/commons/thumb/e/e8/New_text_document.svg/25px-New_text_document.svg.png" width="25" height="25" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/e/e8/New_text_document.svg/38px-New_text_document.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/e/e8/New_text_document.svg/50px-New_text_document.svg.png 2x"/></a> </td>
<td> This section is empty; you can help add the missing info by <a rel="nofollow" class="external text" href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit">editing this page</a>.
</td></tr></tbody></table>
</div>
<h4><span class="mw-headline" id="Front-end">Front-end</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=28" title="Edit section: Front-end">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The front-end is tasked with the challenge of fetching the complex <a href="/wiki/x86" title="x86">x86</a> instructions from memory, decoding them, and delivering them to the execution units. In other words, the front end needs to be able to consistently deliver enough <a href="/wiki/%C2%B5OPs" class="mw-redirect" title="OPs">OPs</a> from the <a href="/w/index.php?title=instruction_code_stream&amp;action=edit&amp;redlink=1" class="new" title="instruction code stream (page does not exist)">instruction code stream</a> to keep the back-end busy. When the back-end is not being fully utilized, the core is not reaching its full performance. A weak or under-performing front-end will directly affect the back-end, resulting in a poorly performing core. In the case of Sandy Bridge base, this challenge is further complicated by various redirections such as branches and the complex nature of the <a href="/wiki/x86" title="x86">x86</a> instructions themselves.
</p><p>The entire front-end was redesigned from the ground up in Sandy Bridge. The four major changes in the front-end of Sandy Bridge is the entirely new <a href="/w/index.php?title=%C2%B5OP_cache&amp;action=edit&amp;redlink=1" class="new" title="OP cache (page does not exist)">OP cache</a>, the overhauled branch predictor and further decoupling of the front-end, and the improved macro-op fusion capabilities. All those features not only improve performance but they also reduce power draw at the same time. 
</p>
<h5><span class="mw-headline" id="Fetch_.26_pre-decoding">Fetch &amp; pre-decoding</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=29" title="Edit section: Fetch &amp; pre-decoding">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>Blocks of memory arrive at the core from either the cache slice or further down <a href="#Ring_Interconnect">the ring</a> from one of the other cache slice. On occasion, far less desirably, from main memory. On their first pass, instructions should have already been prefetched from the <a href="/w/index.php?title=L2_cache&amp;action=edit&amp;redlink=1" class="new" title="L2 cache (page does not exist)">L2 cache</a> and into the <a href="/w/index.php?title=L1_cache&amp;action=edit&amp;redlink=1" class="new" title="L1 cache (page does not exist)">L1 cache</a>. The L1 is a 32 <a href="/wiki/KiB" class="mw-redirect" title="KiB">KiB</a>, 64B line, 8-way set associative cache. The <a href="/w/index.php?title=instruction_cache&amp;action=edit&amp;redlink=1" class="new" title="instruction cache (page does not exist)">instruction cache</a> is identical in size to that of <a href="/wiki/intel/microarchitectures/nehalem" class="mw-redirect" title="intel/microarchitectures/nehalem">Nehalem</a>&#39;s but its associativity was increased to 8-way. Sandy Bridge fetching is done on a 16-byte fetch window. A window size that has not changed in a number of generations. Up to 16 bytes of code can be fetched each cycle. Note that the fetcher is shared evenly between two threads, so that each thread gets every other cycle. At this point they are still <a href="/wiki/macro-ops" class="mw-redirect" title="macro-ops">macro-ops</a> (i.e. variable-length <a href="/wiki/x86" title="x86">x86</a> architectural instruction). Instructions are brought into the pre-decode buffer for initial preparation.
</p>
<div class="floatleft"><a href="/wiki/File:sandy_bridge_fetch.svg" class="image"><img alt="sandy bridge fetch.svg" src="/w/images/thumb/0/0e/sandy_bridge_fetch.svg/300px-sandy_bridge_fetch.svg.png" width="300" height="228" srcset="/w/images/thumb/0/0e/sandy_bridge_fetch.svg/450px-sandy_bridge_fetch.svg.png 1.5x, /w/images/thumb/0/0e/sandy_bridge_fetch.svg/600px-sandy_bridge_fetch.svg.png 2x"/></a></div>
<p><a href="/wiki/x86" title="x86">x86</a> instructions are complex, variable length, have inconsistent encoding, and may contain multiple operations. At the pre-decode buffer the instructions boundaries get detected and marked. This is a fairly difficult task because each instruction can vary from a single byte all the way up to fifteen. Moreover, determining the length requires inspecting a couple of bytes of the instruction. In addition boundary marking, prefixes are also decoded and checked for various properties such as branches. As with previous microarchitectures, the pre-decoder has a <a href="/w/index.php?title=throughput&amp;action=edit&amp;redlink=1" class="new" title="throughput (page does not exist)">throughput</a> of 6 <a href="/wiki/macro-ops" class="mw-redirect" title="macro-ops">macro-ops</a> per cycle or until all 16 bytes are consumed, whichever happens first. Note that the predecoder will not load a new 16-byte block until the previous block has been fully exhausted. For example, suppose a new chunk was loaded, resulting in 7 instructions. In the first cycle, 6 instructions will be processed and a whole second cycle will be wasted for that last instruction. This will produce the much lower throughput of 3.5 instructions per cycle which is considerably less than optimal. Likewise, if the 16-byte block resulted in just 4 instructions with 1 byte of the 5th instruction received, the first 4 instructions will be processed in the first cycle and a second cycle will be required for the last instruction. This will produce an average throughput of 2.5 instructions per cycle. Note that there is a special case for <a href="/w/index.php?title=x86/length-changing_prefix&amp;action=edit&amp;redlink=1" class="new" title="x86/length-changing prefix (page does not exist)">length-changing prefix</a> (LCPs) which will incur additional pre-decoding costs. Real code is often less than 4 bytes which usually results in a good rate. 
</p>
<h6><span class="mw-headline" id="Branch_Predictor">Branch Predictor</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=30" title="Edit section: Branch Predictor">edit</a><span class="mw-editsection-bracket">]</span></span></h6>
<p>The fetch works along with the <a href="/w/index.php?title=branch_prediction_unit&amp;action=edit&amp;redlink=1" class="new" title="branch prediction unit (page does not exist)">branch prediction unit</a> (BPU) which attempts to guess the flow of instructions. All branches utilize the BPU for their predictions, including <a href="/w/index.php?title=return_statements&amp;action=edit&amp;redlink=1" class="new" title="return statements (page does not exist)">returns</a>, indirect calls and jumps, direct calls and jumps, and conditional branches. As with almost every iteration of Intel&#39;s microarchitecture, the <a href="/w/index.php?title=branch_predictor&amp;action=edit&amp;redlink=1" class="new" title="branch predictor (page does not exist)">branch predictor</a> has also been improved. An improvement to the branch predictor has the unique consequence of directly improving both performance and power efficiency. Due to the deep pipeline, a flush is a rather expensive event which ends up discarding over 150 instructions that are in-flight. One of the big changes that was done in <a href="/wiki/intel/microarchitectures/nehalem" class="mw-redirect" title="intel/microarchitectures/nehalem">Nehalem</a> and was carried over into Sandy Bridge is the further decoupling of the BPU between the front-end and the back-end. Prior to Nehalem, the entire pipeline had to be fully flushed before the front-end could resume operations. This was redone in Nehalem and the front-end can start decoding right away as soon as the correct path become known - all while the back-end is still flushing the badly speculated OPs. This results in a reduced penalty (i.e. lower latency) for wrong target prediction. In addition, a large portion of the branch predictor in Sandy Bridge was actually entirely redesigned. The branch predictor incorporates the same mechanisms found in Nehalem: Indirect Target Array (ITA), the branch target buffer (BTB), Loop Detector (LD), and the renamed return stack buffer (RSB).
</p><p>For near returns, Sandy Bridge has the same 16-entry return stack buffer. The BTB in Sandy Bridge is a single level structure that holds twice as many entries as <a href="/wiki/intel/microarchitectures/nehalem" class="mw-redirect" title="intel/microarchitectures/nehalem">Nehalem</a>&#39;s L1/2 BTBs. This change should result increase the prediction coverage. It&#39;s interesting to note that prior to <a href="/wiki/intel/microarchitectures/nehalem" class="mw-redirect" title="intel/microarchitectures/nehalem">Nehalem</a>, Intel previously used a single-level design in <a href="/wiki/intel/microarchitectures/core" class="mw-redirect" title="intel/microarchitectures/core">Core</a>. This is done through compactness. Since most branches do not need nearly as many bits per branch, for larger displacements, a separate table is used. Sandy Bridge appears to have a BTB table with 4096 targets, same as <a href="/wiki/intel/microarchitectures/netburst" class="mw-redirect" title="intel/microarchitectures/netburst">NetBurst</a>, which is organized as 1024 sets of 4 ways.
</p><p>The global branch history table was not increased with Sandy Bridge, but was enhanced by removing certain branches from history that did not improve predictions. Additionally the unit features retains longer history for data dependent behaviors and has more effective history storage.
</p>
<h6><span class="mw-headline" id="Instruction_Queue_.26_MOP-Fusion">Instruction Queue &amp; MOP-Fusion</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=31" title="Edit section: Instruction Queue &amp; MOP-Fusion">edit</a><span class="mw-editsection-bracket">]</span></span></h6>
<table style="border: 1px solid gray; float: right; margin: 10px; padding: 5px">
<tbody><tr>
<td> <a href="/wiki/MOP-Fusion" class="mw-redirect" title="MOP-Fusion">MOP-Fusion</a> Example:
</td></tr>
<tr>
<td>
<pre>cmp eax, [mem]
jne loop</pre>
</td>
<td> <b></b>
</td>
<td> <pre>cmpjne eax, [mem], loop</pre>
</td></tr></tbody></table>
<dl><dd><i>See also: <a href="/wiki/Macro-Operation_Fusion" class="mw-redirect" title="Macro-Operation Fusion">Macro-Operation Fusion</a></i></dd></dl>
<p>The pre-decoded instructions are delivered to the Instruction Queue (IQ). In <a href="/wiki/intel/microarchitectures/nehalem" class="mw-redirect" title="intel/microarchitectures/nehalem">Nehalem</a>, the Instruction Queue has been increased to 18 entries which were shared by both threads. Sandy Bridge increased that number to 20 but duplicated over for each thread (i.e. 40 total entries).
</p><p>One key optimization the instruction queue does is <a href="/wiki/macro-op_fusion" class="mw-redirect" title="macro-op fusion">macro-op fusion</a>. Sandy Bridge can fuse two <a href="/wiki/macro-ops" class="mw-redirect" title="macro-ops">macro-ops</a> into a single complex one in a number of cases. In cases where a <a href="/w/index.php?title=x86/test&amp;action=edit&amp;redlink=1" class="new" title="x86/test (page does not exist)">test</a> or <a href="/w/index.php?title=x86/compare&amp;action=edit&amp;redlink=1" class="new" title="x86/compare (page does not exist)">compare</a> instruction with a subsequent conditional jump is detected, it will be converted into a single compare-and-branch instruction. With Sandy Bridge, Intel expanded the macro-op fusion capabilities further. Macro-fusion can now work with just about jump instruction such as <code><a href="/w/index.php?title=x86/add&amp;action=edit&amp;redlink=1" class="new" title="x86/add (page does not exist)">ADD</a></code> and <code><a href="/w/index.php?title=x86/sub&amp;action=edit&amp;redlink=1" class="new" title="x86/sub (page does not exist)">SUB</a></code>. This means that more new cases are now fusable. Perhaps the most important case is in most typical loops which have a counter followed by an exist condition. Those should now be fused. Those fused instructions remain fused throughout the entire pipeline and get executed as a single operation by the branch unit thereby saving bandwidth everywhere. Only one such fusion can be performed each cycle.
</p>
<h5><span class="mw-headline" id="Decoding">Decoding</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=32" title="Edit section: Decoding">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<div class="floatright"><a href="/wiki/File:sandy_bridge_decode.svg" class="image"><img alt="sandy bridge decode.svg" src="/w/images/thumb/b/b6/sandy_bridge_decode.svg/350px-sandy_bridge_decode.svg.png" width="350" height="278" srcset="/w/images/thumb/b/b6/sandy_bridge_decode.svg/525px-sandy_bridge_decode.svg.png 1.5x, /w/images/thumb/b/b6/sandy_bridge_decode.svg/700px-sandy_bridge_decode.svg.png 2x"/></a></div>
<p>Up to four instructions (or five in cases where one of the instructions was macro-fused) pre-decoded instructions are sent to the decoders each cycle. Like the fetchers, the decoders alternate between the two threads each cycle. Decoders read in <a href="/wiki/macro-operations" class="mw-redirect" title="macro-operations">macro-operations</a> and emit regular, fixed length <a href="/wiki/%C2%B5OPs" class="mw-redirect" title="OPs">OPs</a>. The decoders organization in Sandy Bridge has been kept more or less the same as <a href="/wiki/intel/microarchitectures/nehalem" class="mw-redirect" title="intel/microarchitectures/nehalem">Nehalem</a>. As with its predecessor, Sandy Bridge features four decodes. The decoders are asymmetric; the first one, Decoder 0, is a <a href="/w/index.php?title=complex_decoder&amp;action=edit&amp;redlink=1" class="new" title="complex decoder (page does not exist)">complex decoder</a> while the other three are <a href="/w/index.php?title=simple_decoders&amp;action=edit&amp;redlink=1" class="new" title="simple decoders (page does not exist)">simple decoders</a>. A simple decoder is capable of translating instructions that emit a single fused-<a href="/wiki/%C2%B5OP" class="mw-redirect" title="OP">OP</a>. By contrast, a <a href="/w/index.php?title=complex_decoder&amp;action=edit&amp;redlink=1" class="new" title="complex decoder (page does not exist)">complex decoder</a> can decode anywhere from one to four fused-OPs. Overall up to 4 simple instructions can be decoded each cycle with lesser amounts if the complex decoder needs to emit additional OPs; i.e., for each additional OP the complex decoder needs to emit, 1 less simple decoder can operate. In other words, for each additional OP the complex decoder emits, one less decoder is active.
</p><p>Sandy Bridge brought about the first 256-bit <a href="/w/index.php?title=SIMD&amp;action=edit&amp;redlink=1" class="new" title="SIMD (page does not exist)">SIMD</a> set of instructions called <a href="/w/index.php?title=x86/avx&amp;action=edit&amp;redlink=1" class="new" title="x86/avx (page does not exist)">AVX</a>. This extension expanded the sixteen pre-existing 128-bit <a href="/w/index.php?title=x86/xmm&amp;action=edit&amp;redlink=1" class="new" title="x86/xmm (page does not exist)">XMM</a> registers to 256-bit <a href="/w/index.php?title=x86/ymm&amp;action=edit&amp;redlink=1" class="new" title="x86/ymm (page does not exist)">YMM</a> registers for floating point vector operations (note that <a href="/wiki/intel/microarchitectures/haswell" class="mw-redirect" title="intel/microarchitectures/haswell">Haswell</a> expanded this further to <a href="/w/index.php?title=Integer&amp;action=edit&amp;redlink=1" class="new" title="Integer (page does not exist)">Integer</a> operations as well). Most of the new AVX instructions have been designed as simple instructions that can be decoded by the simple decoders. 
</p>
<h6><span class="mw-headline" id="MSROM_.26_Stack_Engine">MSROM &amp; Stack Engine</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=33" title="Edit section: MSROM &amp; Stack Engine">edit</a><span class="mw-editsection-bracket">]</span></span></h6>
<p>There are more complex instructions that are not trivial to be decoded even by complex decoder. For instructions that transform into more than four OPs, the instruction detours through the <a href="/w/index.php?title=microcode_sequencer&amp;action=edit&amp;redlink=1" class="new" title="microcode sequencer (page does not exist)">microcode sequencer</a> (MS) ROM. When that happens, up to 4 OPs/cycle are emitted until the microcode sequencer is done. During that time, the decoders are disabled.
</p><p><a href="/wiki/x86" title="x86">x86</a> has dedicated <a href="/w/index.php?title=stack_machine&amp;action=edit&amp;redlink=1" class="new" title="stack machine (page does not exist)">stack machine</a> operations. Instructions such as <code><a href="/w/index.php?title=x86/push&amp;action=edit&amp;redlink=1" class="new" title="x86/push (page does not exist)">PUSH</a></code>, <code><a href="/w/index.php?title=x86/pop&amp;action=edit&amp;redlink=1" class="new" title="x86/pop (page does not exist)">POP</a></code>, as well as <code><a href="/w/index.php?title=x86/call&amp;action=edit&amp;redlink=1" class="new" title="x86/call (page does not exist)">CALL</a></code>, and <code><a href="/w/index.php?title=x86/ret&amp;action=edit&amp;redlink=1" class="new" title="x86/ret (page does not exist)">RET</a></code> all operate on the <a href="/w/index.php?title=stack_pointer&amp;action=edit&amp;redlink=1" class="new" title="stack pointer (page does not exist)">stack pointer</a> (<code><a href="/w/index.php?title=x86/esp&amp;action=edit&amp;redlink=1" class="new" title="x86/esp (page does not exist)">ESP</a></code>). Without any specialized hardware, such operations would need to be sent to the back-end for execution using the general purpose ALUs, using up some of the bandwidth and utilizing scheduler and execution units resources. Since <a href="/wiki/intel/microarchitectures/pentium_m" title="intel/microarchitectures/pentium m">Pentium M</a>, Intel has been making use of a <a href="/w/index.php?title=Stack_Engine&amp;action=edit&amp;redlink=1" class="new" title="Stack Engine (page does not exist)">Stack Engine</a>. The Stack Engine has a set of three dedicated adders it uses to perform and eliminate the stack-updating OPs (i.e. capable of handling three additions per cycle). Instruction such as <code><a href="/w/index.php?title=x86/push&amp;action=edit&amp;redlink=1" class="new" title="x86/push (page does not exist)">PUSH</a></code> are translated into a store and a subtraction of 4 from <code><a href="/w/index.php?title=x86/esp&amp;action=edit&amp;redlink=1" class="new" title="x86/esp (page does not exist)">ESP</a></code>. The subtraction in this case will be done by the Stack Engine. The Stack Engine sits after the <a href="/w/index.php?title=instruction_decode&amp;action=edit&amp;redlink=1" class="new" title="instruction decode (page does not exist)">decoders</a> and monitors the OPs stream as it passes by. Incoming stack-modifying operations are caught by the Stack Engine. This operation alleviates the burden of the pipeline from stack pointer-modifying OPs. In other words, it&#39;s cheaper and faster to calculate stack pointer targets at the Stack Engine than it is to send those operations down the pipeline to be done by the execution units (i.e., general purpose ALUs).
</p>
<h5><span class="mw-headline" id="New_.C2.B5OP_cache_.26_x86_tax">New OP cache &amp; x86 tax</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=34" title="Edit section: New OP cache &amp; x86 tax">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<div class="floatright"><a href="/wiki/File:sandy_bridge_ucache.svg" class="image"><img alt="sandy bridge ucache.svg" src="/w/images/thumb/c/cc/sandy_bridge_ucache.svg/400px-sandy_bridge_ucache.svg.png" width="400" height="298" srcset="/w/images/thumb/c/cc/sandy_bridge_ucache.svg/600px-sandy_bridge_ucache.svg.png 1.5x, /w/images/thumb/c/cc/sandy_bridge_ucache.svg/800px-sandy_bridge_ucache.svg.png 2x"/></a></div>
<p>Decoding the variable-length, inconsistent, and complex <a href="/wiki/x86" title="x86">x86</a> instructions is a nontrivial task. It&#39;s also expensive in terms of performance and power. Therefore, the best way for the pipeline to avoid those things is to simply not decode the instructions. This is exactly what Intel has done with Sandy Bridge and what&#39;s perhaps the single biggest feature that has been added to the core. With Sandy Bridge Intel introduced a new <a href="/w/index.php?title=%C2%B5OP_cache&amp;action=edit&amp;redlink=1" class="new" title="OP cache (page does not exist)">OP cache</a> unit or perhaps more appropriately called the Decoded Stream Buffer (DSB). The micro-op cache is unique in that it not only does substantially improve performance but it does so while significantly reducing power.
</p><p>On the surface, the OP cache can be conceptualized as a second instruction cache unit that is subset of the <a href="/w/index.php?title=level_one_instruction_cache&amp;action=edit&amp;redlink=1" class="new" title="level one instruction cache (page does not exist)">level one instruction cache</a>. What&#39;s unique about it is that it stores actual decoded instructions (i.e., OPs). While it shares many of the goals of <a href="/wiki/intel/microarchitectures/netburst" class="mw-redirect" title="intel/microarchitectures/netburst">NetBurst</a>&#39;s <a href="/w/index.php?title=trace_cache&amp;action=edit&amp;redlink=1" class="new" title="trace cache (page does not exist)">trace cache</a>, the two implementations are entirely different, this is especially true as it pertains to how it augments the rest of the front-end. The idea behind both mechanisms is to increase the front-end bandwidth by reducing reliance on the decoders.
</p><p>The micro-op cache is organized into 32 sets of 8 cache lines with each line holding up to 6 OP for a total of 1,536 OPs. The cache is competitively shared between the two threads and can also hold pointers to the <a href="/w/index.php?title=microcode_sequencer&amp;action=edit&amp;redlink=1" class="new" title="microcode sequencer (page does not exist)">microcode sequencer</a> <a href="/w/index.php?title=ROM&amp;action=edit&amp;redlink=1" class="new" title="ROM (page does not exist)">ROM</a>. It&#39;s also virtually addressed and is a strict subset of the L1 instruction cache (that is, the L1 is inclusive of the OP cache). Each line includes additional meta info for the number of contained OP and their length.
</p><p>At any given time, the core operates on a contiguous chunks of 32 bytes of the <a href="/w/index.php?title=instruction_stream&amp;action=edit&amp;redlink=1" class="new" title="instruction stream (page does not exist)">instruction stream</a>. Likewise, the OP cache operates on full 32 B windows as well. This is by design so that the OP cache could store and evict entire windows based on a <a href="/w/index.php?title=LRU&amp;action=edit&amp;redlink=1" class="new" title="LRU (page does not exist)">LRU</a> policy. Intel refers to the traditional pipeline path as the &#34;legacy decode pipeline&#34;. On initial iteration, all instructions go through the legacy decode pipeline. Once the entire stream window is decoded and makes its to the allocation queue, a copy of the window is inserted into the OP cache. This occurs simultaneously with all other operations; i.e., no additional cycles or stages are added for this functionality. On all subsequent iterations, the cached pre-decoded stream is sent directly to the allocation queue - bypassing fetching, predecoding, and decoding of actual x86 instructions, saving power and increasing throughput. This is also a much shorter pipeline, so latency is reduced as well.
</p><p>Note that a single stream window of 32 bytes can only span 3 ways with 6 OPs per line; this means that a maximum of 18 OPs per window can be cached by the OP cache. This consequently means a 32 byte window that generates more than 18 OPs will not be allocated in the OP cache and will have to go through the legacy decode pipeline instead. However, such scenarios are fairly rare and most workloads do benefit from this feature.
</p><p>The OP cache has an average hit rate of around 80%. During the instruction fetch, the branch predictor will probe the OPs cache tags. A hit in the cache allows for up to 4 OPs (possibly fused macro-ops) per cycle to be sent directly to the Instruction Decode Queue (IDQ), bypassing all the pre-decoding and decoding that would otherwise have to be done. During those cycles, the rest of the front-end is entirely clock-gated which is how the substantial power saving is gained. Whereas the legacy decode path works in 16-byte instruction fetch windows, the OP cache has no such restriction and can deliver 4 OPs/cycle corresponding to the much bigger 32-byte window. Since a single window can be made of up to 18 OPs, up to 5 whole cycles may be required to read out the entire decoded stream. Nonetheless, the OPs cache can deliver consistently higher bandwidth than the legacy pipeline which is limited to the 16-byte fetch window and can be a serious <a href="/w/index.php?title=bottleneck&amp;action=edit&amp;redlink=1" class="new" title="bottleneck (page does not exist)">bottleneck</a> if the average instruction length is more than four bytes per window.
</p><p>It&#39;s interesting to note that the OPs cache only operates on full windows, that is, a full 32B window that has all the OPs cached. Any partial hits are required to go through the legacy decode pipeline as if nothing was cached. The choice to not handle partial cache hits is rooted in this features efficiency. On partial window hits the core will end up emitting some OPs from the micro-op cache as well as having the legacy decode pipeline decoding the remaining missed OPs. Effectively multiple components will end up emitting OPs. Not only would such mechanism increase complexity, but it&#39;s also unclear how much, if any, benefits would be gained by that.
</p><p>As noted earlier, the OPs cache has its root in the original <a href="/wiki/intel/microarchitectures/netburst" class="mw-redirect" title="intel/microarchitectures/netburst">NetBurst</a> trace cache, particularly as far as goals are concerned. But that&#39;s where the similarities end. The micro-op cache in Sandy Bridge can be seen as a light-weight, efficient OPs delivery mechanism that can surpass the legacy pipeline whenever possible. This is different to the trace cache that attempted to effectively replace the entire front-end and use vastly inferior and slow fetch/decode for workloads that the trace cache could not handle. It&#39;s worth noting that the trace cache was costly and complicated (having dedicated components such as a trace BTB unit) and had various side-effects such as needing to flush on context switches. Deficiencies the OP cache doesn&#39;t have. The trace cache resulted in a lot of duplication as well, for example <a href="/wiki/intel/microarchitectures/netburst" class="mw-redirect" title="intel/microarchitectures/netburst">NetBurst</a>&#39;s 12k uops trace cache had a hit rate comparable to an 8 KiB-16 KiB L1I$ whereas this 1.5K OPs cache cache is comparable to a 6 KiB instruction cache. This implies a significant storage efficiency of four-fold or greater.
</p>
<h5><span class="mw-headline" id="Allocation_Queue">Allocation Queue</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=35" title="Edit section: Allocation Queue">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>The emitted OPs from the decoders are sent directly to the Allocation Queue (AQ) or Instruction Decode Queue (IDQ). The Allocation Queue acts as the interface between the front-end (<a href="/w/index.php?title=in-order&amp;action=edit&amp;redlink=1" class="new" title="in-order (page does not exist)">in-order</a>) and the back-end (<a href="/w/index.php?title=out-of-order&amp;action=edit&amp;redlink=1" class="new" title="out-of-order (page does not exist)">out-of-order</a>). The Allocation Queue in Sandy Bridge has not changed from <a href="/wiki/intel/microarchitectures/nehalem" class="mw-redirect" title="intel/microarchitectures/nehalem">Nehalem</a> which is still 28-entries per thread. The purpose of the queue is to help absorb <a href="/w/index.php?title=bubbles&amp;action=edit&amp;redlink=1" class="new" title="bubbles (page does not exist)">bubbles</a> which may be introduced in the front-end, ensuring that a steady stream of 4 OPs are delivered each cycle.
</p>
<h6><span class="mw-headline" id=".C2.B5OP-Fusion_.26_LSD">OP-Fusion &amp; LSD</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=36" title="Edit section: OP-Fusion &amp; LSD">edit</a><span class="mw-editsection-bracket">]</span></span></h6>
<p>The IDQ does a number of additional optimizations as it queues instructions. The Loop Stream Detector (LSD) is a mechanism inside the IDQ capable of detecting loops that fit in the IDQ and lock them down. That is, the LSD can stream the same sequence of OPs directly from the IDQ continuously without any additional <a href="/w/index.php?title=instruction_fetch&amp;action=edit&amp;redlink=1" class="new" title="instruction fetch (page does not exist)">fetching</a>, <a href="/w/index.php?title=instruction_decode&amp;action=edit&amp;redlink=1" class="new" title="instruction decode (page does not exist)">decoding</a>, or utilizing additional caches or resources. Streaming continues indefinitely until reaching a branch <a href="/w/index.php?title=mis-prediction&amp;action=edit&amp;redlink=1" class="new" title="mis-prediction (page does not exist)">mis-prediction</a>. The LSD is particularly excellent in for many common algorithms that are found in many programs (e.g., tight loops, intensive calc loops, searches, etc..). The LSD is a very primitive but efficient power saving mechanism because while the LSD is active, the rest of the front-end is effectively disabled - including both the decoders and the micro-op cache.
</p><p>For loops to take advantage of the LSD they need to be smaller than 28 OPs. However since this is largely a small power saving feature, in most cases the OPs can take advantage of the new OPs cache instead and see no measurable performance difference.
</p>
<h4><span class="mw-headline" id="Execution_engine">Execution engine</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=37" title="Edit section: Execution engine">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<div class="floatright"><a href="/wiki/File:sandy_bridge_rob.svg" class="image"><img alt="sandy bridge rob.svg" src="/w/images/thumb/7/7d/sandy_bridge_rob.svg/450px-sandy_bridge_rob.svg.png" width="450" height="247" srcset="/w/images/thumb/7/7d/sandy_bridge_rob.svg/675px-sandy_bridge_rob.svg.png 1.5x, /w/images/thumb/7/7d/sandy_bridge_rob.svg/900px-sandy_bridge_rob.svg.png 2x"/></a></div>
<p>The back-end or execution engine of Sandy Bridge deals with the execution of <a href="/w/index.php?title=out-of-order&amp;action=edit&amp;redlink=1" class="new" title="out-of-order (page does not exist)">out-of-order</a> operations. Sandy Bridge back-end is a clear a happy merger of both <a href="/wiki/intel/microarchitectures/netburst" class="mw-redirect" title="intel/microarchitectures/netburst">NetBurst</a> and <a href="/wiki/intel/microarchitectures/p6" title="intel/microarchitectures/p6">P6</a>. As with <a href="/wiki/intel/microarchitectures/p6" title="intel/microarchitectures/p6">P6</a> (through <a href="/wiki/intel/microarchitectures/westmere" class="mw-redirect" title="intel/microarchitectures/westmere">Westmere</a>), Sandy Bridge treats the three classes of OPs (<a href="/w/index.php?title=floating_point&amp;action=edit&amp;redlink=1" class="new" title="floating point (page does not exist)">floating point</a>, <a href="/w/index.php?title=integer&amp;action=edit&amp;redlink=1" class="new" title="integer (page does not exist)">integer</a>, and <a href="/w/index.php?title=vector&amp;action=edit&amp;redlink=1" class="new" title="vector (page does not exist)">vector</a>) separately. The implementation itself, however, is quite different. Sandy Bridge borrows the tracking and renaming architecture of <a href="/wiki/intel/microarchitectures/netburst" class="mw-redirect" title="intel/microarchitectures/netburst">NetBurst</a> which is far more efficient.
</p><p>Sandy Bridge uses the tracking technique found in <a href="/wiki/intel/microarchitectures/netburst" class="mw-redirect" title="intel/microarchitectures/netburst">NetBurst</a> which uses a rename which is based on <a href="/w/index.php?title=physical_register_file&amp;action=edit&amp;redlink=1" class="new" title="physical register file (page does not exist)">physical register file</a> (PRF). All earlier predecessors, <a href="/wiki/intel/microarchitectures/p6" title="intel/microarchitectures/p6">P6</a> through <a href="/wiki/intel/microarchitectures/westmere" class="mw-redirect" title="intel/microarchitectures/westmere">Westmere</a>, utilized a <a href="/w/index.php?title=Retirement_Register_File&amp;action=edit&amp;redlink=1" class="new" title="Retirement Register File (page does not exist)">Retirement Register File</a> (RRF) along with a <a href="/w/index.php?title=Re-Order_Buffer&amp;action=edit&amp;redlink=1" class="new" title="Re-Order Buffer (page does not exist)">Re-Order Buffer</a> (ROB) which was used to track the micro-ops and data that are in flight.  ROB results are then written into the RRF on retirement. Sandy Bridge returned to a PRF, meaning all of the data is now stored in the PRF with a separate component dedicated for the various meta data such as status information. It&#39;s worth pointing out that since Sandy Bridge introduced <a href="/w/index.php?title=x86/avx&amp;action=edit&amp;redlink=1" class="new" title="x86/avx (page does not exist)">AVX</a> which extends register to 256-bit, moving to a PRF-based renaming architecture would have more than likely been a hard requirement as the amount of added complexity would&#39;ve negatively impacted the entire design.  Unlike a RRF, retirement is considerably simpler, requiring a simple mapping change between the architectural registers and the PRF, eliminating any actual data transfers - something that would&#39;ve undoubtedly worsen with the new 256-bit <a href="/w/index.php?title=x86/avx&amp;action=edit&amp;redlink=1" class="new" title="x86/avx (page does not exist)">AVX</a> extension. An additional component, the Register Alias Tables (RAT), is used to maintain the mapping of logical registers to physical registers. This includes both architectural state and most recent speculated state. In Sandy Bridge, ReOrder Buffer (ROB) still exists but is a much simpler component that tracks the in-flight OPs and their status.
</p><p>In addition to the back-end architectural changes, Intel has also increased most of the buffers significantly, allowing for far more OPs in-flight than before.
</p>
<h5><span class="mw-headline" id="Renaming_.26_Allocation">Renaming &amp; Allocation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=38" title="Edit section: Renaming &amp; Allocation">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>On each cycle, up to 4 OPs can be delivered here from the front-end from one of the two threads. As stated earlier, the Re-Order Buffer is now a light-weight component that tracks the in-flight OPs. The  ROB in Sandy Bridge is 168 entries, allowing for up to 40 additional OPs in-flight over <a href="/wiki/intel/microarchitectures/nehalem" class="mw-redirect" title="intel/microarchitectures/nehalem">Nehalem</a>. At this point of the pipeline the OPs are still handled sequentially (i.e., in order) with each OP occupying the next entry in the ROB. This entry is used to track the correct execution order and statuses. In order for the ROB to rename an integer OP, there needs to be an available Integer PRF entry. Likewise, for FP and SIMD OPs there needs to be an available FP PRF entry. Following renaming, all bets are off and the OPs are free to execute as soon as their dependencies are resolved.
</p><p>It is at this stage that <a href="/w/index.php?title=architectural_registers&amp;action=edit&amp;redlink=1" class="new" title="architectural registers (page does not exist)">architectural registers</a> are mapped onto the underlying <a href="/w/index.php?title=physical_registers&amp;action=edit&amp;redlink=1" class="new" title="physical registers (page does not exist)">physical registers</a>. Other additional bookkeeping tasks are also done at this point such as allocating resources for stores, loads, and determining all possible scheduler ports. Register renaming is also controlled by the <a href="/w/index.php?title=Register_Alias_Table&amp;action=edit&amp;redlink=1" class="new" title="Register Alias Table (page does not exist)">Register Alias Table</a> (RAT) which is used to mark where the data we depend on is coming from (after that value, too, came from an instruction that has previously been renamed). Sandy Bridge&#39;s move to a PRF-based renaming has a fairly substantial impact on power too. With <a href="/w/index.php?title=x86/avx&amp;action=edit&amp;redlink=1" class="new" title="x86/avx (page does not exist)">the new</a> <a href="/wiki/x86/extensions" title="x86/extensions">instruction set extension</a> which allows for 256-bit operations, a retirement would&#39;ve meant large amount of 256-bit values have to be needlessly moved to the Retirement Register File each time. This is entirely eliminated in Sandy Bridge. The decoupling of the PRFs from the RAT/ROB likely means some added latency is at play here, but the overall benefits are more than worth it.
</p><p>There is no special costs involved in splitting up fused OPs before execution or <a href="/w/index.php?title=retirement&amp;action=edit&amp;redlink=1" class="new" title="retirement (page does not exist)">retirement</a> and the two fused OPs only occupy a single entry in the ROB, however the rename registers has more than doubled over <a href="/wiki/intel/microarchitectures/nehalem" class="mw-redirect" title="intel/microarchitectures/nehalem">Nehalem</a> in order to accommodate those fused operations. The RAT is capable of handling 4 OPs each cycle. Note that the ROB still operates on fused OPs, therefore 4 OPs can effectively be as high as 8 OPs.
</p><p>Since Sandy Bridge performs <a href="/w/index.php?title=speculative_execution&amp;action=edit&amp;redlink=1" class="new" title="speculative execution (page does not exist)">speculative execution</a>, it can speculate incorrectly. When this happens, the architectural state is invalidated and as such needs to be rolled back to the last known valid state. Sandy Bridge has a 48-entry <a href="/w/index.php?title=Branch_Order_Buffer&amp;action=edit&amp;redlink=1" class="new" title="Branch Order Buffer (page does not exist)">Branch Order Buffer</a> (BOB) that keeps tracks of those states for this very purpose.
</p>
<h5><span class="mw-headline" id="Optimizations">Optimizations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=39" title="Edit section: Optimizations">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<table style="border: 1px solid gray; float: right; margin: 10px; padding: 5px; width: 350px;">
<tbody><tr>
<td> <a href="/w/index.php?title=Zeroing_Idiom&amp;action=edit&amp;redlink=1" class="new" title="Zeroing Idiom (page does not exist)">Zeroing Idiom</a> Example:
</td></tr>
<tr>
<td> <pre>xor eax, eax</pre>
</td></tr>
<tr>
<td> Not only does this instruction get eliminated at the ROB, but it&#39;s actually encoded as just 2 bytes <code>31 C0</code> vs the 5 bytes for <code><a href="/w/index.php?title=x86/mov&amp;action=edit&amp;redlink=1" class="new" title="x86/mov (page does not exist)">mov</a> <a href="/w/index.php?title=x86/eax&amp;action=edit&amp;redlink=1" class="new" title="x86/eax (page does not exist)">eax</a>, 0x0</code> which is encoded as <code>b8 00 00 00 00</code>.
</td></tr></tbody></table>
<p>Sandy Bridge introduced a number of new optimizations it performs prior to entering the out-of-order and renaming part. Two of those optimizations are <a href="/w/index.php?title=Zeroing_Idioms&amp;action=edit&amp;redlink=1" class="new" title="Zeroing Idioms (page does not exist)">Zeroing Idioms</a>, and <a href="/w/index.php?title=Ones_Idioms&amp;action=edit&amp;redlink=1" class="new" title="Ones Idioms (page does not exist)">Ones Idioms</a>. The first common optimization performed in Sandy Bridge is <a href="/w/index.php?title=Zeroing_Idioms&amp;action=edit&amp;redlink=1" class="new" title="Zeroing Idioms (page does not exist)">Zeroing Idioms</a> elimination or a dependency breaking idiom. A number of common zeroing idioms are recognized and consequently eliminated. This is done prior to bookkeeping at the ROB, allowing those OPs to save resources and eliminating them entirely and breaking any dependency. Eliminated zeroing idioms are zero latency and are entirely removed from the pipeline (i.e., retired).
</p><p>Sandy Bridge recognizes instructions such as <code><a href="/w/index.php?title=x86/xor&amp;action=edit&amp;redlink=1" class="new" title="x86/xor (page does not exist)">XOR</a></code>, <code><a href="/w/index.php?title=x86/pxor&amp;action=edit&amp;redlink=1" class="new" title="x86/pxor (page does not exist)">PXOR</a></code>, and <code><a href="/w/index.php?title=x86/xorps&amp;action=edit&amp;redlink=1" class="new" title="x86/xorps (page does not exist)">XORPS</a></code> as zeroing idioms when the <a href="/w/index.php?title=source_operand&amp;action=edit&amp;redlink=1" class="new" title="source operand (page does not exist)">source</a> and <a href="/w/index.php?title=destination_operand&amp;action=edit&amp;redlink=1" class="new" title="destination operand (page does not exist)">destination</a> operands are the same. Those optimizations are done at the same rate as renaming during renaming (at 4 OPs per cycle) and the architectural register is simply set to zero (no actual physical register is used).
</p><p>The <a href="/w/index.php?title=ones_idioms&amp;action=edit&amp;redlink=1" class="new" title="ones idioms (page does not exist)">ones idioms</a> is another dependency breaking idiom that can be optimized. In all the various <a href="/w/index.php?title=x86/pcmpeq&amp;action=edit&amp;redlink=1" class="new" title="x86/pcmpeq (page does not exist)">PCMPEQx</a> instructions that perform packed comparison the same register with itself always set all bits to one. On those cases, while the OP still has to be executed, the instructions may be scheduled as soon as possible because the current state of the register needs not to be known.
</p>
<h5><span class="mw-headline" id="Scheduler">Scheduler</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=40" title="Edit section: Scheduler">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<div class="floatright"><a href="/wiki/File:sandy_bridge_scheduler.svg" class="image"><img alt="sandy bridge scheduler.svg" src="/w/images/thumb/9/96/sandy_bridge_scheduler.svg/500px-sandy_bridge_scheduler.svg.png" width="500" height="363" srcset="/w/images/thumb/9/96/sandy_bridge_scheduler.svg/750px-sandy_bridge_scheduler.svg.png 1.5x, /w/images/thumb/9/96/sandy_bridge_scheduler.svg/1000px-sandy_bridge_scheduler.svg.png 2x"/></a></div>
<p>Following bookkeeping at the ROB, OPs are sent to the scheduler. Everything here can be done out-of-order whenever dependencies are cleared up and the OP can be executed. Sandy Bridge features a very large unified scheduler that is dynamically shared between the two threads. The scheduler is exactly one and half times bigger than the reservation station found in <a href="/wiki/intel/microarchitectures/nehalem" class="mw-redirect" title="intel/microarchitectures/nehalem">Nehalem</a> (a total of 54 entries). The various internal reordering buffers have been significantly increased as well. The use of a unified scheduler has the advantage of dipping into a more flexible mix of OPs, resulting in a more efficient and higher throughput design.
</p><p>Sandy Bridge has two distinct <a href="/w/index.php?title=physical_register_files&amp;action=edit&amp;redlink=1" class="new" title="physical register files (page does not exist)">physical register files</a> (PRF). 64-bit data values are stored in the 160-entry Integer PRF, while <a href="/w/index.php?title=Floating_Point&amp;action=edit&amp;redlink=1" class="new" title="Floating Point (page does not exist)">Floating Point</a> and vector data values are stored in the Vector PRF which has been extended to 256 bits in order to accommodate the new <a href="/w/index.php?title=x86/avx&amp;action=edit&amp;redlink=1" class="new" title="x86/avx (page does not exist)">AVX</a> <a href="/w/index.php?title=x86/ymm&amp;action=edit&amp;redlink=1" class="new" title="x86/ymm (page does not exist)">YMM</a> registers. The Vector PRF is 144-entry deep which is slightly smaller than the Integer one. It&#39;s worth pointing out that prior to Sandy Bridge, code that relied on constant register reading was bottlenecked by a limitation in the register file which was limited to three reads. This restriction has been eliminated in Sandy Bridge.
</p><p>At this point, OPs are not longer fused and will be dispatched to the execution units independently. The scheduler holds the OPs while they wait to be executed. A OP could be waiting on an operand that has not arrived (e.g., fetched from memory or currently being calculated from another OPs) or because the execution unit it needs is busy. Once the OP is ready, they are dispatched through their designated port.
</p><p>The scheduler will send the oldest ready OP to be executed on each of the six ports each cycle. Sandy Bridge, like <a href="/wiki/intel/microarchitectures/nehalem" class="mw-redirect" title="intel/microarchitectures/nehalem">Nehalem</a> has six ports. Port 0, 1, and 5 are used for executing computational operations. Each port has 3 stacks of execution units corresponding to the three classes of data types: Integer, SIMD Integer, and Floating Point. The Integer stack handles 64-bit general-purpose integer operations. The SIMD Integer and the Floating Point stacks are both 128-bit wide.
</p><p>Each cluster operates within its own domain. Domains help refuse power for less frequently used domains and to simplify the routing networks. Data flowing within its domain (e.g., integer-&gt;integer or FP-&gt;FP) are effectively free and can be done each cycle. Data flowing between two separate domains (e.g., integer-&gt;FP or FP-&gt;integer) will incur an additional one or two cycles for the data to be forwarded to the appropriate domain.
</p><p>Sandy Bridge ports 2, 3, and 4, are used for executing memory related operations such as loads and stores. Those ports all operate within the Integer stack due to integer latency sensitivity.
</p>
<h6><span class="mw-headline" id="New_256-bit_extension">New 256-bit extension</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=41" title="Edit section: New 256-bit extension">edit</a><span class="mw-editsection-bracket">]</span></span></h6>
<p>Sandy Bridge introduced the <a href="/w/index.php?title=x86/avx&amp;action=edit&amp;redlink=1" class="new" title="x86/avx (page does not exist)">AVX</a> extension, a new 256-bit <a href="/wiki/x86" title="x86">x86</a> floating point <a href="/w/index.php?title=SIMD&amp;action=edit&amp;redlink=1" class="new" title="SIMD (page does not exist)">SIMD</a> <a href="/wiki/x86/extension" class="mw-redirect" title="x86/extension">extension</a>. The new instructions are implemented using an improved <a href="/w/index.php?title=x86/vex&amp;action=edit&amp;redlink=1" class="new" title="x86/vex (page does not exist)">Vector EXtension</a> (VEX) prefix byte sequence. Those instructions are in turn decoded into single OPs most of the time.
</p><p>In order to have a noticeable effect on performance, Intel opted to not to repeat their initial SSE implementation choices. Instead, Intel doubled the width of all the associated executed units. This includes a full hardware 256-bit floating point multiply, add, and shuffle - all having a single-cycle latency.
</p><p>As mentioned earlier, both the Integer SIMD and the FP stacks are 128-bit wide. Widening the entire pipeline is a fairly complex undertaking. The challenge with introducing a new 256-bit extension is being able to double the output of one of the stacks while remaining invisible to the others. Intel solved this problem by cleverly dual-purposing the two existing 128-bit stacks during AVX operations to move full 256-bit values. For example a 256-bit floating point add operation would use the Integer SIMD domain for the lower 128-bit half and the FP domain for the upper 128-bit half to form the entire 256-bit value. The re-using of existing datapaths results in a fairly substantial die area and power saving.
</p><p>Overall, Sandy Bridge achieves double the <a href="/w/index.php?title=FLOP&amp;action=edit&amp;redlink=1" class="new" title="FLOP (page does not exist)">FLOP</a> of <a href="/wiki/intel/microarchitectures/nehalem" class="mw-redirect" title="intel/microarchitectures/nehalem">Nehalem</a>, capable of performing 256-bit multiply + 256-bit add each cycle. That is, Sandy Bridge can sustain 16 single-precision FLOP/cycle or 8 double-precision FLOP/cycle.
</p>
<h6><span class="mw-headline" id="Scheduler_Ports_.26_Execution_Units">Scheduler Ports &amp; Execution Units</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=42" title="Edit section: Scheduler Ports &amp; Execution Units">edit</a><span class="mw-editsection-bracket">]</span></span></h6>
<p>Overall, Sandy Bridge is further enhanced with rebalanced ports. For example, the various string operations have been moved to port 0. A second has been augmented with LEA execution capabilities. Ports 0 and 1 gained additional capabilities such as integer blends. The various security enhancements that were added in <a href="/wiki/intel/microarchitectures/westmere" class="mw-redirect" title="intel/microarchitectures/westmere">Westmere</a> have also been improved.
</p>
<h5><span class="mw-headline" id="Retirement">Retirement</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=43" title="Edit section: Retirement">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>Once a OP executes, or in the case of fused OPs both OPs have executed, they can be <a href="/w/index.php?title=retired&amp;action=edit&amp;redlink=1" class="new" title="retired (page does not exist)">retired</a>. Sandy Bridge is able to commit up to four fused (which can be up to 6 unfused) OPs each cycle. Retirement happens <a href="/w/index.php?title=in-order&amp;action=edit&amp;redlink=1" class="new" title="in-order (page does not exist)">in-order</a> and releases any used resources such as those used to keep track in the <a href="/w/index.php?title=reorder_buffer&amp;action=edit&amp;redlink=1" class="new" title="reorder buffer (page does not exist)">reorder buffer</a>.
</p>
<h4><span class="mw-headline" id="Memory_subsystem">Memory subsystem</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=44" title="Edit section: Memory subsystem">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<div class="floatright"><a href="/wiki/File:sandy_bridge_mem_subsystem.svg" class="image"><img alt="sandy bridge mem subsystem.svg" src="/w/images/thumb/7/73/sandy_bridge_mem_subsystem.svg/300px-sandy_bridge_mem_subsystem.svg.png" width="300" height="360" srcset="/w/images/thumb/7/73/sandy_bridge_mem_subsystem.svg/450px-sandy_bridge_mem_subsystem.svg.png 1.5x, /w/images/thumb/7/73/sandy_bridge_mem_subsystem.svg/600px-sandy_bridge_mem_subsystem.svg.png 2x"/></a></div>
<p>The memory subsystem in Sandy Bridge has been vastly improved.
</p><p>One of the most sought-after improvements was increasing the load bandwidth. Loads are one of the most important OPs in the core. With inadequate load bandwidth, computational code (specifically the new <a href="/w/index.php?title=x86/avx&amp;action=edit&amp;redlink=1" class="new" title="x86/avx (page does not exist)">AVX</a>) will effectively starve. Back in <a href="/wiki/intel/microarchitectures/nehalem" class="mw-redirect" title="intel/microarchitectures/nehalem">Nehalem</a>, there were three ports for memory with two ports for address generation units. In particular, Port 2 was dedicated for data loads and Port 3 was dedicated for stores. Intel treats where you want to store the data and what you want to store as two distinct operations. Port 3 was used for the address calculation whereas Port 4 was used for the actual data. In Sandy Bridge, Intel made both ports symmetric; that is, both Port 2 and Port 3 are AGUs that may be used for load and stores, effectively doubling the load bandwidth. This allows for 2 loads and 1 store (48 bytes) each cycle which is much better suited for many computational operations over 1:1/cycle.
</p><p>Following an address generation, the address is translated from virtual one to physical at the L1D$. Like <a href="/wiki/intel/microarchitectures/nehalem" class="mw-redirect" title="intel/microarchitectures/nehalem">Nehalem</a>, the L1D cache is still 32 KiB and 8-way set associative. It is physically tagged, virtuallly index, and uses 64 B lines along with a write-back policy. The load-to-use latency is 4 cycles for integers and a few more cycles for SIMD/FP as they need to cross domains. <a href="/wiki/intel/microarchitectures/westmere" class="mw-redirect" title="intel/microarchitectures/westmere">Westmere</a> added support for 1 GiB &#34;Huge Pages&#34;, but those pages lacked dedicated DTLB entries forcing them to be fragmented across 2 MiB entries. This was addressed in Sandy Bridge with four entries for 1 GiB page. 
</p><p>In addition to making the two AGUs more flexible, many of the buffers were enlarged. The load buffer is now 33% larger, allowing for up to 64 load OPs in-flight. Likewise, the store buffer has been slightly increased from 32 entries to 36. Both buffers are partitioned between the two threads. Altogether, Sandy Bridge can have 100 simultaneous memory operations in-flight. That&#39;s almost 60% of the entire capacity of the ROB used for memory operations.
</p><p>As with the L1D, the L2 is organized the same as <a href="/wiki/intel/microarchitectures/nehalem" class="mw-redirect" title="intel/microarchitectures/nehalem">Nehalem</a>. It&#39;s 256 KiB, 8-way set associative, and is non-inclusive of the L1; that is, L1 may or may not be found in the L2. The L2 to L1 bandwidth is 16 bytes/cycle in either direction. The L1 can either receive data from the L2 or send data to the Load/Store buffers each cycle, but not both. The L2 uses a write-back policy and has a 12-cycle load-to-use latency, which is slightly worse than the 10 cycles in <a href="/wiki/intel/microarchitectures/nehalem" class="mw-redirect" title="intel/microarchitectures/nehalem">Nehalem</a>. From the CBox (i.e., LLC slice) to the ring, the bandwidth is 32 B/cycle, however Intel has not detailed how L3 to L2 works exactly, making modeling such behavior rather difficult.
</p>
<h2><span class="mw-headline" id="Configurability">Configurability</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=45" title="Edit section: Configurability">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Configurability was a major design goal for Sandy Bridge and is something that Intel spent considerable effort on. With a highly-configurable design, using the same <a href="/w/index.php?title=macro_cells&amp;action=edit&amp;redlink=1" class="new" title="macro cells (page does not exist)">macro cells</a>, Intel can meet the different market segment requirements. Sandy Bridge configurabiltiy was presented during the <a href="/wiki/2011" title="2011">2011</a> <a href="/w/index.php?title=International_Solid-State_Circuits_Conference&amp;action=edit&amp;redlink=1" class="new" title="International Solid-State Circuits Conference (page does not exist)">International Solid-State Circuits Conference</a>. A copy of the paper can be <a rel="nofollow" class="external text" href="http://ieeexplore.ieee.org/abstract/document/5746311/">found here</a>.
</p>
<div class="floatright"><a href="/wiki/File:sandy_bridge_chop_layout.png" class="image"><img alt="sandy bridge chop layout.png" src="/w/images/7/7f/sandy_bridge_chop_layout.png" width="651" height="397"/></a></div>
<p>The Sandy Bridge <a href="/w/index.php?title=floorplan&amp;action=edit&amp;redlink=1" class="new" title="floorplan (page does not exist)">floorplan</a>, <a href="/w/index.php?title=power_planes&amp;action=edit&amp;redlink=1" class="new" title="power planes (page does not exist)">power planes</a>, and choppability axes are shown on the right in a diagram from Intel. The master design incorporates the <a href="/wiki/quad-core" title="quad-core">four</a> CPU <a href="/wiki/physical_cores" class="mw-redirect" title="physical cores">cores</a>, the <a href="/w/index.php?title=GPU&amp;action=edit&amp;redlink=1" class="new" title="GPU (page does not exist)">GPU</a> with 12 execution units, the 8 MiB shared <a href="/w/index.php?title=L3_cache&amp;action=edit&amp;redlink=1" class="new" title="L3 cache (page does not exist)">L3 cache</a> which is shared between them all, and the <a href="/w/index.php?title=intel/system_agent&amp;action=edit&amp;redlink=1" class="new" title="intel/system agent (page does not exist)">System Agent</a> with the dual-channel <a href="/w/index.php?title=DDR3&amp;action=edit&amp;redlink=1" class="new" title="DDR3 (page does not exist)">DDR3</a> <a href="/w/index.php?title=memory_controller&amp;action=edit&amp;redlink=1" class="new" title="memory controller (page does not exist)">memory controller</a>, 20 <a href="/w/index.php?title=PCIe&amp;action=edit&amp;redlink=1" class="new" title="PCIe (page does not exist)">PCIe</a> lanes controller, and a two parallel pipe display engines.
</p><p>The design is modular, allowing for two of the cores to be &#34;chopped off&#34; along with their L3 slices to form a dual-core die. Additionally, the GPU can be optimized for a particular segment by reducing the number of execution units. Sandy Bridge allows for half of the execution units (i.e., down to six) to be chopped off for lower-end models. It&#39;s worth pointing out the the non-chop area of the GPU is greater due to the unslice and fixed-media functions of the GPU which are offered on all models regardless of the GPU configuration.
</p><p>With over a dozen variations possible, Sandy Bridge is shipped in three of those configurations as actual fabricated <a href="/wiki/dies" class="mw-redirect" title="dies">dies</a>.
</p>
<ul><li> Die 1: 4 CPU Cores, 4 L3 Slices (8 MiB), and a GPU with 12 EUs. 1.16 billion transistors on a 216 mm die.</li>
<li> Die 2: 2 CPU Cores, 2 L3 Slices (4 MiB), and a GPU with 12 EUs. 624 million transistors on a 149 mm die.</li>
<li> Die 3: 2 CPU Cores, 2 L3 Slices (3 MiB), and a GPU with 6 EUs. 504 million transistors on a 131 mm die.</li></ul>
<p>It&#39;s worth pointing out that the each GPU execution unit is roughly 20 million transistors with 6 of them mounting to 120 million. There is also no <a href="/wiki/quad-core" title="quad-core">quad-core</a> configuration with a low-end GPU version (i.e., with 6 EUs). Additionally, die area is a much bigger concern with the dual-core die than it is with the quad-core die, hence the chunk of roughly 8 mm of empty die space on the upper right corner of the die.
</p>
<h3><span class="mw-headline" id="Fused_features">Fused features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=46" title="Edit section: Fused features">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Depending on the price segment, additional features may be disabled. For example, in the low-end value chips such as those under the <a href="/wiki/intel/celeron" title="intel/celeron">Celeron</a> brand may have more of the L3 cache disabled (e.g., 1 MiB of the 2 MiB) while the high-end performance <a href="/wiki/intel/core_i7" title="intel/core i7">Core i7</a> will have the entire 2 MiB cache enabled. The L3 cache can be fused off by slice with a granularity of 4-way 512 KiB chunks. For example, the full L3 cache is 2 MiB corresponding to 16-way set associative. Whereas a 1.5 MiB L3 slice which has 512 KiB disabled (4-way) is now 12-way set associative.
</p><p>In addition to the cache, both <a href="/w/index.php?title=intel/hyper-threading&amp;action=edit&amp;redlink=1" class="new" title="intel/hyper-threading (page does not exist)">multi-threading</a> and the number of PCIe lanes offered can be disabled or enabled depending on the exact model offered.
</p>
<h3><span class="mw-headline" id="Physical_layout">Physical layout</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=47" title="Edit section: Physical layout">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Bellow are the <a href="/wiki/die" title="die">die</a> are breakdown for the <a href="/w/index.php?title=DDR&amp;action=edit&amp;redlink=1" class="new" title="DDR (page does not exist)">DDR</a> <a href="/w/index.php?title=PHY&amp;action=edit&amp;redlink=1" class="new" title="PHY (page does not exist)">PHY</a>, I/O PHY, SA, GPU, L3$, and the core. Note that the area of the DDR and I/O PHYs for the two smaller dies have been extrapolated from sizes of the components of the quad-core die and therefore may be off by a bit.
</p>
<ul class="gallery mw-gallery-traditional" style="float:right">
	<li class="gallerycaption">Physical Layout Breakdown</li>
		<li class="gallerybox" style="width: 535px"><div style="width: 535px">
			<div class="thumb" style="width: 530px;"><div style="margin:30.5px auto;"><a href="/wiki/File:sandy_bridge_die_area_(quad).svg" class="image"><img alt="" src="/w/images/thumb/4/4c/sandy_bridge_die_area_%28quad%29.svg/500px-sandy_bridge_die_area_%28quad%29.svg.png" width="500" height="244" srcset="/w/images/thumb/4/4c/sandy_bridge_die_area_%28quad%29.svg/750px-sandy_bridge_die_area_%28quad%29.svg.png 1.5x, /w/images/thumb/4/4c/sandy_bridge_die_area_%28quad%29.svg/1000px-sandy_bridge_die_area_%28quad%29.svg.png 2x"/></a></div></div>
			<div class="gallerytext">
<p>Quad-core die, GT2 GPU
</p>
			</div>
		</div></li>
		<li class="gallerybox" style="width: 535px"><div style="width: 535px">
			<div class="thumb" style="width: 530px;"><div style="margin:15px auto;"><a href="/wiki/File:sandy_bridge_die_area_(dual,_gt2).svg" class="image"><img alt="" src="/w/images/thumb/3/3e/sandy_bridge_die_area_%28dual%2C_gt2%29.svg/387px-sandy_bridge_die_area_%28dual%2C_gt2%29.svg.png" width="387" height="275" srcset="/w/images/thumb/3/3e/sandy_bridge_die_area_%28dual%2C_gt2%29.svg/582px-sandy_bridge_die_area_%28dual%2C_gt2%29.svg.png 1.5x, /w/images/thumb/3/3e/sandy_bridge_die_area_%28dual%2C_gt2%29.svg/774px-sandy_bridge_die_area_%28dual%2C_gt2%29.svg.png 2x"/></a></div></div>
			<div class="gallerytext">
<p>Dual-core die, GT2 GPU
</p>
			</div>
		</div></li>
		<li class="gallerybox" style="width: 535px"><div style="width: 535px">
			<div class="thumb" style="width: 530px;"><div style="margin:15px auto;"><a href="/wiki/File:sandy_bridge_die_area_(dual,_gt1).svg" class="image"><img alt="" src="/w/images/thumb/5/57/sandy_bridge_die_area_%28dual%2C_gt1%29.svg/335px-sandy_bridge_die_area_%28dual%2C_gt1%29.svg.png" width="335" height="275" srcset="/w/images/thumb/5/57/sandy_bridge_die_area_%28dual%2C_gt1%29.svg/503px-sandy_bridge_die_area_%28dual%2C_gt1%29.svg.png 1.5x, /w/images/thumb/5/57/sandy_bridge_die_area_%28dual%2C_gt1%29.svg/669px-sandy_bridge_die_area_%28dual%2C_gt1%29.svg.png 2x"/></a></div></div>
			<div class="gallerytext">
<p>Dual-core die, GT1 GPU
</p>
			</div>
		</div></li>
</ul>
<p>Some <a href="/w/index.php?title=macrocells&amp;action=edit&amp;redlink=1" class="new" title="macrocells (page does not exist)">macrocells</a> remain the same regardless of the die configuration. Below is the percentage breakdown by component for each of the dies. (Values may be rounded and not add to 100 exactly.)
</p>
<table class="wikitable">
<tbody><tr>
<th colspan="4"> Area Percentage
</th></tr>
<tr>
<th> Die Configuration </th>
<th> 4+2 </th>
<th> 2+2 </th>
<th> 2+1
</th></tr>
<tr>
<td> <a href="/w/index.php?title=intel/system_agent&amp;action=edit&amp;redlink=1" class="new" title="intel/system agent (page does not exist)">System Agent</a> </td>
<td> 8.3% </td>
<td> 12.1% </td>
<td> 13.7%
</td></tr>
<tr>
<td> <a href="/w/index.php?title=L3$&amp;action=edit&amp;redlink=1" class="new" title="L3$ (page does not exist)">L3$</a> + <a href="/w/index.php?title=intel/ring&amp;action=edit&amp;redlink=1" class="new" title="intel/ring (page does not exist)">Ring</a> </td>
<td> 19.9% </td>
<td> 14.4% </td>
<td> 16.4%
</td></tr>
<tr>
<td> <a href="/wiki/physical_cores" class="mw-redirect" title="physical cores">Cores</a> </td>
<td> 34.3% </td>
<td> 24.8% </td>
<td> 28.2%
</td></tr>
<tr>
<td> <a href="/wiki/Integrated_Graphics" class="mw-redirect" title="Integrated Graphics">Integrated Graphics</a> </td>
<td> 17.6% </td>
<td> 25.5% </td>
<td> 16%
</td></tr>
<tr>
<td> <a href="/w/index.php?title=DDR&amp;action=edit&amp;redlink=1" class="new" title="DDR (page does not exist)">DDR</a>/<a href="/w/index.php?title=I/O&amp;action=edit&amp;redlink=1" class="new" title="I/O (page does not exist)">I/O</a> PHYs </td>
<td> 19.9% </td>
<td> 23.2% </td>
<td> 25.6%
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Testability">Testability</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=48" title="Edit section: Testability">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>With the higher level of integration testing also increases in complexity because the ability to observe data signals becomes increasingly complex as those signals are no longer exposed. Those internal <a href="/w/index.php?title=signals&amp;action=edit&amp;redlink=1" class="new" title="signals (page does not exist)">signals</a> are quite valuable because they can provide the designers with an insight into the flow of threads and data among the cores and caches. Sandy Bridge introduced the <a href="/w/index.php?title=intel/generic_debug_external_connection&amp;action=edit&amp;redlink=1" class="new" title="intel/generic debug external connection (page does not exist)">Generic Debug eXternal Connection</a> (GDXC), a debug bus that allows snooping the ring bus in order to monitor the traffic that flows between the cores, GPU, caches, and the <a href="/w/index.php?title=intel/system_agent&amp;action=edit&amp;redlink=1" class="new" title="intel/system agent (page does not exist)">System Agent</a> on the ring bus. GDXC allows chip, system or software debuggers to sample the traffic on ring bus including the ring protocol control signals themselves and dump the data to an external analyzer via a dedicated on-package probe array. GDXC is protected by an Intel patent US20100332927 filed Jun 30, 2009 and should expire on June 30, 2029.
</p><p>It&#39;s worth pointing out the GDX is inherently vulnerable to a <a href="/w/index.php?title=physical_attack&amp;action=edit&amp;redlink=1" class="new" title="physical attack (page does not exist)">physical</a> <a href="/w/index.php?title=port_attack&amp;action=edit&amp;redlink=1" class="new" title="port attack (page does not exist)">port attack</a> if it&#39;s made accessible after factory testing.
</p>
<h2><span class="mw-headline" id="Clock_Domains">Clock Domains</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=49" title="Edit section: Clock Domains">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="floatright"><a href="/wiki/File:sandy_bridge_clock_domains.png" class="image"><img alt="sandy bridge clock domains.png" src="/w/images/thumb/6/6e/sandy_bridge_clock_domains.png/500px-sandy_bridge_clock_domains.png" width="500" height="254" srcset="/w/images/thumb/6/6e/sandy_bridge_clock_domains.png/750px-sandy_bridge_clock_domains.png 1.5x, /w/images/thumb/6/6e/sandy_bridge_clock_domains.png/1000px-sandy_bridge_clock_domains.png 2x"/></a></div>
<p>Sandy Bridge reworked the way clock generation is done. There are now 13 <a href="/w/index.php?title=phase-locked_loop&amp;action=edit&amp;redlink=1" class="new" title="phase-locked loop (page does not exist)">PLLs</a> driving independent clock domains for the individual cores, the cache slices, the integrated graphics, the <a href="/w/index.php?title=intel/system_agent&amp;action=edit&amp;redlink=1" class="new" title="intel/system agent (page does not exist)">System Agent</a>, and the four independent I/O regions. The goal was ensuring uniformity and consistency across all clock domains.
</p><p>A single external reference clock is provided by the <a href="/w/index.php?title=intel/platform_control_hub&amp;action=edit&amp;redlink=1" class="new" title="intel/platform control hub (page does not exist)">Platform Control Hub</a> (PCH) chip. The <a href="/w/index.php?title=intel/bclk&amp;action=edit&amp;redlink=1" class="new" title="intel/bclk (page does not exist)">BCLK</a>, the System Bus Clock which dates back to the <a href="/w/index.php?title=intel/fsb&amp;action=edit&amp;redlink=1" class="new" title="intel/fsb (page does not exist)">FSB</a>, is now the reference clock which has been set to 100 MHz. Note that this has changed from 133 MHz in previous architectures. The BCLK is the reference edge for all the clock domains. Because the core slices and the integrated graphics have variable frequency which <a href="/wiki/intel/turbo_boost" class="mw-redirect" title="intel/turbo boost">scales with workloads</a> and voltage requirements, the Slice PLLs and GPU PLL sit behind their own 100 MHz Reference Spine. This was done to ensure clock skew is minimized as much as possible over the different power planes. Intel used low <a href="/w/index.php?title=jitter&amp;action=edit&amp;redlink=1" class="new" title="jitter (page does not exist)">jitter</a> PLLs (long term jitter  &lt; 2ps is reported) in addition to the vertical clock spines and embedded <a href="/w/index.php?title=clock_compensator&amp;action=edit&amp;redlink=1" class="new" title="clock compensator (page does not exist)">clock compensators</a> to achieve good <a href="/w/index.php?title=clock_skew&amp;action=edit&amp;redlink=1" class="new" title="clock skew (page does not exist)">clock skew</a> performance which was measured at 16 <a href="/w/index.php?title=picoseconds&amp;action=edit&amp;redlink=1" class="new" title="picoseconds (page does not exist)">ps</a>.
</p><p>The System Agent PLL generates a variety of frequencies for the different zones like the PCU, SA, and Display Engine. Additionally, a seperate 133 MHz reference clock is also generated for main memory system.
</p>
<h3><span class="mw-headline" id="Overclocking">Overclocking</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=50" title="Edit section: Overclocking">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div style="border:1px solid orange; padding: 5px; display: inline-block; margin: 5px;"><b>Warning:</b> Overclocking can result in better performance for many types of workloads but it does so by pushing the system beyond its rated specifications. This can reduce the life of the chip, affect system data integrity, reduce system stability, and cause system components to fail.  <span style="float: right; margin-right: 4px; font-size: .5em;"><a href="/wiki/Template:oc_warning" title="Template:oc warning">[Edit]</a></span></div>
<p>Because of the way clock generation is done in Sandy Bridge, some overclocking capabilities are no longer possible. Overclocking is generally done on <a href="/w/index.php?title=unlocked&amp;action=edit&amp;redlink=1" class="new" title="unlocked (page does not exist)">unlocked</a> parts such as the <a href="/w/index.php?title=Core_i5-2500K&amp;action=edit&amp;redlink=1" class="new" title="Core i5-2500K (page does not exist)">Core i5-2500K</a> and <a href="/w/index.php?title=Core_i7-2600K&amp;action=edit&amp;redlink=1" class="new" title="Core i7-2600K (page does not exist)">Core i7-2600K</a> processors.
</p>
<div class="floatleft"><a href="/wiki/File:sandy_bridge_bclk.png" class="image"><img alt="sandy bridge bclk.png" src="/w/images/thumb/9/93/sandy_bridge_bclk.png/300px-sandy_bridge_bclk.png" width="300" height="355" srcset="/w/images/thumb/9/93/sandy_bridge_bclk.png/450px-sandy_bridge_bclk.png 1.5x, /w/images/thumb/9/93/sandy_bridge_bclk.png/600px-sandy_bridge_bclk.png 2x"/></a></div>
<p>Some initial bad press surrounded Sandy Bridge overclocking capabilities because it was revealed that it can no longer be overclocked. Since the <a href="/w/index.php?title=intel/bclk&amp;action=edit&amp;redlink=1" class="new" title="intel/bclk (page does not exist)">BCLK</a> is used as the reference clock to all clock domains - including PCIe, Display Link, and System Agent, increasing the BCLK will most certainly introduces system instability (most likely involving I/O). Note that in the image on the left, the &#34;DMICLK&#34; is the same as the &#34;BCLK&#34;. Intel reported very limited overclocking capabilities of ~2 to 3%. It&#39;s therefore been recommended to leave the BCLK at the 100 MHz value.
</p><p>The overclock-able models can be overclocked using their <a href="/w/index.php?title=clock_multiplier&amp;action=edit&amp;redlink=1" class="new" title="clock multiplier (page does not exist)">clock multipliers</a>, this requires the Desktop &#34;P&#34; PCH. In the diagram on the left <b>(xC)</b> refers to the Core Frequency and is represented as a multiple of BCLK (Core Frequency = BCLK  Core Freq Multiplier up to x57). Likewise <b>(xM)</b> refers to the memory ratio (up to 2133 MT/s).
</p><p>Note that the <b>(xP)</b> and <b>(xD)</b> refer to the PEG (PCIe &amp; Graphics) and <a href="/w/index.php?title=intel/dmi&amp;action=edit&amp;redlink=1" class="new" title="intel/dmi (page does not exist)">DMI</a> Ratios. Those ratios are not adjustable and scale with the BCLK if overclocked.
</p>
<div style="clear:both;"></div>
<h2><span class="mw-headline" id="Power_2">Power</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=51" title="Edit section: Power">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Power consumption has been a key focus area for Sandy Bridge. The two power vectors that Sandy Bridge tries to address is the active power which is concerned with performance and idle power which is concerned with the average power of battery life.
</p>
<div class="floatright"><a href="/wiki/File:sany_bridge_power_planes.png" class="image"><img alt="sany bridge power planes.png" src="/w/images/thumb/9/96/sany_bridge_power_planes.png/150px-sany_bridge_power_planes.png" width="150" height="223" srcset="/w/images/thumb/9/96/sany_bridge_power_planes.png/225px-sany_bridge_power_planes.png 1.5x, /w/images/thumb/9/96/sany_bridge_power_planes.png/300px-sany_bridge_power_planes.png 2x"/></a></div>
<p>The Power Control Unit (PCU) is located at the <a href="/w/index.php?title=intel/system_agent&amp;action=edit&amp;redlink=1" class="new" title="intel/system agent (page does not exist)">System Agent</a> which incorporates the various power management hardware logic as well as a dedicated microcontroller which runs firmware that controls the various power features of the device. Communication with the <a href="/wiki/physical_cores" class="mw-redirect" title="physical cores">physical cores</a> and the graphics is done via a dedicate power management over the ring. The unit constantly reads the physical parameters in real time of the parts of the chip allowing it to optimize the power efficiency of the die. The power unit is exposed to the world via a set of external outputs which allows it to interact with rest of the system to control the voltage regulator and an external power management controller.
</p><p>Sandy Bridge has two variable power planes and a single fixed power plane for the <a href="/w/index.php?title=intel/system_agent&amp;action=edit&amp;redlink=1" class="new" title="intel/system agent (page does not exist)">System Agent</a>. The first one covers the ring, cache, and the physical cores. Note that this is a single power plane that is shared by all those components which means they all move together up or down in frequency and voltage. Each of the individual cores is capable of being entirely power gated when needed such as when the core goes into a higher <a href="/wiki/C_state" class="mw-redirect" title="C state">C state</a>. When this happens, the core state is saved into one of the ways of the cache and the core is entirely shut off. As with the cores, the caches can also be power-gated per way. With each deeper idle state, additional ways are invalidated and flushed and turned off.
</p><p>The <a href="/wiki/integrated_graphics" class="mw-redirect" title="integrated graphics">integrated graphics</a> has its own variable power plane which can run at entirely different voltage and frequency than the cores. The graphics are not power gated but the voltage is cut off when the graphics needs to go into a sleep state. As mentioned earlier, the System Agent has a fixed power plane which many different voltages for the various I/Os and logic (e.g., Display, <a href="/w/index.php?title=PCIe&amp;action=edit&amp;redlink=1" class="new" title="PCIe (page does not exist)">PCIe</a>, <a href="/w/index.php?title=DDR&amp;action=edit&amp;redlink=1" class="new" title="DDR (page does not exist)">DDR</a>, etc..). The System Agent incorporates a programmable power plane which has a set of predefined voltages which the hardware signals can select from.
</p>
<h3><span class="mw-headline" id="Active_power_optimization">Active power optimization</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=52" title="Edit section: Active power optimization">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Optimizing for performance  means trying to deliver as much power as possible to demanding components all while meeting stringent constraints. Power algorithms take into account various constraints when considering what <a href="/w/index.php?title=P-State&amp;action=edit&amp;redlink=1" class="new" title="P-State (page does not exist)">P-State</a> (i.e., voltage and frequency) to operate in, which include the CPU capabilities, the platform specification (e.g. platform cooling capabilities), power delivery, graphics driver and operating system inputs as well as actual user controls (e.g. system preferences) and the type of workload (e.g. <a href="/w/index.php?title=I/O_bound&amp;action=edit&amp;redlink=1" class="new" title="I/O bound (page does not exist)">I/O bound</a> workloads will not enjoy performance increase through increased frequency). Improvements in that area comes from throughput improvement and responsiveness (branded under &#34;Turbo Boost 2.0&#34;).
</p><p>In order to optimize the active power, you need to be able to determine the real time power. Sandy Bridge features Intel&#39;s 3rd generation power metering. Power metering is an event-based power meter which incorporates many different counters that track the main activity blocks of the die. Energy cost is then applied to the 100s of different event counters which are then summed up in order to obtain the active power. The die also incorporates fuses on different areas in order to be able to obtain the leakage and idle static power of the system which is used along with the active power to get an estimate of the entire chip&#39;s power. Most of this functionality is exposed to software as well via <a href="/w/index.php?title=x86/msr&amp;action=edit&amp;redlink=1" class="new" title="x86/msr (page does not exist)">MSRs</a>.
</p>
<h4><span class="mw-headline" id="New_thermal_capacitance_model">New thermal capacitance model</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=53" title="Edit section: New thermal capacitance model">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<div class="floatright"><a href="/wiki/File:sandy_bridge_dynamic_thermal_capacitance.png" class="image"><img alt="sandy bridge dynamic thermal capacitance.png" src="/w/images/thumb/a/ae/sandy_bridge_dynamic_thermal_capacitance.png/350px-sandy_bridge_dynamic_thermal_capacitance.png" width="350" height="189" srcset="/w/images/thumb/a/ae/sandy_bridge_dynamic_thermal_capacitance.png/525px-sandy_bridge_dynamic_thermal_capacitance.png 1.5x, /w/images/thumb/a/ae/sandy_bridge_dynamic_thermal_capacitance.png/700px-sandy_bridge_dynamic_thermal_capacitance.png 2x"/></a></div>
<p>Prior to Sandy Bridge, Intel used a static model for thermal capacitance. That is, traditionally, if a model is certified for a specific TDP wattage, under no circumstance the chip will be allowed to run any hotter than that rating. This has the implication of treating temperature changes as instant. In reality temperature changes are not instant and there is a tiny bit of time early on when the heat sink is relatively cool and can absorb heat considerably faster. With Sandy Bridge, Intel moved to dynamic model which allows the chip to take advantage of the period of time when the heat spreader is still cool and can dissipate more heat quicker. For the desktop parts this can be a period of over a minute in which Sandy Bridge can operate at considerably higher frequencies and run much hotter.
</p><p>Sandy Bridge uses an exponential average moving filter mode which can be used to estimate the energy budget.
</p>
<dl><dd><svg xmlns:xlink="http://www.w3.org/1999/xlink" width="42.759ex" height="2.843ex" style="vertical-align: -0.838ex;" viewBox="0 -863.1 18410.1 1223.9" xmlns="http://www.w3.org/2000/svg" role="math" aria-labelledby="MathJax-SVG-1-Title MathJax-SVG-1-Desc">
<title id="MathJax-SVG-1-Title">Equation</title>
<desc id="MathJax-SVG-1-Desc">upper E Subscript n plus 1 Baseline equals alpha upper E Subscript n Baseline plus left-parenthesis 1 minus alpha right-parenthesis asterisk left-parenthesis TDP Subscript n Baseline minus upper P Subscript n Baseline right-parenthesis normal upper Delta t Subscript n</desc>
<defs aria-hidden="true">
<path stroke-width="10" id="E1-MJMATHI-45" d="M492 213Q472 213 472 226Q472 230 477 250T482 285Q482 316 461 323T364 330H312Q311 328 277 192T243 52Q243 48 254 48T334 46Q428 46 458 48T518 61Q567 77 599 117T670 248Q680 270 683 272Q690 274 698 274Q718 274 718 261Q613 7 608 2Q605 0 322 0H133Q31 0 31 11Q31 13 34 25Q38 41 42 43T65 46Q92 46 125 49Q139 52 144 61Q146 66 215 342T285 622Q285 629 281 629Q273 632 228 634H197Q191 640 191 642T193 659Q197 676 203 680H757Q764 676 764 669Q764 664 751 557T737 447Q735 440 717 440H705Q698 445 698 453L701 476Q704 500 704 528Q704 558 697 578T678 609T643 625T596 632T532 634H485Q397 633 392 631Q388 629 386 622Q385 619 355 499T324 377Q347 376 372 376H398Q464 376 489 391T534 472Q538 488 540 490T557 493Q562 493 565 493T570 492T572 491T574 487T577 483L544 351Q511 218 508 216Q505 213 492 213Z"></path>
<path stroke-width="10" id="E1-MJMATHI-6E" d="M21 287Q22 293 24 303T36 341T56 388T89 425T135 442Q171 442 195 424T225 390T231 369Q231 367 232 367L243 378Q304 442 382 442Q436 442 469 415T503 336T465 179T427 52Q427 26 444 26Q450 26 453 27Q482 32 505 65T540 145Q542 153 560 153Q580 153 580 145Q580 144 576 130Q568 101 554 73T508 17T439 -10Q392 -10 371 17T350 73Q350 92 386 193T423 345Q423 404 379 404H374Q288 404 229 303L222 291L189 157Q156 26 151 16Q138 -11 108 -11Q95 -11 87 -5T76 7T74 17Q74 30 112 180T152 343Q153 348 153 366Q153 405 129 405Q91 405 66 305Q60 285 60 284Q58 278 41 278H27Q21 284 21 287Z"></path>
<path stroke-width="10" id="E1-MJMAIN-2B" d="M56 237T56 250T70 270H369V420L370 570Q380 583 389 583Q402 583 409 568V270H707Q722 262 722 250T707 230H409V-68Q401 -82 391 -82H389H387Q375 -82 369 -68V230H70Q56 237 56 250Z"></path>
<path stroke-width="10" id="E1-MJMAIN-31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"></path>
<path stroke-width="10" id="E1-MJMAIN-3D" d="M56 347Q56 360 70 367H707Q722 359 722 347Q722 336 708 328L390 327H72Q56 332 56 347ZM56 153Q56 168 72 173H708Q722 163 722 153Q722 140 707 133H70Q56 140 56 153Z"></path>
<path stroke-width="10" id="E1-MJMATHI-3B1" d="M34 156Q34 270 120 356T309 442Q379 442 421 402T478 304Q484 275 485 237V208Q534 282 560 374Q564 388 566 390T582 393Q603 393 603 385Q603 376 594 346T558 261T497 161L486 147L487 123Q489 67 495 47T514 26Q528 28 540 37T557 60Q559 67 562 68T577 70Q597 70 597 62Q597 56 591 43Q579 19 556 5T512 -10H505Q438 -10 414 62L411 69L400 61Q390 53 370 41T325 18T267 -2T203 -11Q124 -11 79 39T34 156ZM208 26Q257 26 306 47T379 90L403 112Q401 255 396 290Q382 405 304 405Q235 405 183 332Q156 292 139 224T121 120Q121 71 146 49T208 26Z"></path>
<path stroke-width="10" id="E1-MJMAIN-28" d="M94 250Q94 319 104 381T127 488T164 576T202 643T244 695T277 729T302 750H315H319Q333 750 333 741Q333 738 316 720T275 667T226 581T184 443T167 250T184 58T225 -81T274 -167T316 -220T333 -241Q333 -250 318 -250H315H302L274 -226Q180 -141 137 -14T94 250Z"></path>
<path stroke-width="10" id="E1-MJMAIN-2212" d="M84 237T84 250T98 270H679Q694 262 694 250T679 230H98Q84 237 84 250Z"></path>
<path stroke-width="10" id="E1-MJMAIN-29" d="M60 749L64 750Q69 750 74 750H86L114 726Q208 641 251 514T294 250Q294 182 284 119T261 12T224 -76T186 -143T145 -194T113 -227T90 -246Q87 -249 86 -250H74Q66 -250 63 -250T58 -247T55 -238Q56 -237 66 -225Q221 -64 221 250T66 725Q56 737 55 738Q55 746 60 749Z"></path>
<path stroke-width="10" id="E1-MJMAIN-2217" d="M229 286Q216 420 216 436Q216 454 240 464Q241 464 245 464T251 465Q263 464 273 456T283 436Q283 419 277 356T270 286L328 328Q384 369 389 372T399 375Q412 375 423 365T435 338Q435 325 425 315Q420 312 357 282T289 250L355 219L425 184Q434 175 434 161Q434 146 425 136T401 125Q393 125 383 131T328 171L270 213Q283 79 283 63Q283 53 276 44T250 35Q231 35 224 44T216 63Q216 80 222 143T229 213L171 171Q115 130 110 127Q106 124 100 124Q87 124 76 134T64 161Q64 166 64 169T67 175T72 181T81 188T94 195T113 204T138 215T170 230T210 250L74 315Q65 324 65 338Q65 353 74 363T98 374Q106 374 116 368T171 328L229 286Z"></path>
<path stroke-width="10" id="E1-MJMAIN-54" d="M36 443Q37 448 46 558T55 671V677H666V671Q667 666 676 556T685 443V437H645V443Q645 445 642 478T631 544T610 593Q593 614 555 625Q534 630 478 630H451H443Q417 630 414 618Q413 616 413 339V63Q420 53 439 50T528 46H558V0H545L361 3Q186 1 177 0H164V46H194Q264 46 283 49T309 63V339V550Q309 620 304 625T271 630H244H224Q154 630 119 601Q101 585 93 554T81 486T76 443V437H36V443Z"></path>
<path stroke-width="10" id="E1-MJMAIN-44" d="M130 622Q123 629 119 631T103 634T60 637H27V683H228Q399 682 419 682T461 676Q504 667 546 641T626 573T685 470T708 336Q708 210 634 116T442 3Q429 1 228 0H27V46H60Q102 47 111 49T130 61V622ZM593 338Q593 439 571 501T493 602Q439 637 355 637H322H294Q238 637 234 628Q231 624 231 344Q231 62 232 59Q233 49 248 48T339 46H350Q456 46 515 95Q561 133 577 191T593 338Z"></path>
<path stroke-width="10" id="E1-MJMAIN-50" d="M130 622Q123 629 119 631T103 634T60 637H27V683H214Q237 683 276 683T331 684Q419 684 471 671T567 616Q624 563 624 489Q624 421 573 372T451 307Q429 302 328 301H234V181Q234 62 237 58Q245 47 304 46H337V0H326Q305 3 182 3Q47 3 38 0H27V46H60Q102 47 111 49T130 61V622ZM507 488Q507 514 506 528T500 564T483 597T450 620T397 635Q385 637 307 637H286Q237 637 234 628Q231 624 231 483V342H302H339Q390 342 423 349T481 382Q507 411 507 488Z"></path>
<path stroke-width="10" id="E1-MJMATHI-50" d="M287 628Q287 635 230 637Q206 637 199 638T192 648Q192 649 194 659Q200 679 203 681T397 683Q587 682 600 680Q664 669 707 631T751 530Q751 453 685 389Q616 321 507 303Q500 302 402 301H307L277 182Q247 66 247 59Q247 55 248 54T255 50T272 48T305 46H336Q342 37 342 35Q342 19 335 5Q330 0 319 0Q316 0 282 1T182 2Q120 2 87 2T51 1Q33 1 33 11Q33 13 36 25Q40 41 44 43T67 46Q94 46 127 49Q141 52 146 61Q149 65 218 339T287 628ZM645 554Q645 567 643 575T634 597T609 619T560 635Q553 636 480 637Q463 637 445 637T416 636T404 636Q391 635 386 627Q384 621 367 550T332 412T314 344Q314 342 395 342H407H430Q542 342 590 392Q617 419 631 471T645 554Z"></path>
<path stroke-width="10" id="E1-MJMAIN-394" d="M51 0Q46 4 46 7Q46 9 215 357T388 709Q391 716 416 716Q439 716 444 709Q447 705 616 357T786 7Q786 4 781 0H51ZM507 344L384 596L137 92L383 91H630Q630 93 507 344Z"></path>
<path stroke-width="10" id="E1-MJMATHI-74" d="M26 385Q19 392 19 395Q19 399 22 411T27 425Q29 430 36 430T87 431H140L159 511Q162 522 166 540T173 566T179 586T187 603T197 615T211 624T229 626Q247 625 254 615T261 596Q261 589 252 549T232 470L222 433Q222 431 272 431H323Q330 424 330 420Q330 398 317 385H210L174 240Q135 80 135 68Q135 26 162 26Q197 26 230 60T283 144Q285 150 288 151T303 153H307Q322 153 322 145Q322 142 319 133Q314 117 301 95T267 48T216 6T155 -11Q125 -11 98 4T59 56Q57 64 57 83V101L92 241Q127 382 128 383Q128 385 77 385H26Z"></path>
</defs>
<g stroke="currentColor" fill="currentColor" stroke-width="0" transform="matrix(1 0 0 -1 0 0)" aria-hidden="true">
 <use xlink:href="#E1-MJMATHI-45" x="0" y="0"></use>
<g transform="translate(743,-150)">
 <use transform="scale(0.707)" xlink:href="#E1-MJMATHI-6E" x="0" y="0"></use>
 <use transform="scale(0.707)" xlink:href="#E1-MJMAIN-2B" x="605" y="0"></use>
 <use transform="scale(0.707)" xlink:href="#E1-MJMAIN-31" x="1388" y="0"></use>
</g>
 <use xlink:href="#E1-MJMAIN-3D" x="2459" y="0"></use>
 <use xlink:href="#E1-MJMATHI-3B1" x="3520" y="0"></use>
<g transform="translate(4165,0)">
 <use xlink:href="#E1-MJMATHI-45" x="0" y="0"></use>
 <use transform="scale(0.707)" xlink:href="#E1-MJMATHI-6E" x="1050" y="-213"></use>
</g>
 <use xlink:href="#E1-MJMAIN-2B" x="5658" y="0"></use>
 <use xlink:href="#E1-MJMAIN-28" x="6663" y="0"></use>
 <use xlink:href="#E1-MJMAIN-31" x="7057" y="0"></use>
 <use xlink:href="#E1-MJMAIN-2212" x="7784" y="0"></use>
 <use xlink:href="#E1-MJMATHI-3B1" x="8789" y="0"></use>
 <use xlink:href="#E1-MJMAIN-29" x="9434" y="0"></use>
 <use xlink:href="#E1-MJMAIN-2217" x="10051" y="0"></use>
 <use xlink:href="#E1-MJMAIN-28" x="10778" y="0"></use>
<g transform="translate(11172,0)">
 <use xlink:href="#E1-MJMAIN-54"></use>
 <use xlink:href="#E1-MJMAIN-44" x="727" y="0"></use>
 <use xlink:href="#E1-MJMAIN-50" x="1496" y="0"></use>
 <use transform="scale(0.707)" xlink:href="#E1-MJMATHI-6E" x="3085" y="-213"></use>
</g>
 <use xlink:href="#E1-MJMAIN-2212" x="14104" y="0"></use>
<g transform="translate(15109,0)">
 <use xlink:href="#E1-MJMATHI-50" x="0" y="0"></use>
 <use transform="scale(0.707)" xlink:href="#E1-MJMATHI-6E" x="914" y="-213"></use>
</g>
 <use xlink:href="#E1-MJMAIN-29" x="16284" y="0"></use>
 <use xlink:href="#E1-MJMAIN-394" x="16678" y="0"></use>
<g transform="translate(17516,0)">
 <use xlink:href="#E1-MJMATHI-74" x="0" y="0"></use>
 <use transform="scale(0.707)" xlink:href="#E1-MJMATHI-6E" x="517" y="-213"></use>
</g>
</g>
</svg></dd></dl>
<p>Where <i>P</i> is the measured power from the power meter and <i>TDP</i> is the certified die power allowance. Therefore a chip running at considerably under the certified TDP accumulates energy budget which can then be used up when the chip needs an instantaneous boost in performance. Once the extra energy budget is exhausted, the chip must go back to within its certified TDP. 
</p><p>The driving motivation behind this change is the fact that humans are considerably slower than the computer. This often means that performance-critical actions are fairly sparse and spread out. For example opening an image might require high performance for a short burst of time in which after the user might take a little bit of time to think about his next action. During those pauses the system is more or less idle and can accumulate some extra energy budget which can then be used to speed up the user&#39;s next short period of high performance action. This allows the system to be more responsive when needed most.
</p>
<h4><span class="mw-headline" id="Turbo_Boost_Technology_2.0">Turbo Boost Technology 2.0</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=54" title="Edit section: Turbo Boost Technology 2.0">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<div class="floatright"><a href="/wiki/File:sandy_bridge_new_turbo.png" class="image"><img alt="sandy bridge new turbo.png" src="/w/images/thumb/e/e4/sandy_bridge_new_turbo.png/350px-sandy_bridge_new_turbo.png" width="350" height="240" srcset="/w/images/thumb/e/e4/sandy_bridge_new_turbo.png/525px-sandy_bridge_new_turbo.png 1.5x, /w/images/e/e4/sandy_bridge_new_turbo.png 2x"/></a></div>
<p>Intel introduced <b><a href="/wiki/intel/turbo_boost_technology" title="intel/turbo boost technology">Turbo Boost Technology</a> 2.0</b> (<b>TBT 2.0</b>) with Sandy Bridge. The ability to temporarily boost core frequency has been refined over the last couple of generations. Back in <a href="/wiki/intel/microarchitectures/core" class="mw-redirect" title="intel/microarchitectures/core">Core</a> (<a href="/w/index.php?title=intel/cores/merom&amp;action=edit&amp;redlink=1" class="new" title="intel/cores/merom (page does not exist)">Merom</a> core), Intel was able to deliver a single bin of turbo when the other <a href="/wiki/physical_core" title="physical core">core</a> was asleep. Intel improved on that in <a href="/wiki/intel/microarchitectures/nehalem" class="mw-redirect" title="intel/microarchitectures/nehalem">Nehalem</a> by being able to deliver incrementally more bins the less cores are active. That is, slight speed bump for four cores, a few additional bins for when only two cores are active, and finally higher turbo for a single active core. With the introduction of <a href="/wiki/intel/microarchitectures/westmere" class="mw-redirect" title="intel/microarchitectures/westmere">Westmere</a>, which integrated the graphics in the same package, introduced dynamic frequency for the graphics domain. What&#39;s common to all previous implementations is their conservatives in how many bins they were allowed to boost into, especially when you went into two and four active cores.
</p><p>With Sandy Bridge and the SoC integration of the graphics and memory controller, Turbo Boost has been expanded substantially. With the new <a href="/w/index.php?title=intel/system_agent&amp;action=edit&amp;redlink=1" class="new" title="intel/system agent (page does not exist)">System Agent</a> and the power control unit, the chip is able to take into account many more variables which were not previously present. This allow the power unit to make more accurate decisions regarding the available power headroom. This improvement allow the unit to allow higher turbo frequency when there is sufficient headroom while still staying within the required power envelope.
</p>
<h3><span class="mw-headline" id="Idle_power_optimization">Idle power optimization</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=55" title="Edit section: Idle power optimization">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>For mobility-specific power improvements, Intel improved battery life with Sandy Bridge as well as the overall power efficiency and reduced <a href="/w/index.php?title=form_factor&amp;action=edit&amp;redlink=1" class="new" title="form factor (page does not exist)">form factor</a>. Key mobile features such as video playback have been substantially improved. The core, graphics, and package <a href="/wiki/C-States" class="mw-redirect" title="C-States">C-States</a> have been enhanced to enable low-power idle and average power usage. Many new algorithms have been implemented which can take platform preferences from BIOS as well. This enables OEM to more finely tune the performance characteristics of the processor by indicating what kind of device this is and how power consumption and saving should be handled.
</p>
<h2><span class="mw-headline" id="Graphics">Graphics</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=56" title="Edit section: Graphics">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<dl><dd><i>Main article: <a href="/wiki/intel/microarchitectures/gen6" title="intel/microarchitectures/gen6">Gen6</a></i></dd></dl>
<p>Sandy Bridge supports up to two independent displays.
</p>
<table class="wikitable tc2 tc3">

<tbody><tr>
<th colspan="4"> Gen6 <a href="/wiki/IGP" class="mw-redirect" title="IGP">IGP</a> Models </th>
<th colspan="7"> Standards
</th></tr>
<tr>
<th rowspan="2"> Name </th>
<th rowspan="2"> Execution Units </th>
<th rowspan="2"> Tier </th>
<th rowspan="2"> Series </th>
<th colspan="3"> <a href="/w/index.php?title=Direct3D&amp;action=edit&amp;redlink=1" class="new" title="Direct3D (page does not exist)">Direct3D</a> </th>
<th colspan="2"> <a href="/w/index.php?title=OpenGL&amp;action=edit&amp;redlink=1" class="new" title="OpenGL (page does not exist)">OpenGL</a>
</th></tr>
<tr>
<td> Windows </td>
<td> Linux </td>
<td> <a href="/w/index.php?title=High_Level_Shading_Language&amp;action=edit&amp;redlink=1" class="new" title="High Level Shading Language (page does not exist)">HLSL</a> </td>
<td> Windows </td>
<td> Linux
</td></tr>
<tr>
<td> <a href="/w/index.php?title=intel/hd_graphics_(sandy_bridge)&amp;action=edit&amp;redlink=1" class="new" title="intel/hd graphics (sandy bridge) (page does not exist)">HD Graphics</a> </td>
<td> 6 </td>
<td> GT1 </td>
<td> <a href="/wiki/intel/cores/sandy_bridge_m" title="intel/cores/sandy bridge m">M</a>/<a href="/w/index.php?title=intel/cores/sandy_bridge_h&amp;action=edit&amp;redlink=1" class="new" title="intel/cores/sandy bridge h (page does not exist)">H</a> </td>
<td rowspan="4" style="text-align: center;"> <b>10.1</b> </td>
<td rowspan="4" style="text-align: center;"> <b>N/A</b> </td>
<td rowspan="4" style="text-align: center;"> <b>4.1</b> </td>
<td rowspan="4" style="text-align: center;"> <b>3.1</b> </td>
<td rowspan="4" style="text-align: center;"> <b>3.3</b>
</td></tr>
<tr>
<td> <a href="/w/index.php?title=intel/hd_graphics_2000&amp;action=edit&amp;redlink=1" class="new" title="intel/hd graphics 2000 (page does not exist)">HD Graphics 2000</a> </td>
<td> 6 </td>
<td> GT1 </td>
<td> <a href="/w/index.php?title=intel/cores/sandy_bridge_h&amp;action=edit&amp;redlink=1" class="new" title="intel/cores/sandy bridge h (page does not exist)">H</a>
</td></tr>
<tr>
<td> <a href="/w/index.php?title=intel/hd_graphics_3000&amp;action=edit&amp;redlink=1" class="new" title="intel/hd graphics 3000 (page does not exist)">HD Graphics 3000</a> </td>
<td> 12 </td>
<td> GT2 </td>
<td> <a href="/wiki/intel/cores/sandy_bridge_m" title="intel/cores/sandy bridge m">M</a>/<a href="/w/index.php?title=intel/cores/sandy_bridge_h&amp;action=edit&amp;redlink=1" class="new" title="intel/cores/sandy bridge h (page does not exist)">H</a>
</td></tr>
<tr>
<td> <a href="/w/index.php?title=intel/hd_graphics_p3000&amp;action=edit&amp;redlink=1" class="new" title="intel/hd graphics p3000 (page does not exist)">HD Graphics P3000</a> </td>
<td> 12 </td>
<td> GT2 </td>
<td> <a href="/w/index.php?title=intel/cores/sandy_bridge_dt&amp;action=edit&amp;redlink=1" class="new" title="intel/cores/sandy bridge dt (page does not exist)">DT</a>
</td></tr></tbody></table>
<h4><span class="mw-headline" id="Hardware_Accelerated_Video">Hardware Accelerated Video</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=57" title="Edit section: Hardware Accelerated Video">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table class="wikitable">

<tbody><tr>
<th colspan="8"> <span style="float: left; margin-right: 4px; font-size: .7em;"><a href="/wiki/Template:sandy_bridge_hardware_accelerated_video_table" title="Template:sandy bridge hardware accelerated video table">[Edit]</a></span> <a href="/wiki/intel/microarchitectures/sandy_bridge" class="mw-redirect" title="intel/microarchitectures/sandy bridge">Sandy Bridge</a> (<a href="/wiki/intel/microarchitectures/gen6" title="intel/microarchitectures/gen6">Gen6</a>) Hardware Accelerated Video Capabilities
</th></tr>
<tr>
<th rowspan="2"> Codec </th>
<th colspan="3"> Encode </th>
<th colspan="3"> Decode
</th></tr>
<tr>
<th> Profiles </th>
<th> Levels </th>
<th> Max Resolution </th>
<th> Profiles </th>
<th> Levels </th>
<th> Max Resolution
</th></tr>
<tr>
<td> <a href="/w/index.php?title=MPEG-2&amp;action=edit&amp;redlink=1" class="new" title="MPEG-2 (page does not exist)">MPEG-2</a> (H.262) </td>
<td style="background-color: #ffdad6; text-align: center;" colspan="3">  </td>
<td> Main </td>
<td> Main, High </td>
<td> Up to 80 Mbps
</td></tr>
<tr>
<td> <a href="/w/index.php?title=MPEG-4_AVC&amp;action=edit&amp;redlink=1" class="new" title="MPEG-4 AVC (page does not exist)">MPEG-4 AVC</a> (H.264) </td>
<td> Main </td>
<td> 4.1 </td>
<td> Up to 40 Mbps </td>
<td> Main, High </td>
<td> 4.1 </td>
<td> Up to 40 Mbps
</td></tr>
<tr>
<td> <a href="/w/index.php?title=VC-1&amp;action=edit&amp;redlink=1" class="new" title="VC-1 (page does not exist)">VC-1</a> </td>
<td style="background-color: #ffdad6; text-align: center;" colspan="3">  </td>
<td> Advanced, Main, Simple </td>
<td> 3, High, Simple </td>
<td> Up to 40 Mbps
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Sockets.2FPlatform">Sockets/Platform</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=58" title="Edit section: Sockets/Platform">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Sandy Bridge comes in three different <a href="/w/index.php?title=C4&amp;action=edit&amp;redlink=1" class="new" title="C4 (page does not exist)">C4</a> packages: <a href="/w/index.php?title=PGA&amp;action=edit&amp;redlink=1" class="new" title="PGA (page does not exist)">PGA</a> for mobile computers, <a href="/w/index.php?title=LGA&amp;action=edit&amp;redlink=1" class="new" title="LGA (page does not exist)">LGA</a> for desktop systems and <a href="/w/index.php?title=BGA&amp;action=edit&amp;redlink=1" class="new" title="BGA (page does not exist)">BGA</a> for small form factor systems. For each of the three different dies (see <a href="#Configurability"> Configurability</a>), a different <a href="/w/index.php?title=package&amp;action=edit&amp;redlink=1" class="new" title="package (page does not exist)">package</a> <a href="/w/index.php?title=stack-up&amp;action=edit&amp;redlink=1" class="new" title="stack-up (page does not exist)">stack-up</a> was developed optimized for a particular vector: 10 layers for the highest power consumption, and 8 or 6 layers for the smaller dies.
</p>
<table class="wikitable" style="text-align: center;">

<tbody><tr>
<th> Package </th>
<th> Permanent </th>
<th> Platform </th>
<th> Chipset </th>
<th> Bus
</th></tr>
<tr>
<td> <a href="/w/index.php?title=intel/fcbga-1023&amp;action=edit&amp;redlink=1" class="new" title="intel/fcbga-1023 (page does not exist)">FCBGA-1023</a> </td>
<td> Yes </td>
<td rowspan="4"> 2-chip solution </td>
<td rowspan="4"> Cougar Point </td>
<td rowspan="4"> <a href="/w/index.php?title=DMI_2.0&amp;action=edit&amp;redlink=1" class="new" title="DMI 2.0 (page does not exist)">DMI 2.0</a>
</td></tr>
<tr>
<td> <a href="/w/index.php?title=intel/fcbga-1224&amp;action=edit&amp;redlink=1" class="new" title="intel/fcbga-1224 (page does not exist)">FCBGA-1224</a> </td>
<td> Yes
</td></tr>
<tr>
<td> <a href="/w/index.php?title=intel/rpga988b&amp;action=edit&amp;redlink=1" class="new" title="intel/rpga988b (page does not exist)">rPGA988B</a> </td>
<td> No
</td></tr>
<tr>
<td> <a href="/w/index.php?title=intel/lga-1155&amp;action=edit&amp;redlink=1" class="new" title="intel/lga-1155 (page does not exist)">LGA-1155</a> </td>
<td> No
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Die">Die</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=59" title="Edit section: Die">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Sandy Bridge desktop and mobile consist of 2 and 4 core models, each with their own die. One of the most noticeable changes on die is the integration of the GPU and the memory interface. The major components of the die are:
</p>
<ul><li> System Agent</li>
<li> CPU Core</li>
<li> Ring bus interconnect</li>
<li> Memory Controller</li></ul>
<h3><span class="mw-headline" id="System_Agent_2">System Agent</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=60" title="Edit section: System Agent">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The System Agent (SA) contains the Display Engine (DE), Power management units, and the various I/O buses.
</p>
<dl><dd> <a href="/wiki/File:sandy_bridge_system_agent.png" class="image"><img alt="sandy bridge system agent.png" src="/w/images/thumb/7/78/sandy_bridge_system_agent.png/650px-sandy_bridge_system_agent.png" width="650" height="224" srcset="/w/images/7/78/sandy_bridge_system_agent.png 1.5x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd> <a href="/wiki/File:sandy_bridge_system_agent_(annotated).png" class="image"><img alt="sandy bridge system agent (annotated).png" src="/w/images/thumb/3/3b/sandy_bridge_system_agent_%28annotated%29.png/650px-sandy_bridge_system_agent_%28annotated%29.png" width="650" height="317" srcset="/w/images/3/3b/sandy_bridge_system_agent_%28annotated%29.png 1.5x"/></a></dd></dl>
<h3><span class="mw-headline" id="Core_2">Core</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=61" title="Edit section: Core">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Sandy Bridge Client models come in either 2x core or 4x core setup.
</p>
<ul><li> 18.5 mm die size</li></ul>
<dl><dd> <a href="/wiki/File:sandy_bridge_core_die.png" class="image"><img alt="sandy bridge core die.png" src="/w/images/thumb/0/09/sandy_bridge_core_die.png/550px-sandy_bridge_core_die.png" width="550" height="326" srcset="/w/images/0/09/sandy_bridge_core_die.png 1.5x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd> <a href="/wiki/File:sandy_bridge_core_die_(annotated).png" class="image"><img alt="sandy bridge core die (annotated).png" src="/w/images/thumb/c/c4/sandy_bridge_core_die_%28annotated%29.png/550px-sandy_bridge_core_die_%28annotated%29.png" width="550" height="326" srcset="/w/images/c/c4/sandy_bridge_core_die_%28annotated%29.png 1.5x"/></a></dd></dl>
<h3><span class="mw-headline" id="Core_Group">Core Group</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=62" title="Edit section: Core Group">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Client models come in groups of 2 or 4 cores.
</p>
<ul><li> 2-cores group:
<ul><li> 58.5 mm die size
<ul><li> 2 Cores: 2x 18.5 mm = 37 mm</li>
<li> L3 Cache: 2x 10.75 mm = 21.5 mm</li></ul></li></ul></li></ul>
<ul><li> 4-core group
<ul><li> 117 mm die size
<ul><li> 4 Cores: 4x 18.5 mm = 74 mm</li>
<li> L3 Cache: 4x 10.75 mm = 43 mm</li></ul></li></ul></li></ul>
<dl><dd> <a href="/wiki/File:sandy_bridge_4x_core_complex_die.png" class="image"><img alt="sandy bridge 4x core complex die.png" src="/w/images/thumb/5/57/sandy_bridge_4x_core_complex_die.png/500px-sandy_bridge_4x_core_complex_die.png" width="500" height="340" srcset="/w/images/thumb/5/57/sandy_bridge_4x_core_complex_die.png/750px-sandy_bridge_4x_core_complex_die.png 1.5x, /w/images/thumb/5/57/sandy_bridge_4x_core_complex_die.png/1000px-sandy_bridge_4x_core_complex_die.png 2x"/></a></dd></dl>
<h3><span class="mw-headline" id="Dual-Core_.28GT1.29">Dual-Core (GT1)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=63" title="Edit section: Dual-Core (GT1)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> 504,000,000 transistors</li>
<li> <a href="/wiki/32_nm_process" class="mw-redirect" title="32 nm process">32 nm process</a></li>
<li> 131 mm die size</li>
<li> 2 CPU cores</li>
<li> 1 GPU core
<ul><li> 6 EUs</li></ul></li></ul>
<h3><span class="mw-headline" id="Dual-Core_.28GT2.29">Dual-Core (GT2)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=64" title="Edit section: Dual-Core (GT2)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> 624,000,000 transistors</li>
<li> <a href="/wiki/32_nm_process" class="mw-redirect" title="32 nm process">32 nm process</a></li>
<li> 149 mm die size</li>
<li> 2 CPU cores</li>
<li> 1 GPU core
<ul><li> 12 EUs</li></ul></li></ul>
<dl><dd> <a href="/wiki/File:sandy_bridge_(dual-core).jpg" class="image"><img alt="sandy bridge (dual-core).jpg" src="/w/images/thumb/1/10/sandy_bridge_%28dual-core%29.jpg/600px-sandy_bridge_%28dual-core%29.jpg" width="600" height="426" srcset="/w/images/1/10/sandy_bridge_%28dual-core%29.jpg 1.5x"/></a></dd></dl>
<h3><span class="mw-headline" id="Quad-Core">Quad-Core</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=65" title="Edit section: Quad-Core">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Quad-core Sandy Bridge die:
</p>
<ul><li> 1,160,000,000 transistors (995,000,000 transistors pre-layout)</li>
<li> <a href="/wiki/32_nm_process" class="mw-redirect" title="32 nm process">32 nm process</a></li>
<li> 216 mm die size</li>
<li> 4 CPU cores</li>
<li> 1 GPU core
<ul><li> 12 EUs</li></ul></li></ul>
<dl><dd> <a href="/wiki/File:sandy_bridge_(quad-core).jpg" class="image"><img alt="sandy bridge (quad-core).jpg" src="/w/images/thumb/c/c2/sandy_bridge_%28quad-core%29.jpg/850px-sandy_bridge_%28quad-core%29.jpg" width="850" height="416" srcset="/w/images/c/c2/sandy_bridge_%28quad-core%29.jpg 1.5x"/></a></dd></dl>
<dl><dd> <a href="/wiki/File:sandy_bridge_(quad-core)_(annotated).png" class="image"><img alt="sandy bridge (quad-core) (annotated).png" src="/w/images/thumb/d/d7/sandy_bridge_%28quad-core%29_%28annotated%29.png/850px-sandy_bridge_%28quad-core%29_%28annotated%29.png" width="850" height="416" srcset="/w/images/d/d7/sandy_bridge_%28quad-core%29_%28annotated%29.png 1.5x"/></a></dd></dl>
<h3><span class="mw-headline" id="Wafer">Wafer</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=66" title="Edit section: Wafer">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd> <a href="/wiki/File:sandy_bridge_partial_wafer.png" class="image"><img alt="sandy bridge partial wafer.png" src="/w/images/thumb/9/90/sandy_bridge_partial_wafer.png/850px-sandy_bridge_partial_wafer.png" width="850" height="538" srcset="/w/images/thumb/9/90/sandy_bridge_partial_wafer.png/1275px-sandy_bridge_partial_wafer.png 1.5x, /w/images/thumb/9/90/sandy_bridge_partial_wafer.png/1700px-sandy_bridge_partial_wafer.png 2x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd> <a href="/wiki/File:sandy_bridge_partial_wafer_(annotated).png" class="image"><img alt="sandy bridge partial wafer (annotated).png" src="/w/images/thumb/f/f0/sandy_bridge_partial_wafer_%28annotated%29.png/850px-sandy_bridge_partial_wafer_%28annotated%29.png" width="850" height="534" srcset="/w/images/thumb/f/f0/sandy_bridge_partial_wafer_%28annotated%29.png/1275px-sandy_bridge_partial_wafer_%28annotated%29.png 1.5x, /w/images/thumb/f/f0/sandy_bridge_partial_wafer_%28annotated%29.png/1700px-sandy_bridge_partial_wafer_%28annotated%29.png 2x"/></a></dd></dl>
<h3><span class="mw-headline" id="Additional_Shots">Additional Shots</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=67" title="Edit section: Additional Shots">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Additional die and wafer shots provided by Intel:
</p>
<ul class="gallery mw-gallery-slideshow">
		<li class="gallerybox" style="width: 155px"><div style="width: 155px">
			<div class="thumb" style="width: 150px;"><div style="margin:35px auto;"><a href="/wiki/File:sandy_bridge_die_on_a_wafer.png" class="image"><img alt="" src="/w/images/thumb/2/25/sandy_bridge_die_on_a_wafer.png/120px-sandy_bridge_die_on_a_wafer.png" width="120" height="80" srcset="/w/images/thumb/2/25/sandy_bridge_die_on_a_wafer.png/180px-sandy_bridge_die_on_a_wafer.png 1.5x, /w/images/thumb/2/25/sandy_bridge_die_on_a_wafer.png/240px-sandy_bridge_die_on_a_wafer.png 2x"/></a></div></div>
			<div class="gallerytext">
<p>A partial wafer shot showing a complete quad-core die along with eight other dies around it.
</p>
			</div>
		</div></li>
		<li class="gallerybox" style="width: 155px"><div style="width: 155px">
			<div class="thumb" style="width: 150px;"><div style="margin:32.5px auto;"><a href="/wiki/File:sandy_bridge_whole_wafer.png" class="image"><img alt="" src="/w/images/thumb/0/0c/sandy_bridge_whole_wafer.png/120px-sandy_bridge_whole_wafer.png" width="120" height="85" srcset="/w/images/thumb/0/0c/sandy_bridge_whole_wafer.png/180px-sandy_bridge_whole_wafer.png 1.5x, /w/images/thumb/0/0c/sandy_bridge_whole_wafer.png/240px-sandy_bridge_whole_wafer.png 2x"/></a></div></div>
			<div class="gallerytext">
<p>An entire Sandy Bridge Wafer.
</p>
			</div>
		</div></li>
		<li class="gallerybox" style="width: 155px"><div style="width: 155px">
			<div class="thumb" style="width: 150px;"><div style="margin:38.5px auto;"><a href="/wiki/File:sandy_bridge_wafer_angled_1.png" class="image"><img alt="" src="/w/images/thumb/9/92/sandy_bridge_wafer_angled_1.png/120px-sandy_bridge_wafer_angled_1.png" width="120" height="73" srcset="/w/images/thumb/9/92/sandy_bridge_wafer_angled_1.png/180px-sandy_bridge_wafer_angled_1.png 1.5x, /w/images/thumb/9/92/sandy_bridge_wafer_angled_1.png/240px-sandy_bridge_wafer_angled_1.png 2x"/></a></div></div>
			<div class="gallerytext">
<p>Partial wafer shot, angled. shot 1.
</p>
			</div>
		</div></li>
		<li class="gallerybox" style="width: 155px"><div style="width: 155px">
			<div class="thumb" style="width: 150px;"><div style="margin:35px auto;"><a href="/wiki/File:sandy_bridge_wafer_angled_2.png" class="image"><img alt="" src="/w/images/thumb/e/e8/sandy_bridge_wafer_angled_2.png/120px-sandy_bridge_wafer_angled_2.png" width="120" height="80" srcset="/w/images/thumb/e/e8/sandy_bridge_wafer_angled_2.png/180px-sandy_bridge_wafer_angled_2.png 1.5x, /w/images/thumb/e/e8/sandy_bridge_wafer_angled_2.png/240px-sandy_bridge_wafer_angled_2.png 2x"/></a></div></div>
			<div class="gallerytext">
<p>Partial wafer shot, angled. shot 2.
</p>
			</div>
		</div></li>
		<li class="gallerybox" style="width: 155px"><div style="width: 155px">
			<div class="thumb" style="width: 150px;"><div style="margin:35px auto;"><a href="/wiki/File:sandy_bridge_wafer_angled_3.png" class="image"><img alt="" src="/w/images/thumb/2/26/sandy_bridge_wafer_angled_3.png/120px-sandy_bridge_wafer_angled_3.png" width="120" height="80" srcset="/w/images/thumb/2/26/sandy_bridge_wafer_angled_3.png/180px-sandy_bridge_wafer_angled_3.png 1.5x, /w/images/thumb/2/26/sandy_bridge_wafer_angled_3.png/240px-sandy_bridge_wafer_angled_3.png 2x"/></a></div></div>
			<div class="gallerytext">
<p>Partial wafer shot, angled. shot 3.
</p>
			</div>
		</div></li>
</ul>
<h2><span class="mw-headline" id="All_Sandy_Bridge_Chips">All Sandy Bridge Chips</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=68" title="Edit section: All Sandy Bridge Chips">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="comptable-wrapper"><div class="comptable-scroller">
<table class="comptable sortable tc6 tc7 tc20 tc21 tc22 tc23 tc24 tc25">
<tbody><tr class="comptable-header"><th></th><th colspan="19">List of Sandy Bridge Processors</th></tr>
<tr class="comptable-header"><th></th><th colspan="9">Main processor</th><th colspan="5"><a href="/wiki/intel/turbo_boost" class="mw-redirect" title="intel/turbo boost">Turbo Boost</a></th><th>Mem</th><th colspan="3">IGP</th></tr>
<tr class="comptable-header"><th class="unsortable">Model</th><th>Launched</th><th>Price</th><th>Family</th><th>Core Name</th><th>Cores</th><th>Threads</th><th data-sort-type="number">L2$</th><th data-sort-type="number">L3$</th><th>TDP</th><th data-sort-type="number">Frequency</th><th>1 Core</th><th>2 Cores</th><th>3 Cores</th><th>4 Cores</th><th>Max Mem</th><th>GPU</th><th data-sort-type="number">Frequency</th><th>Turbo</th></tr>
<tr><td><a href="/wiki/intel/celeron/787" title="intel/celeron/787">787</a></td><td>July 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;96.30 &amp;#160;86.67 &amp;#160;11,056.31"><span class="smwtext">$107.00</span><div class="smwttcontent">96.30 <br/>86.67 <br/>11,056.31 <br/></div></span></td><td>Celeron</td><td>Sandy Bridge M</td><td>1</td><td>1</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="256&amp;#160;KiB 262,144&amp;#160;B 2.441406e-4&amp;#160;GiB"><span class="smwtext">0.25MiB</span><div class="smwttcontent">256KiB <br/>262,144B <br/>2.441406e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,536&amp;#160;KiB 1,572,864&amp;#160;B 0.00146&amp;#160;GiB"><span class="smwtext">1.5MiB</span><div class="smwttcontent">1,536KiB <br/>1,572,864B <br/>0.00146GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,300&amp;#160;MHz 1,300,000&amp;#160;kHz"><span class="smwtext">1.3GHz</span><div class="smwttcontent">1,300MHz <br/>1,300,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.95&amp;#160;GHz 950,000&amp;#160;KHz"><span class="smwtext">950MHz</span><div class="smwttcontent">0.95GHz <br/>950,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/797" title="intel/celeron/797">797</a></td><td>January 2012</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;96.30 &amp;#160;86.67 &amp;#160;11,056.31"><span class="smwtext">$107.00</span><div class="smwttcontent">96.30 <br/>86.67 <br/>11,056.31 <br/></div></span></td><td>Celeron</td><td>Sandy Bridge M</td><td>1</td><td>1</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="256&amp;#160;KiB 262,144&amp;#160;B 2.441406e-4&amp;#160;GiB"><span class="smwtext">0.25MiB</span><div class="smwttcontent">256KiB <br/>262,144B <br/>2.441406e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,536&amp;#160;KiB 1,572,864&amp;#160;B 0.00146&amp;#160;GiB"><span class="smwtext">1.5MiB</span><div class="smwttcontent">1,536KiB <br/>1,572,864B <br/>0.00146GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,400&amp;#160;MHz 1,400,000&amp;#160;kHz"><span class="smwtext">1.4GHz</span><div class="smwttcontent">1,400MHz <br/>1,400,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.95&amp;#160;GHz 950,000&amp;#160;KHz"><span class="smwtext">950MHz</span><div class="smwttcontent">0.95GHz <br/>950,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/807" title="intel/celeron/807">807</a></td><td>July 2012</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;77.40 &amp;#160;69.66 &amp;#160;8,886.38"><span class="smwtext">$86.00</span><div class="smwttcontent">77.40 <br/>69.66 <br/>8,886.38 <br/></div></span></td><td>Celeron</td><td>Sandy Bridge M</td><td>1</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="256&amp;#160;KiB 262,144&amp;#160;B 2.441406e-4&amp;#160;GiB"><span class="smwtext">0.25MiB</span><div class="smwttcontent">256KiB <br/>262,144B <br/>2.441406e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,536&amp;#160;KiB 1,572,864&amp;#160;B 0.00146&amp;#160;GiB"><span class="smwtext">1.5MiB</span><div class="smwttcontent">1,536KiB <br/>1,572,864B <br/>0.00146GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,500&amp;#160;MHz 1,500,000&amp;#160;kHz"><span class="smwtext">1.5GHz</span><div class="smwttcontent">1,500MHz <br/>1,500,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.95&amp;#160;GHz 950,000&amp;#160;KHz"><span class="smwtext">950MHz</span><div class="smwttcontent">0.95GHz <br/>950,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/807ue" title="intel/celeron/807ue">807UE</a></td><td>July 2012</td><td></td><td>Celeron</td><td>Sandy Bridge M</td><td>1</td><td>1</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="256&amp;#160;KiB 262,144&amp;#160;B 2.441406e-4&amp;#160;GiB"><span class="smwtext">0.25MiB</span><div class="smwttcontent">256KiB <br/>262,144B <br/>2.441406e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,536&amp;#160;KiB 1,572,864&amp;#160;B 0.00146&amp;#160;GiB"><span class="smwtext">1.5MiB</span><div class="smwttcontent">1,536KiB <br/>1,572,864B <br/>0.00146GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="10,000&amp;#160;mW 0.0134&amp;#160;hp 0.01&amp;#160;kW"><span class="smwtext">10W</span><div class="smwttcontent">10,000mW <br/>0.0134hp <br/>0.01kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,000&amp;#160;MHz 1,000,000&amp;#160;kHz"><span class="smwtext">1GHz</span><div class="smwttcontent">1,000MHz <br/>1,000,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;MiB 4,194,304&amp;#160;KiB 4,294,967,296&amp;#160;B 0.00391&amp;#160;TiB"><span class="smwtext">4GiB</span><div class="smwttcontent">4,096MiB <br/>4,194,304KiB <br/>4,294,967,296B <br/>0.00391TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.8&amp;#160;GHz 800,000&amp;#160;KHz"><span class="smwtext">800MHz</span><div class="smwttcontent">0.8GHz <br/>800,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/817" title="intel/celeron/817">817</a></td><td>2012</td><td></td><td>Celeron</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,600&amp;#160;MHz 1,600,000&amp;#160;kHz"><span class="smwtext">1.6GHz</span><div class="smwttcontent">1,600MHz <br/>1,600,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.8&amp;#160;GHz 800,000&amp;#160;KHz"><span class="smwtext">800MHz</span><div class="smwttcontent">0.8GHz <br/>800,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/827" title="intel/celeron/827">827</a></td><td>2012</td><td></td><td>Celeron</td><td>Sandy Bridge M</td><td>1</td><td>1</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="256&amp;#160;KiB 262,144&amp;#160;B 2.441406e-4&amp;#160;GiB"><span class="smwtext">0.25MiB</span><div class="smwttcontent">256KiB <br/>262,144B <br/>2.441406e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,536&amp;#160;KiB 1,572,864&amp;#160;B 0.00146&amp;#160;GiB"><span class="smwtext">1.5MiB</span><div class="smwttcontent">1,536KiB <br/>1,572,864B <br/>0.00146GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,400&amp;#160;MHz 1,400,000&amp;#160;kHz"><span class="smwtext">1.4GHz</span><div class="smwttcontent">1,400MHz <br/>1,400,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.8&amp;#160;GHz 800,000&amp;#160;KHz"><span class="smwtext">800MHz</span><div class="smwttcontent">0.8GHz <br/>800,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/827e" title="intel/celeron/827e">827E</a></td><td>July 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;80.10 &amp;#160;72.09 &amp;#160;9,196.37"><span class="smwtext">$89.00</span><div class="smwttcontent">80.10 <br/>72.09 <br/>9,196.37 <br/></div></span></td><td>Celeron</td><td>Sandy Bridge M</td><td>1</td><td>1</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="256&amp;#160;KiB 262,144&amp;#160;B 2.441406e-4&amp;#160;GiB"><span class="smwtext">0.25MiB</span><div class="smwttcontent">256KiB <br/>262,144B <br/>2.441406e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,536&amp;#160;KiB 1,572,864&amp;#160;B 0.00146&amp;#160;GiB"><span class="smwtext">1.5MiB</span><div class="smwttcontent">1,536KiB <br/>1,572,864B <br/>0.00146GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,400&amp;#160;MHz 1,400,000&amp;#160;kHz"><span class="smwtext">1.4GHz</span><div class="smwttcontent">1,400MHz <br/>1,400,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.8&amp;#160;GHz 800,000&amp;#160;KHz"><span class="smwtext">800MHz</span><div class="smwttcontent">0.8GHz <br/>800,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/837" title="intel/celeron/837">837</a></td><td>2012</td><td></td><td>Celeron</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,800&amp;#160;MHz 1,800,000&amp;#160;kHz"><span class="smwtext">1.8GHz</span><div class="smwttcontent">1,800MHz <br/>1,800,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.8&amp;#160;GHz 800,000&amp;#160;KHz"><span class="smwtext">800MHz</span><div class="smwttcontent">0.8GHz <br/>800,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/847" title="intel/celeron/847">847</a></td><td>June 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;120.60 &amp;#160;108.54 &amp;#160;13,846.22"><span class="smwtext">$134.00</span><div class="smwttcontent">120.60 <br/>108.54 <br/>13,846.22 <br/></div></span></td><td>Celeron</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,100&amp;#160;MHz 1,100,000&amp;#160;kHz"><span class="smwtext">1.1GHz</span><div class="smwttcontent">1,100MHz <br/>1,100,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.8&amp;#160;GHz 800,000&amp;#160;KHz"><span class="smwtext">800MHz</span><div class="smwttcontent">0.8GHz <br/>800,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/847e" title="intel/celeron/847e">847E</a></td><td>June 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;99.90 &amp;#160;89.91 &amp;#160;11,469.63"><span class="smwtext">$111.00</span><div class="smwttcontent">99.90 <br/>89.91 <br/>11,469.63 <br/></div></span></td><td>Celeron</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,100&amp;#160;MHz 1,100,000&amp;#160;kHz"><span class="smwtext">1.1GHz</span><div class="smwttcontent">1,100MHz <br/>1,100,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.8&amp;#160;GHz 800,000&amp;#160;KHz"><span class="smwtext">800MHz</span><div class="smwttcontent">0.8GHz <br/>800,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/857" title="intel/celeron/857">857</a></td><td>July 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;120.60 &amp;#160;108.54 &amp;#160;13,846.22"><span class="smwtext">$134.00</span><div class="smwttcontent">120.60 <br/>108.54 <br/>13,846.22 <br/></div></span></td><td>Celeron</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,200&amp;#160;MHz 1,200,000&amp;#160;kHz"><span class="smwtext">1.2GHz</span><div class="smwttcontent">1,200MHz <br/>1,200,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/867" title="intel/celeron/867">867</a></td><td>January 2012</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;120.60 &amp;#160;108.54 &amp;#160;13,846.22"><span class="smwtext">$134.00</span><div class="smwttcontent">120.60 <br/>108.54 <br/>13,846.22 <br/></div></span></td><td>Celeron</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,300&amp;#160;MHz 1,300,000&amp;#160;kHz"><span class="smwtext">1.3GHz</span><div class="smwttcontent">1,300MHz <br/>1,300,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/877" title="intel/celeron/877">877</a></td><td>July 2012</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;77.40 &amp;#160;69.66 &amp;#160;8,886.38"><span class="smwtext">$86.00</span><div class="smwttcontent">77.40 <br/>69.66 <br/>8,886.38 <br/></div></span></td><td>Celeron</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,400&amp;#160;MHz 1,400,000&amp;#160;kHz"><span class="smwtext">1.4GHz</span><div class="smwttcontent">1,400MHz <br/>1,400,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/887" title="intel/celeron/887">887</a></td><td>September 2012</td><td></td><td>Celeron</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,500&amp;#160;MHz 1,500,000&amp;#160;kHz"><span class="smwtext">1.5GHz</span><div class="smwttcontent">1,500MHz <br/>1,500,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/887e" title="intel/celeron/887e">887E</a></td><td>September 2012</td><td></td><td>Celeron</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,500&amp;#160;MHz 1,500,000&amp;#160;kHz"><span class="smwtext">1.5GHz</span><div class="smwttcontent">1,500MHz <br/>1,500,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/897" title="intel/celeron/897">897</a></td><td>2012</td><td></td><td>Celeron</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,600&amp;#160;MHz 1,600,000&amp;#160;kHz"><span class="smwtext">1.6GHz</span><div class="smwttcontent">1,600MHz <br/>1,600,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/b710" title="intel/celeron/b710">B710</a></td><td>June 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;63.00 &amp;#160;56.70 &amp;#160;7,233.10"><span class="smwtext">$70.00</span><div class="smwttcontent">63.00 <br/>56.70 <br/>7,233.10 <br/></div></span></td><td>Celeron</td><td>Sandy Bridge M</td><td>1</td><td>1</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="256&amp;#160;KiB 262,144&amp;#160;B 2.441406e-4&amp;#160;GiB"><span class="smwtext">0.25MiB</span><div class="smwttcontent">256KiB <br/>262,144B <br/>2.441406e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,536&amp;#160;KiB 1,572,864&amp;#160;B 0.00146&amp;#160;GiB"><span class="smwtext">1.5MiB</span><div class="smwttcontent">1,536KiB <br/>1,572,864B <br/>0.00146GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,600&amp;#160;MHz 1,600,000&amp;#160;kHz"><span class="smwtext">1.6GHz</span><div class="smwttcontent">1,600MHz <br/>1,600,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/b720" title="intel/celeron/b720">B720</a></td><td>January 2012</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;63.00 &amp;#160;56.70 &amp;#160;7,233.10"><span class="smwtext">$70.00</span><div class="smwttcontent">63.00 <br/>56.70 <br/>7,233.10 <br/></div></span></td><td>Celeron</td><td>Sandy Bridge M</td><td>1</td><td>1</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="256&amp;#160;KiB 262,144&amp;#160;B 2.441406e-4&amp;#160;GiB"><span class="smwtext">0.25MiB</span><div class="smwttcontent">256KiB <br/>262,144B <br/>2.441406e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,536&amp;#160;KiB 1,572,864&amp;#160;B 0.00146&amp;#160;GiB"><span class="smwtext">1.5MiB</span><div class="smwttcontent">1,536KiB <br/>1,572,864B <br/>0.00146GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,700&amp;#160;MHz 1,700,000&amp;#160;kHz"><span class="smwtext">1.7GHz</span><div class="smwttcontent">1,700MHz <br/>1,700,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/b730" title="intel/celeron/b730">B730</a></td><td>July 2012</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;63.00 &amp;#160;56.70 &amp;#160;7,233.10"><span class="smwtext">$70.00</span><div class="smwttcontent">63.00 <br/>56.70 <br/>7,233.10 <br/></div></span></td><td>Celeron</td><td>Sandy Bridge M</td><td>1</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="256&amp;#160;KiB 262,144&amp;#160;B 2.441406e-4&amp;#160;GiB"><span class="smwtext">0.25MiB</span><div class="smwttcontent">256KiB <br/>262,144B <br/>2.441406e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,536&amp;#160;KiB 1,572,864&amp;#160;B 0.00146&amp;#160;GiB"><span class="smwtext">1.5MiB</span><div class="smwttcontent">1,536KiB <br/>1,572,864B <br/>0.00146GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,800&amp;#160;MHz 1,800,000&amp;#160;kHz"><span class="smwtext">1.8GHz</span><div class="smwttcontent">1,800MHz <br/>1,800,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/b800" title="intel/celeron/b800">B800</a></td><td>June 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;72.00 &amp;#160;64.80 &amp;#160;8,266.40"><span class="smwtext">$80.00</span><div class="smwttcontent">72.00 <br/>64.80 <br/>8,266.40 <br/></div></span></td><td>Celeron</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,500&amp;#160;MHz 1,500,000&amp;#160;kHz"><span class="smwtext">1.5GHz</span><div class="smwttcontent">1,500MHz <br/>1,500,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/b810" title="intel/celeron/b810">B810</a></td><td>14 March 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;64.80 &amp;#160;58.32 &amp;#160;7,439.76"><span class="smwtext">$72.00</span><div class="smwttcontent">64.80 <br/>58.32 <br/>7,439.76 <br/></div></span></td><td>Celeron</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,600&amp;#160;MHz 1,600,000&amp;#160;kHz"><span class="smwtext">1.6GHz</span><div class="smwttcontent">1,600MHz <br/>1,600,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.95&amp;#160;GHz 950,000&amp;#160;KHz"><span class="smwtext">950MHz</span><div class="smwttcontent">0.95GHz <br/>950,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/b810e" title="intel/celeron/b810e">B810E</a></td><td>June 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;64.80 &amp;#160;58.32 &amp;#160;7,439.76"><span class="smwtext">$72.00</span><div class="smwttcontent">64.80 <br/>58.32 <br/>7,439.76 <br/></div></span></td><td>Celeron</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,600&amp;#160;MHz 1,600,000&amp;#160;kHz"><span class="smwtext">1.6GHz</span><div class="smwttcontent">1,600MHz <br/>1,600,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/b815" title="intel/celeron/b815">B815</a></td><td>January 2012</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;77.40 &amp;#160;69.66 &amp;#160;8,886.38"><span class="smwtext">$86.00</span><div class="smwttcontent">77.40 <br/>69.66 <br/>8,886.38 <br/></div></span></td><td>Celeron</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,600&amp;#160;MHz 1,600,000&amp;#160;kHz"><span class="smwtext">1.6GHz</span><div class="smwttcontent">1,600MHz <br/>1,600,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.05&amp;#160;GHz 1,050,000&amp;#160;KHz"><span class="smwtext">1,050MHz</span><div class="smwttcontent">1.05GHz <br/>1,050,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/b820" title="intel/celeron/b820">B820</a></td><td>July 2012</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;77.40 &amp;#160;69.66 &amp;#160;8,886.38"><span class="smwtext">$86.00</span><div class="smwttcontent">77.40 <br/>69.66 <br/>8,886.38 <br/></div></span></td><td>Celeron</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,700&amp;#160;MHz 1,700,000&amp;#160;kHz"><span class="smwtext">1.7GHz</span><div class="smwttcontent">1,700MHz <br/>1,700,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.05&amp;#160;GHz 1,050,000&amp;#160;KHz"><span class="smwtext">1,050MHz</span><div class="smwttcontent">1.05GHz <br/>1,050,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/b830" title="intel/celeron/b830">B830</a></td><td>July 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;77.40 &amp;#160;69.66 &amp;#160;8,886.38"><span class="smwtext">$86.00</span><div class="smwttcontent">77.40 <br/>69.66 <br/>8,886.38 <br/></div></span></td><td>Celeron</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,800&amp;#160;MHz 1,800,000&amp;#160;kHz"><span class="smwtext">1.8GHz</span><div class="smwttcontent">1,800MHz <br/>1,800,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.05&amp;#160;GHz 1,050,000&amp;#160;KHz"><span class="smwtext">1,050MHz</span><div class="smwttcontent">1.05GHz <br/>1,050,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/b840" title="intel/celeron/b840">B840</a></td><td>July 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;77.40 &amp;#160;69.66 &amp;#160;8,886.38"><span class="smwtext">$86.00</span><div class="smwttcontent">77.40 <br/>69.66 <br/>8,886.38 <br/></div></span></td><td>Celeron</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,900&amp;#160;MHz 1,900,000&amp;#160;kHz"><span class="smwtext">1.9GHz</span><div class="smwttcontent">1,900MHz <br/>1,900,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/celeron/b860e" title="intel/celeron/b860e">B860E</a></td><td>2012</td><td></td><td>Celeron</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,100&amp;#160;MHz 2,100,000&amp;#160;kHz"><span class="smwtext">2.1GHz</span><div class="smwttcontent">2,100MHz <br/>2,100,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-2308m" title="intel/core i3/i3-2308m">i3-2308M</a></td><td>February 2011</td><td></td><td>Core i3</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,100&amp;#160;MHz 2,100,000&amp;#160;kHz"><span class="smwtext">2.1GHz</span><div class="smwttcontent">2,100MHz <br/>2,100,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.1&amp;#160;GHz 1,100,000&amp;#160;KHz"><span class="smwtext">1,100MHz</span><div class="smwttcontent">1.1GHz <br/>1,100,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-2310e" title="intel/core i3/i3-2310e">i3-2310E</a></td><td>February 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;202.50 &amp;#160;182.25 &amp;#160;23,249.25"><span class="smwtext">$225.00</span><div class="smwttcontent">202.50 <br/>182.25 <br/>23,249.25 <br/></div></span></td><td>Core i3</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,100&amp;#160;MHz 2,100,000&amp;#160;kHz"><span class="smwtext">2.1GHz</span><div class="smwttcontent">2,100MHz <br/>2,100,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.05&amp;#160;GHz 1,050,000&amp;#160;KHz"><span class="smwtext">1,050MHz</span><div class="smwttcontent">1.05GHz <br/>1,050,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-2310m" title="intel/core i3/i3-2310m">i3-2310M</a></td><td>February 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;202.50 &amp;#160;182.25 &amp;#160;23,249.25"><span class="smwtext">$225.00</span><div class="smwttcontent">202.50 <br/>182.25 <br/>23,249.25 <br/></div></span></td><td>Core i3</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,100&amp;#160;MHz 2,100,000&amp;#160;kHz"><span class="smwtext">2.1GHz</span><div class="smwttcontent">2,100MHz <br/>2,100,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.1&amp;#160;GHz 1,100,000&amp;#160;KHz"><span class="smwtext">1,100MHz</span><div class="smwttcontent">1.1GHz <br/>1,100,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-2312m" title="intel/core i3/i3-2312m">i3-2312M</a></td><td>June 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;202.50 &amp;#160;182.25 &amp;#160;23,249.25"><span class="smwtext">$225.00</span><div class="smwttcontent">202.50 <br/>182.25 <br/>23,249.25 <br/></div></span></td><td>Core i3</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,100&amp;#160;MHz 2,100,000&amp;#160;kHz"><span class="smwtext">2.1GHz</span><div class="smwttcontent">2,100MHz <br/>2,100,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.1&amp;#160;GHz 1,100,000&amp;#160;KHz"><span class="smwtext">1,100MHz</span><div class="smwttcontent">1.1GHz <br/>1,100,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-2328m" title="intel/core i3/i3-2328m">i3-2328M</a></td><td>September 2012</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;202.50 &amp;#160;182.25 &amp;#160;23,249.25"><span class="smwtext">$225.00</span><div class="smwttcontent">202.50 <br/>182.25 <br/>23,249.25 <br/></div></span></td><td>Core i3</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,200&amp;#160;MHz 2,200,000&amp;#160;kHz"><span class="smwtext">2.2GHz</span><div class="smwttcontent">2,200MHz <br/>2,200,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.1&amp;#160;GHz 1,100,000&amp;#160;KHz"><span class="smwtext">1,100MHz</span><div class="smwttcontent">1.1GHz <br/>1,100,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-2330e" title="intel/core i3/i3-2330e">i3-2330E</a></td><td>June 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;202.50 &amp;#160;182.25 &amp;#160;23,249.25"><span class="smwtext">$225.00</span><div class="smwttcontent">202.50 <br/>182.25 <br/>23,249.25 <br/></div></span></td><td>Core i3</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,200&amp;#160;MHz 2,200,000&amp;#160;kHz"><span class="smwtext">2.2GHz</span><div class="smwttcontent">2,200MHz <br/>2,200,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.05&amp;#160;GHz 1,050,000&amp;#160;KHz"><span class="smwtext">1,050MHz</span><div class="smwttcontent">1.05GHz <br/>1,050,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-2330m" title="intel/core i3/i3-2330m">i3-2330M</a></td><td>June 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;202.50 &amp;#160;182.25 &amp;#160;23,249.25"><span class="smwtext">$225.00</span><div class="smwttcontent">202.50 <br/>182.25 <br/>23,249.25 <br/></div></span></td><td>Core i3</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,200&amp;#160;MHz 2,200,000&amp;#160;kHz"><span class="smwtext">2.2GHz</span><div class="smwttcontent">2,200MHz <br/>2,200,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.1&amp;#160;GHz 1,100,000&amp;#160;KHz"><span class="smwtext">1,100MHz</span><div class="smwttcontent">1.1GHz <br/>1,100,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-2332m" title="intel/core i3/i3-2332m">i3-2332M</a></td><td>September 2011</td><td></td><td>Core i3</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,200&amp;#160;MHz 2,200,000&amp;#160;kHz"><span class="smwtext">2.2GHz</span><div class="smwttcontent">2,200MHz <br/>2,200,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.1&amp;#160;GHz 1,100,000&amp;#160;KHz"><span class="smwtext">1,100MHz</span><div class="smwttcontent">1.1GHz <br/>1,100,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-2340ue" title="intel/core i3/i3-2340ue">i3-2340UE</a></td><td>June 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;225.00 &amp;#160;202.50 &amp;#160;25,832.50"><span class="smwtext">$250.00</span><div class="smwttcontent">225.00 <br/>202.50 <br/>25,832.50 <br/></div></span></td><td>Core i3</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,300&amp;#160;MHz 1,300,000&amp;#160;kHz"><span class="smwtext">1.3GHz</span><div class="smwttcontent">1,300MHz <br/>1,300,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.8&amp;#160;GHz 800,000&amp;#160;KHz"><span class="smwtext">800MHz</span><div class="smwttcontent">0.8GHz <br/>800,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-2348m" title="intel/core i3/i3-2348m">i3-2348M</a></td><td>January 2013</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;202.50 &amp;#160;182.25 &amp;#160;23,249.25"><span class="smwtext">$225.00</span><div class="smwttcontent">202.50 <br/>182.25 <br/>23,249.25 <br/></div></span></td><td>Core i3</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,300&amp;#160;MHz 2,300,000&amp;#160;kHz"><span class="smwtext">2.3GHz</span><div class="smwttcontent">2,300MHz <br/>2,300,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.15&amp;#160;GHz 1,150,000&amp;#160;KHz"><span class="smwtext">1,150MHz</span><div class="smwttcontent">1.15GHz <br/>1,150,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-2350lm" title="intel/core i3/i3-2350lm">i3-2350LM</a></td><td>October 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;202.50 &amp;#160;182.25 &amp;#160;23,249.25"><span class="smwtext">$225.00</span><div class="smwttcontent">202.50 <br/>182.25 <br/>23,249.25 <br/></div></span></td><td>Core i3</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,600&amp;#160;MHz 1,600,000&amp;#160;kHz"><span class="smwtext">1.6GHz</span><div class="smwttcontent">1,600MHz <br/>1,600,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.15&amp;#160;GHz 1,150,000&amp;#160;KHz"><span class="smwtext">1,150MHz</span><div class="smwttcontent">1.15GHz <br/>1,150,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-2350m" title="intel/core i3/i3-2350m">i3-2350M</a></td><td>October 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;202.50 &amp;#160;182.25 &amp;#160;23,249.25"><span class="smwtext">$225.00</span><div class="smwttcontent">202.50 <br/>182.25 <br/>23,249.25 <br/></div></span></td><td>Core i3</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,300&amp;#160;MHz 2,300,000&amp;#160;kHz"><span class="smwtext">2.3GHz</span><div class="smwttcontent">2,300MHz <br/>2,300,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.15&amp;#160;GHz 1,150,000&amp;#160;KHz"><span class="smwtext">1,150MHz</span><div class="smwttcontent">1.15GHz <br/>1,150,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-2355m" title="intel/core i3/i3-2355m">i3-2355M</a></td><td>2012</td><td></td><td>Core i3</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,300&amp;#160;MHz 1,300,000&amp;#160;kHz"><span class="smwtext">1.3GHz</span><div class="smwttcontent">1,300MHz <br/>1,300,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-2357m" title="intel/core i3/i3-2357m">i3-2357M</a></td><td>June 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;225.00 &amp;#160;202.50 &amp;#160;25,832.50"><span class="smwtext">$250.00</span><div class="smwttcontent">225.00 <br/>202.50 <br/>25,832.50 <br/></div></span></td><td>Core i3</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,300&amp;#160;MHz 1,300,000&amp;#160;kHz"><span class="smwtext">1.3GHz</span><div class="smwttcontent">1,300MHz <br/>1,300,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.95&amp;#160;GHz 950,000&amp;#160;KHz"><span class="smwtext">950MHz</span><div class="smwttcontent">0.95GHz <br/>950,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-2365m" title="intel/core i3/i3-2365m">i3-2365M</a></td><td>September 2012</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;202.50 &amp;#160;182.25 &amp;#160;23,249.25"><span class="smwtext">$225.00</span><div class="smwttcontent">202.50 <br/>182.25 <br/>23,249.25 <br/></div></span></td><td>Core i3</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,400&amp;#160;MHz 1,400,000&amp;#160;kHz"><span class="smwtext">1.4GHz</span><div class="smwttcontent">1,400MHz <br/>1,400,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-2367m" title="intel/core i3/i3-2367m">i3-2367M</a></td><td>October 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;225.00 &amp;#160;202.50 &amp;#160;25,832.50"><span class="smwtext">$250.00</span><div class="smwttcontent">225.00 <br/>202.50 <br/>25,832.50 <br/></div></span></td><td>Core i3</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,400&amp;#160;MHz 1,400,000&amp;#160;kHz"><span class="smwtext">1.4GHz</span><div class="smwttcontent">1,400MHz <br/>1,400,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-2370lm" title="intel/core i3/i3-2370lm">i3-2370LM</a></td><td>2012</td><td></td><td>Core i3</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,700&amp;#160;MHz 1,700,000&amp;#160;kHz"><span class="smwtext">1.7GHz</span><div class="smwttcontent">1,700MHz <br/>1,700,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.15&amp;#160;GHz 1,150,000&amp;#160;KHz"><span class="smwtext">1,150MHz</span><div class="smwttcontent">1.15GHz <br/>1,150,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-2370m" title="intel/core i3/i3-2370m">i3-2370M</a></td><td>January 2012</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;202.50 &amp;#160;182.25 &amp;#160;23,249.25"><span class="smwtext">$225.00</span><div class="smwttcontent">202.50 <br/>182.25 <br/>23,249.25 <br/></div></span></td><td>Core i3</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,400&amp;#160;MHz 2,400,000&amp;#160;kHz"><span class="smwtext">2.4GHz</span><div class="smwttcontent">2,400MHz <br/>2,400,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.15&amp;#160;GHz 1,150,000&amp;#160;KHz"><span class="smwtext">1,150MHz</span><div class="smwttcontent">1.15GHz <br/>1,150,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-2375m" title="intel/core i3/i3-2375m">i3-2375M</a></td><td>January 2013</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;202.50 &amp;#160;182.25 &amp;#160;23,249.25"><span class="smwtext">$225.00</span><div class="smwttcontent">202.50 <br/>182.25 <br/>23,249.25 <br/></div></span></td><td>Core i3</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,500&amp;#160;MHz 1,500,000&amp;#160;kHz"><span class="smwtext">1.5GHz</span><div class="smwttcontent">1,500MHz <br/>1,500,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-2377m" title="intel/core i3/i3-2377m">i3-2377M</a></td><td>September 2012</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;225.00 &amp;#160;202.50 &amp;#160;25,832.50"><span class="smwtext">$250.00</span><div class="smwttcontent">225.00 <br/>202.50 <br/>25,832.50 <br/></div></span></td><td>Core i3</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,500&amp;#160;MHz 1,500,000&amp;#160;kHz"><span class="smwtext">1.5GHz</span><div class="smwttcontent">1,500MHz <br/>1,500,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-2390m" title="intel/core i3/i3-2390m">i3-2390M</a></td><td>2012</td><td></td><td>Core i3</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,500&amp;#160;MHz 2,500,000&amp;#160;kHz"><span class="smwtext">2.5GHz</span><div class="smwttcontent">2,500MHz <br/>2,500,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.15&amp;#160;GHz 1,150,000&amp;#160;KHz"><span class="smwtext">1,150MHz</span><div class="smwttcontent">1.15GHz <br/>1,150,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-2393m" title="intel/core i3/i3-2393m">i3-2393M</a></td><td>14 August 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;45.00 &amp;#160;40.50 &amp;#160;5,166.50"><span class="smwtext">$50.00</span><div class="smwttcontent">45.00 <br/>40.50 <br/>5,166.50 <br/></div></span></td><td>Core i3</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4MiB</span><div class="smwttcontent">4,096KiB <br/>4,194,304B <br/>0.00391GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,500&amp;#160;MHz 2,500,000&amp;#160;kHz"><span class="smwtext">2.5GHz</span><div class="smwttcontent">2,500MHz <br/>2,500,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.1&amp;#160;GHz 1,100,000&amp;#160;KHz"><span class="smwtext">1,100MHz</span><div class="smwttcontent">1.1GHz <br/>1,100,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-2394m" title="intel/core i3/i3-2394m">i3-2394M</a></td><td>October 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;45.00 &amp;#160;40.50 &amp;#160;5,166.50"><span class="smwtext">$50.00</span><div class="smwttcontent">45.00 <br/>40.50 <br/>5,166.50 <br/></div></span></td><td>Core i3</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4MiB</span><div class="smwttcontent">4,096KiB <br/>4,194,304B <br/>0.00391GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,600&amp;#160;MHz 2,600,000&amp;#160;kHz"><span class="smwtext">2.6GHz</span><div class="smwttcontent">2,600MHz <br/>2,600,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.1&amp;#160;GHz 1,100,000&amp;#160;KHz"><span class="smwtext">1,100MHz</span><div class="smwttcontent">1.1GHz <br/>1,100,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-2395m" title="intel/core i3/i3-2395m">i3-2395M</a></td><td>2012</td><td></td><td>Core i3</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,600&amp;#160;MHz 2,600,000&amp;#160;kHz"><span class="smwtext">2.6GHz</span><div class="smwttcontent">2,600MHz <br/>2,600,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-2397m" title="intel/core i3/i3-2397m">i3-2397M</a></td><td>2012</td><td></td><td>Core i3</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,500&amp;#160;MHz 1,500,000&amp;#160;kHz"><span class="smwtext">1.5GHz</span><div class="smwttcontent">1,500MHz <br/>1,500,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-2410m" title="intel/core i5/i5-2410m">i5-2410M</a></td><td>February 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;202.50 &amp;#160;182.25 &amp;#160;23,249.25"><span class="smwtext">$225.00</span><div class="smwttcontent">202.50 <br/>182.25 <br/>23,249.25 <br/></div></span></td><td>Core i5</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,300&amp;#160;MHz 2,300,000&amp;#160;kHz"><span class="smwtext">2.3GHz</span><div class="smwttcontent">2,300MHz <br/>2,300,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,900&amp;#160;MHz 2,900,000&amp;#160;kHz"><span class="smwtext">2.9GHz</span><div class="smwttcontent">2,900MHz <br/>2,900,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,700&amp;#160;MHz 2,700,000&amp;#160;kHz"><span class="smwtext">2.7GHz</span><div class="smwttcontent">2,700MHz <br/>2,700,000kHz <br/></div></span></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.2&amp;#160;GHz 1,200,000&amp;#160;KHz"><span class="smwtext">1,200MHz</span><div class="smwttcontent">1.2GHz <br/>1,200,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-2415m" title="intel/core i5/i5-2415m">i5-2415M</a></td><td>February 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;202.50 &amp;#160;182.25 &amp;#160;23,249.25"><span class="smwtext">$225.00</span><div class="smwttcontent">202.50 <br/>182.25 <br/>23,249.25 <br/></div></span></td><td>Core i5</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,300&amp;#160;MHz 2,300,000&amp;#160;kHz"><span class="smwtext">2.3GHz</span><div class="smwttcontent">2,300MHz <br/>2,300,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,900&amp;#160;MHz 2,900,000&amp;#160;kHz"><span class="smwtext">2.9GHz</span><div class="smwttcontent">2,900MHz <br/>2,900,000kHz <br/></div></span></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;GHz 1,300,000&amp;#160;KHz"><span class="smwtext">1,300MHz</span><div class="smwttcontent">1.3GHz <br/>1,300,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-2430m" title="intel/core i5/i5-2430m">i5-2430M</a></td><td>October 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;202.50 &amp;#160;182.25 &amp;#160;23,249.25"><span class="smwtext">$225.00</span><div class="smwttcontent">202.50 <br/>182.25 <br/>23,249.25 <br/></div></span></td><td>Core i5</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,400&amp;#160;MHz 2,400,000&amp;#160;kHz"><span class="smwtext">2.4GHz</span><div class="smwttcontent">2,400MHz <br/>2,400,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,000&amp;#160;MHz 3,000,000&amp;#160;kHz"><span class="smwtext">3GHz</span><div class="smwttcontent">3,000MHz <br/>3,000,000kHz <br/></div></span></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.2&amp;#160;GHz 1,200,000&amp;#160;KHz"><span class="smwtext">1,200MHz</span><div class="smwttcontent">1.2GHz <br/>1,200,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-2435m" title="intel/core i5/i5-2435m">i5-2435M</a></td><td>October 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;202.50 &amp;#160;182.25 &amp;#160;23,249.25"><span class="smwtext">$225.00</span><div class="smwttcontent">202.50 <br/>182.25 <br/>23,249.25 <br/></div></span></td><td>Core i5</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,400&amp;#160;MHz 2,400,000&amp;#160;kHz"><span class="smwtext">2.4GHz</span><div class="smwttcontent">2,400MHz <br/>2,400,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,000&amp;#160;MHz 3,000,000&amp;#160;kHz"><span class="smwtext">3GHz</span><div class="smwttcontent">3,000MHz <br/>3,000,000kHz <br/></div></span></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;GHz 1,300,000&amp;#160;KHz"><span class="smwtext">1,300MHz</span><div class="smwttcontent">1.3GHz <br/>1,300,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-2450m" title="intel/core i5/i5-2450m">i5-2450M</a></td><td>January 2012</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;720.00 &amp;#160;648.00 &amp;#160;82,664.00"><span class="smwtext">$800.00</span><div class="smwttcontent">720.00 <br/>648.00 <br/>82,664.00 <br/></div></span> <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;740.70 &amp;#160;666.63 &amp;#160;85,040.59"><span class="smwtext">$823.00</span><div class="smwttcontent">740.70 <br/>666.63 <br/>85,040.59 <br/></div></span></td><td>Core i5</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,500&amp;#160;MHz 2,500,000&amp;#160;kHz"><span class="smwtext">2.5GHz</span><div class="smwttcontent">2,500MHz <br/>2,500,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,100&amp;#160;MHz 3,100,000&amp;#160;kHz"><span class="smwtext">3.1GHz</span><div class="smwttcontent">3,100MHz <br/>3,100,000kHz <br/></div></span></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;GHz 1,300,000&amp;#160;KHz"><span class="smwtext">1,300MHz</span><div class="smwttcontent">1.3GHz <br/>1,300,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-2467m" title="intel/core i5/i5-2467m">i5-2467M</a></td><td>June 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;225.00 &amp;#160;202.50 &amp;#160;25,832.50"><span class="smwtext">$250.00</span><div class="smwttcontent">225.00 <br/>202.50 <br/>25,832.50 <br/></div></span></td><td>Core i5</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,600&amp;#160;MHz 1,600,000&amp;#160;kHz"><span class="smwtext">1.6GHz</span><div class="smwttcontent">1,600MHz <br/>1,600,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,300&amp;#160;MHz 2,300,000&amp;#160;kHz"><span class="smwtext">2.3GHz</span><div class="smwttcontent">2,300MHz <br/>2,300,000kHz <br/></div></span></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;MiB 8,388,608&amp;#160;KiB 8,589,934,592&amp;#160;B 0.00781&amp;#160;TiB"><span class="smwtext">8GiB</span><div class="smwttcontent">8,192MiB <br/>8,388,608KiB <br/>8,589,934,592B <br/>0.00781TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.15&amp;#160;GHz 1,150,000&amp;#160;KHz"><span class="smwtext">1,150MHz</span><div class="smwttcontent">1.15GHz <br/>1,150,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-2475m" title="intel/core i5/i5-2475m">i5-2475M</a></td><td>2012</td><td></td><td>Core i5</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,600&amp;#160;MHz 2,600,000&amp;#160;kHz"><span class="smwtext">2.6GHz</span><div class="smwttcontent">2,600MHz <br/>2,600,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;GHz 1,300,000&amp;#160;KHz"><span class="smwtext">1,300MHz</span><div class="smwttcontent">1.3GHz <br/>1,300,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-2477m" title="intel/core i5/i5-2477m">i5-2477M</a></td><td>June 2011</td><td></td><td>Core i5</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,600&amp;#160;MHz 1,600,000&amp;#160;kHz"><span class="smwtext">1.6GHz</span><div class="smwttcontent">1,600MHz <br/>1,600,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-2487m" title="intel/core i5/i5-2487m">i5-2487M</a></td><td>2012</td><td></td><td>Core i5</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,600&amp;#160;MHz 1,600,000&amp;#160;kHz"><span class="smwtext">1.6GHz</span><div class="smwttcontent">1,600MHz <br/>1,600,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-2490m" title="intel/core i5/i5-2490m">i5-2490M</a></td><td>October 2011</td><td></td><td>Core i5</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,700&amp;#160;MHz 2,700,000&amp;#160;kHz"><span class="smwtext">2.7GHz</span><div class="smwttcontent">2,700MHz <br/>2,700,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;GHz 1,300,000&amp;#160;KHz"><span class="smwtext">1,300MHz</span><div class="smwttcontent">1.3GHz <br/>1,300,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-2497m" title="intel/core i5/i5-2497m">i5-2497M</a></td><td>June 2011</td><td></td><td>Core i5</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,500&amp;#160;MHz 1,500,000&amp;#160;kHz"><span class="smwtext">1.5GHz</span><div class="smwttcontent">1,500MHz <br/>1,500,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-2510e" title="intel/core i5/i5-2510e">i5-2510E</a></td><td>February 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;239.40 &amp;#160;215.46 &amp;#160;27,485.78"><span class="smwtext">$266.00</span><div class="smwttcontent">239.40 <br/>215.46 <br/>27,485.78 <br/></div></span></td><td>Core i5</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,500&amp;#160;MHz 2,500,000&amp;#160;kHz"><span class="smwtext">2.5GHz</span><div class="smwttcontent">2,500MHz <br/>2,500,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,100&amp;#160;MHz 3,100,000&amp;#160;kHz"><span class="smwtext">3.1GHz</span><div class="smwttcontent">3,100MHz <br/>3,100,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,000&amp;#160;MHz 3,000,000&amp;#160;kHz"><span class="smwtext">3GHz</span><div class="smwttcontent">3,000MHz <br/>3,000,000kHz <br/></div></span></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.1&amp;#160;GHz 1,100,000&amp;#160;KHz"><span class="smwtext">1,100MHz</span><div class="smwttcontent">1.1GHz <br/>1,100,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-2515e" title="intel/core i5/i5-2515e">i5-2515E</a></td><td>February 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;239.40 &amp;#160;215.46 &amp;#160;27,485.78"><span class="smwtext">$266.00</span><div class="smwttcontent">239.40 <br/>215.46 <br/>27,485.78 <br/></div></span></td><td>Core i5</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,500&amp;#160;MHz 2,500,000&amp;#160;kHz"><span class="smwtext">2.5GHz</span><div class="smwttcontent">2,500MHz <br/>2,500,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,100&amp;#160;MHz 3,100,000&amp;#160;kHz"><span class="smwtext">3.1GHz</span><div class="smwttcontent">3,100MHz <br/>3,100,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,900&amp;#160;MHz 2,900,000&amp;#160;kHz"><span class="smwtext">2.9GHz</span><div class="smwttcontent">2,900MHz <br/>2,900,000kHz <br/></div></span></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.1&amp;#160;GHz 1,100,000&amp;#160;KHz"><span class="smwtext">1,100MHz</span><div class="smwttcontent">1.1GHz <br/>1,100,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-2520m" title="intel/core i5/i5-2520m">i5-2520M</a></td><td>February 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;202.50 &amp;#160;182.25 &amp;#160;23,249.25"><span class="smwtext">$225.00</span><div class="smwttcontent">202.50 <br/>182.25 <br/>23,249.25 <br/></div></span></td><td>Core i5</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,500&amp;#160;MHz 2,500,000&amp;#160;kHz"><span class="smwtext">2.5GHz</span><div class="smwttcontent">2,500MHz <br/>2,500,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2GHz</span><div class="smwttcontent">3,200MHz <br/>3,200,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,000&amp;#160;MHz 3,000,000&amp;#160;kHz"><span class="smwtext">3GHz</span><div class="smwttcontent">3,000MHz <br/>3,000,000kHz <br/></div></span></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;GHz 1,300,000&amp;#160;KHz"><span class="smwtext">1,300MHz</span><div class="smwttcontent">1.3GHz <br/>1,300,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-2537m" title="intel/core i5/i5-2537m">i5-2537M</a></td><td>February 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;225.00 &amp;#160;202.50 &amp;#160;25,832.50"><span class="smwtext">$250.00</span><div class="smwttcontent">225.00 <br/>202.50 <br/>25,832.50 <br/></div></span></td><td>Core i5</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,400&amp;#160;MHz 1,400,000&amp;#160;kHz"><span class="smwtext">1.4GHz</span><div class="smwttcontent">1,400MHz <br/>1,400,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,300&amp;#160;MHz 2,300,000&amp;#160;kHz"><span class="smwtext">2.3GHz</span><div class="smwttcontent">2,300MHz <br/>2,300,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,000&amp;#160;MHz 2,000,000&amp;#160;kHz"><span class="smwtext">2GHz</span><div class="smwttcontent">2,000MHz <br/>2,000,000kHz <br/></div></span></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;MiB 8,388,608&amp;#160;KiB 8,589,934,592&amp;#160;B 0.00781&amp;#160;TiB"><span class="smwtext">8GiB</span><div class="smwttcontent">8,192MiB <br/>8,388,608KiB <br/>8,589,934,592B <br/>0.00781TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.9&amp;#160;GHz 900,000&amp;#160;KHz"><span class="smwtext">900MHz</span><div class="smwttcontent">0.9GHz <br/>900,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-2540lm" title="intel/core i5/i5-2540lm">i5-2540LM</a></td><td>February 2011</td><td></td><td>Core i5</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,800&amp;#160;MHz 1,800,000&amp;#160;kHz"><span class="smwtext">1.8GHz</span><div class="smwttcontent">1,800MHz <br/>1,800,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;GHz 1,300,000&amp;#160;KHz"><span class="smwtext">1,300MHz</span><div class="smwttcontent">1.3GHz <br/>1,300,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-2540m" title="intel/core i5/i5-2540m">i5-2540M</a></td><td>February 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;239.40 &amp;#160;215.46 &amp;#160;27,485.78"><span class="smwtext">$266.00</span><div class="smwttcontent">239.40 <br/>215.46 <br/>27,485.78 <br/></div></span></td><td>Core i5</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,600&amp;#160;MHz 2,600,000&amp;#160;kHz"><span class="smwtext">2.6GHz</span><div class="smwttcontent">2,600MHz <br/>2,600,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,300&amp;#160;MHz 3,300,000&amp;#160;kHz"><span class="smwtext">3.3GHz</span><div class="smwttcontent">3,300MHz <br/>3,300,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,100&amp;#160;MHz 3,100,000&amp;#160;kHz"><span class="smwtext">3.1GHz</span><div class="smwttcontent">3,100MHz <br/>3,100,000kHz <br/></div></span></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;GHz 1,300,000&amp;#160;KHz"><span class="smwtext">1,300MHz</span><div class="smwttcontent">1.3GHz <br/>1,300,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-2547m" title="intel/core i5/i5-2547m">i5-2547M</a></td><td>June 2011</td><td></td><td>Core i5</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,600&amp;#160;MHz 1,600,000&amp;#160;kHz"><span class="smwtext">1.6GHz</span><div class="smwttcontent">1,600MHz <br/>1,600,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;GHz 1,300,000&amp;#160;KHz"><span class="smwtext">1,300MHz</span><div class="smwttcontent">1.3GHz <br/>1,300,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-2557m" title="intel/core i5/i5-2557m">i5-2557M</a></td><td>June 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;225.00 &amp;#160;202.50 &amp;#160;25,832.50"><span class="smwtext">$250.00</span><div class="smwttcontent">225.00 <br/>202.50 <br/>25,832.50 <br/></div></span></td><td>Core i5</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,700&amp;#160;MHz 1,700,000&amp;#160;kHz"><span class="smwtext">1.7GHz</span><div class="smwttcontent">1,700MHz <br/>1,700,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,700&amp;#160;MHz 2,700,000&amp;#160;kHz"><span class="smwtext">2.7GHz</span><div class="smwttcontent">2,700MHz <br/>2,700,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,400&amp;#160;MHz 2,400,000&amp;#160;kHz"><span class="smwtext">2.4GHz</span><div class="smwttcontent">2,400MHz <br/>2,400,000kHz <br/></div></span></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;MiB 8,388,608&amp;#160;KiB 8,589,934,592&amp;#160;B 0.00781&amp;#160;TiB"><span class="smwtext">8GiB</span><div class="smwttcontent">8,192MiB <br/>8,388,608KiB <br/>8,589,934,592B <br/>0.00781TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.2&amp;#160;GHz 1,200,000&amp;#160;KHz"><span class="smwtext">1,200MHz</span><div class="smwttcontent">1.2GHz <br/>1,200,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-2560lm" title="intel/core i5/i5-2560lm">i5-2560LM</a></td><td>October 2011</td><td></td><td>Core i5</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,900&amp;#160;MHz 1,900,000&amp;#160;kHz"><span class="smwtext">1.9GHz</span><div class="smwttcontent">1,900MHz <br/>1,900,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;GHz 1,300,000&amp;#160;KHz"><span class="smwtext">1,300MHz</span><div class="smwttcontent">1.3GHz <br/>1,300,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-2560m" title="intel/core i5/i5-2560m">i5-2560M</a></td><td>October 2011</td><td></td><td>Core i5</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,700&amp;#160;MHz 2,700,000&amp;#160;kHz"><span class="smwtext">2.7GHz</span><div class="smwttcontent">2,700MHz <br/>2,700,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;GHz 1,300,000&amp;#160;KHz"><span class="smwtext">1,300MHz</span><div class="smwttcontent">1.3GHz <br/>1,300,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-2580m" title="intel/core i5/i5-2580m">i5-2580M</a></td><td>2012</td><td></td><td>Core i5</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3MiB</span><div class="smwttcontent">3,072KiB <br/>3,145,728B <br/>0.00293GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,800&amp;#160;MHz 2,800,000&amp;#160;kHz"><span class="smwtext">2.8GHz</span><div class="smwttcontent">2,800MHz <br/>2,800,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;GHz 1,300,000&amp;#160;KHz"><span class="smwtext">1,300MHz</span><div class="smwttcontent">1.3GHz <br/>1,300,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2535qm" title="intel/core i7/i7-2535qm">i7-2535QM</a></td><td>2011</td><td></td><td>Core i7</td><td>Sandy Bridge M</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1MiB</span><div class="smwttcontent">1,024KiB <br/>1,048,576B <br/>9.765625e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="6,144&amp;#160;KiB 6,291,456&amp;#160;B 0.00586&amp;#160;GiB"><span class="smwtext">6MiB</span><div class="smwttcontent">6,144KiB <br/>6,291,456B <br/>0.00586GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,000&amp;#160;MHz 2,000,000&amp;#160;kHz"><span class="smwtext">2GHz</span><div class="smwttcontent">2,000MHz <br/>2,000,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2570qm" title="intel/core i7/i7-2570qm">i7-2570QM</a></td><td>2011</td><td></td><td>Core i7</td><td>Sandy Bridge M</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1MiB</span><div class="smwttcontent">1,024KiB <br/>1,048,576B <br/>9.765625e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="6,144&amp;#160;KiB 6,291,456&amp;#160;B 0.00586&amp;#160;GiB"><span class="smwtext">6MiB</span><div class="smwttcontent">6,144KiB <br/>6,291,456B <br/>0.00586GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,100&amp;#160;MHz 2,100,000&amp;#160;kHz"><span class="smwtext">2.1GHz</span><div class="smwttcontent">2,100MHz <br/>2,100,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;GHz 1,300,000&amp;#160;KHz"><span class="smwtext">1,300MHz</span><div class="smwttcontent">1.3GHz <br/>1,300,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2610ue" title="intel/core i7/i7-2610ue">i7-2610UE</a></td><td>February 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;285.30 &amp;#160;256.77 &amp;#160;32,755.61"><span class="smwtext">$317.00</span><div class="smwttcontent">285.30 <br/>256.77 <br/>32,755.61 <br/></div></span></td><td>Core i7</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4MiB</span><div class="smwttcontent">4,096KiB <br/>4,194,304B <br/>0.00391GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,500&amp;#160;MHz 1,500,000&amp;#160;kHz"><span class="smwtext">1.5GHz</span><div class="smwttcontent">1,500MHz <br/>1,500,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,400&amp;#160;MHz 2,400,000&amp;#160;kHz"><span class="smwtext">2.4GHz</span><div class="smwttcontent">2,400MHz <br/>2,400,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,800&amp;#160;MHz 1,800,000&amp;#160;kHz"><span class="smwtext">1.8GHz</span><div class="smwttcontent">1,800MHz <br/>1,800,000kHz <br/></div></span></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.85&amp;#160;GHz 850,000&amp;#160;KHz"><span class="smwtext">850MHz</span><div class="smwttcontent">0.85GHz <br/>850,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2617m" title="intel/core i7/i7-2617m">i7-2617M</a></td><td>February 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;260.10 &amp;#160;234.09 &amp;#160;29,862.37"><span class="smwtext">$289.00</span><div class="smwttcontent">260.10 <br/>234.09 <br/>29,862.37 <br/></div></span></td><td>Core i7</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4MiB</span><div class="smwttcontent">4,096KiB <br/>4,194,304B <br/>0.00391GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,500&amp;#160;MHz 1,500,000&amp;#160;kHz"><span class="smwtext">1.5GHz</span><div class="smwttcontent">1,500MHz <br/>1,500,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,600&amp;#160;MHz 2,600,000&amp;#160;kHz"><span class="smwtext">2.6GHz</span><div class="smwttcontent">2,600MHz <br/>2,600,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,300&amp;#160;MHz 2,300,000&amp;#160;kHz"><span class="smwtext">2.3GHz</span><div class="smwttcontent">2,300MHz <br/>2,300,000kHz <br/></div></span></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;MiB 8,388,608&amp;#160;KiB 8,589,934,592&amp;#160;B 0.00781&amp;#160;TiB"><span class="smwtext">8GiB</span><div class="smwttcontent">8,192MiB <br/>8,388,608KiB <br/>8,589,934,592B <br/>0.00781TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.95&amp;#160;GHz 950,000&amp;#160;KHz"><span class="smwtext">950MHz</span><div class="smwttcontent">0.95GHz <br/>950,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2620m" title="intel/core i7/i7-2620m">i7-2620M</a></td><td>February 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;311.40 &amp;#160;280.26 &amp;#160;35,752.18"><span class="smwtext">$346.00</span><div class="smwttcontent">311.40 <br/>280.26 <br/>35,752.18 <br/></div></span></td><td>Core i7</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4MiB</span><div class="smwttcontent">4,096KiB <br/>4,194,304B <br/>0.00391GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,700&amp;#160;MHz 2,700,000&amp;#160;kHz"><span class="smwtext">2.7GHz</span><div class="smwttcontent">2,700MHz <br/>2,700,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,400&amp;#160;MHz 3,400,000&amp;#160;kHz"><span class="smwtext">3.4GHz</span><div class="smwttcontent">3,400MHz <br/>3,400,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2GHz</span><div class="smwttcontent">3,200MHz <br/>3,200,000kHz <br/></div></span></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;GHz 1,300,000&amp;#160;KHz"><span class="smwtext">1,300MHz</span><div class="smwttcontent">1.3GHz <br/>1,300,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2627m" title="intel/core i7/i7-2627m">i7-2627M</a></td><td>2011</td><td></td><td>Core i7</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4MiB</span><div class="smwttcontent">4,096KiB <br/>4,194,304B <br/>0.00391GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,500&amp;#160;MHz 1,500,000&amp;#160;kHz"><span class="smwtext">1.5GHz</span><div class="smwttcontent">1,500MHz <br/>1,500,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2629m" title="intel/core i7/i7-2629m">i7-2629M</a></td><td>February 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;279.90 &amp;#160;251.91 &amp;#160;32,135.63"><span class="smwtext">$311.00</span><div class="smwttcontent">279.90 <br/>251.91 <br/>32,135.63 <br/></div></span></td><td>Core i7</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4MiB</span><div class="smwttcontent">4,096KiB <br/>4,194,304B <br/>0.00391GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="25,000&amp;#160;mW 0.0335&amp;#160;hp 0.025&amp;#160;kW"><span class="smwtext">25W</span><div class="smwttcontent">25,000mW <br/>0.0335hp <br/>0.025kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,100&amp;#160;MHz 2,100,000&amp;#160;kHz"><span class="smwtext">2.1GHz</span><div class="smwttcontent">2,100MHz <br/>2,100,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,000&amp;#160;MHz 3,000,000&amp;#160;kHz"><span class="smwtext">3GHz</span><div class="smwttcontent">3,000MHz <br/>3,000,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,700&amp;#160;MHz 2,700,000&amp;#160;kHz"><span class="smwtext">2.7GHz</span><div class="smwttcontent">2,700MHz <br/>2,700,000kHz <br/></div></span></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;MiB 8,388,608&amp;#160;KiB 8,589,934,592&amp;#160;B 0.00781&amp;#160;TiB"><span class="smwtext">8GiB</span><div class="smwttcontent">8,192MiB <br/>8,388,608KiB <br/>8,589,934,592B <br/>0.00781TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.5&amp;#160;GHz 500,000&amp;#160;KHz"><span class="smwtext">500MHz</span><div class="smwttcontent">0.5GHz <br/>500,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.1&amp;#160;GHz 1,100,000&amp;#160;KHz"><span class="smwtext">1,100MHz</span><div class="smwttcontent">1.1GHz <br/>1,100,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2630qm" title="intel/core i7/i7-2630qm">i7-2630QM</a></td><td>January 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;340.20 &amp;#160;306.18 &amp;#160;39,058.74"><span class="smwtext">$378.00</span><div class="smwttcontent">340.20 <br/>306.18 <br/>39,058.74 <br/></div></span></td><td>Core i7</td><td>Sandy Bridge M</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1MiB</span><div class="smwttcontent">1,024KiB <br/>1,048,576B <br/>9.765625e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="6,144&amp;#160;KiB 6,291,456&amp;#160;B 0.00586&amp;#160;GiB"><span class="smwtext">6MiB</span><div class="smwttcontent">6,144KiB <br/>6,291,456B <br/>0.00586GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="45,000&amp;#160;mW 0.0603&amp;#160;hp 0.045&amp;#160;kW"><span class="smwtext">45W</span><div class="smwttcontent">45,000mW <br/>0.0603hp <br/>0.045kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,000&amp;#160;MHz 2,000,000&amp;#160;kHz"><span class="smwtext">2GHz</span><div class="smwttcontent">2,000MHz <br/>2,000,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,900&amp;#160;MHz 2,900,000&amp;#160;kHz"><span class="smwtext">2.9GHz</span><div class="smwttcontent">2,900MHz <br/>2,900,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,800&amp;#160;MHz 2,800,000&amp;#160;kHz"><span class="smwtext">2.8GHz</span><div class="smwttcontent">2,800MHz <br/>2,800,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,600&amp;#160;MHz 2,600,000&amp;#160;kHz"><span class="smwtext">2.6GHz</span><div class="smwttcontent">2,600MHz <br/>2,600,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,600&amp;#160;MHz 2,600,000&amp;#160;kHz"><span class="smwtext">2.6GHz</span><div class="smwttcontent">2,600MHz <br/>2,600,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.1&amp;#160;GHz 1,100,000&amp;#160;KHz"><span class="smwtext">1,100MHz</span><div class="smwttcontent">1.1GHz <br/>1,100,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2635qm" title="intel/core i7/i7-2635qm">i7-2635QM</a></td><td>January 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;340.20 &amp;#160;306.18 &amp;#160;39,058.74"><span class="smwtext">$378.00</span><div class="smwttcontent">340.20 <br/>306.18 <br/>39,058.74 <br/></div></span></td><td>Core i7</td><td>Sandy Bridge M</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1MiB</span><div class="smwttcontent">1,024KiB <br/>1,048,576B <br/>9.765625e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="6,144&amp;#160;KiB 6,291,456&amp;#160;B 0.00586&amp;#160;GiB"><span class="smwtext">6MiB</span><div class="smwttcontent">6,144KiB <br/>6,291,456B <br/>0.00586GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="45,000&amp;#160;mW 0.0603&amp;#160;hp 0.045&amp;#160;kW"><span class="smwtext">45W</span><div class="smwttcontent">45,000mW <br/>0.0603hp <br/>0.045kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,000&amp;#160;MHz 2,000,000&amp;#160;kHz"><span class="smwtext">2GHz</span><div class="smwttcontent">2,000MHz <br/>2,000,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,900&amp;#160;MHz 2,900,000&amp;#160;kHz"><span class="smwtext">2.9GHz</span><div class="smwttcontent">2,900MHz <br/>2,900,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,800&amp;#160;MHz 2,800,000&amp;#160;kHz"><span class="smwtext">2.8GHz</span><div class="smwttcontent">2,800MHz <br/>2,800,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,600&amp;#160;MHz 2,600,000&amp;#160;kHz"><span class="smwtext">2.6GHz</span><div class="smwttcontent">2,600MHz <br/>2,600,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,600&amp;#160;MHz 2,600,000&amp;#160;kHz"><span class="smwtext">2.6GHz</span><div class="smwttcontent">2,600MHz <br/>2,600,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.2&amp;#160;GHz 1,200,000&amp;#160;KHz"><span class="smwtext">1,200MHz</span><div class="smwttcontent">1.2GHz <br/>1,200,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2637m" title="intel/core i7/i7-2637m">i7-2637M</a></td><td>June 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;260.10 &amp;#160;234.09 &amp;#160;29,862.37"><span class="smwtext">$289.00</span><div class="smwttcontent">260.10 <br/>234.09 <br/>29,862.37 <br/></div></span></td><td>Core i7</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4MiB</span><div class="smwttcontent">4,096KiB <br/>4,194,304B <br/>0.00391GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,700&amp;#160;MHz 1,700,000&amp;#160;kHz"><span class="smwtext">1.7GHz</span><div class="smwttcontent">1,700MHz <br/>1,700,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,800&amp;#160;MHz 2,800,000&amp;#160;kHz"><span class="smwtext">2.8GHz</span><div class="smwttcontent">2,800MHz <br/>2,800,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,500&amp;#160;MHz 2,500,000&amp;#160;kHz"><span class="smwtext">2.5GHz</span><div class="smwttcontent">2,500MHz <br/>2,500,000kHz <br/></div></span></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;MiB 8,388,608&amp;#160;KiB 8,589,934,592&amp;#160;B 0.00781&amp;#160;TiB"><span class="smwtext">8GiB</span><div class="smwttcontent">8,192MiB <br/>8,388,608KiB <br/>8,589,934,592B <br/>0.00781TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.2&amp;#160;GHz 1,200,000&amp;#160;KHz"><span class="smwtext">1,200MHz</span><div class="smwttcontent">1.2GHz <br/>1,200,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2640m" title="intel/core i7/i7-2640m">i7-2640M</a></td><td>4 September 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;311.40 &amp;#160;280.26 &amp;#160;35,752.18"><span class="smwtext">$346.00</span><div class="smwttcontent">311.40 <br/>280.26 <br/>35,752.18 <br/></div></span></td><td>Core i7</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4MiB</span><div class="smwttcontent">4,096KiB <br/>4,194,304B <br/>0.00391GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,800&amp;#160;MHz 2,800,000&amp;#160;kHz"><span class="smwtext">2.8GHz</span><div class="smwttcontent">2,800MHz <br/>2,800,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,500&amp;#160;MHz 3,500,000&amp;#160;kHz"><span class="smwtext">3.5GHz</span><div class="smwttcontent">3,500MHz <br/>3,500,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,300&amp;#160;MHz 3,300,000&amp;#160;kHz"><span class="smwtext">3.3GHz</span><div class="smwttcontent">3,300MHz <br/>3,300,000kHz <br/></div></span></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;GHz 1,300,000&amp;#160;KHz"><span class="smwtext">1,300MHz</span><div class="smwttcontent">1.3GHz <br/>1,300,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2649m" title="intel/core i7/i7-2649m">i7-2649M</a></td><td>February 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;311.40 &amp;#160;280.26 &amp;#160;35,752.18"><span class="smwtext">$346.00</span><div class="smwttcontent">311.40 <br/>280.26 <br/>35,752.18 <br/></div></span></td><td>Core i7</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4MiB</span><div class="smwttcontent">4,096KiB <br/>4,194,304B <br/>0.00391GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="25,000&amp;#160;mW 0.0335&amp;#160;hp 0.025&amp;#160;kW"><span class="smwtext">25W</span><div class="smwttcontent">25,000mW <br/>0.0335hp <br/>0.025kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,300&amp;#160;MHz 2,300,000&amp;#160;kHz"><span class="smwtext">2.3GHz</span><div class="smwttcontent">2,300MHz <br/>2,300,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2GHz</span><div class="smwttcontent">3,200MHz <br/>3,200,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,900&amp;#160;MHz 2,900,000&amp;#160;kHz"><span class="smwtext">2.9GHz</span><div class="smwttcontent">2,900MHz <br/>2,900,000kHz <br/></div></span></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;MiB 8,388,608&amp;#160;KiB 8,589,934,592&amp;#160;B 0.00781&amp;#160;TiB"><span class="smwtext">8GiB</span><div class="smwttcontent">8,192MiB <br/>8,388,608KiB <br/>8,589,934,592B <br/>0.00781TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.5&amp;#160;GHz 500,000&amp;#160;KHz"><span class="smwtext">500MHz</span><div class="smwttcontent">0.5GHz <br/>500,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.1&amp;#160;GHz 1,100,000&amp;#160;KHz"><span class="smwtext">1,100MHz</span><div class="smwttcontent">1.1GHz <br/>1,100,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2655le" title="intel/core i7/i7-2655le">i7-2655LE</a></td><td>February 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;311.40 &amp;#160;280.26 &amp;#160;35,752.18"><span class="smwtext">$346.00</span><div class="smwttcontent">311.40 <br/>280.26 <br/>35,752.18 <br/></div></span></td><td>Core i7</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4MiB</span><div class="smwttcontent">4,096KiB <br/>4,194,304B <br/>0.00391GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="25,000&amp;#160;mW 0.0335&amp;#160;hp 0.025&amp;#160;kW"><span class="smwtext">25W</span><div class="smwttcontent">25,000mW <br/>0.0335hp <br/>0.025kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,200&amp;#160;MHz 2,200,000&amp;#160;kHz"><span class="smwtext">2.2GHz</span><div class="smwttcontent">2,200MHz <br/>2,200,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,900&amp;#160;MHz 2,900,000&amp;#160;kHz"><span class="smwtext">2.9GHz</span><div class="smwttcontent">2,900MHz <br/>2,900,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,500&amp;#160;MHz 2,500,000&amp;#160;kHz"><span class="smwtext">2.5GHz</span><div class="smwttcontent">2,500MHz <br/>2,500,000kHz <br/></div></span></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.2&amp;#160;GHz 1,200,000&amp;#160;KHz"><span class="smwtext">1,200MHz</span><div class="smwttcontent">1.2GHz <br/>1,200,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2655qm" title="intel/core i7/i7-2655qm">i7-2655QM</a></td><td>4 September 2011</td><td></td><td>Core i7</td><td>Sandy Bridge M</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1MiB</span><div class="smwttcontent">1,024KiB <br/>1,048,576B <br/>9.765625e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="6,144&amp;#160;KiB 6,291,456&amp;#160;B 0.00586&amp;#160;GiB"><span class="smwtext">6MiB</span><div class="smwttcontent">6,144KiB <br/>6,291,456B <br/>0.00586GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="45,000&amp;#160;mW 0.0603&amp;#160;hp 0.045&amp;#160;kW"><span class="smwtext">45W</span><div class="smwttcontent">45,000mW <br/>0.0603hp <br/>0.045kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,100&amp;#160;MHz 2,100,000&amp;#160;kHz"><span class="smwtext">2.1GHz</span><div class="smwttcontent">2,100MHz <br/>2,100,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.2&amp;#160;GHz 1,200,000&amp;#160;KHz"><span class="smwtext">1,200MHz</span><div class="smwttcontent">1.2GHz <br/>1,200,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2657m" title="intel/core i7/i7-2657m">i7-2657M</a></td><td>February 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;285.30 &amp;#160;256.77 &amp;#160;32,755.61"><span class="smwtext">$317.00</span><div class="smwttcontent">285.30 <br/>256.77 <br/>32,755.61 <br/></div></span></td><td>Core i7</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4MiB</span><div class="smwttcontent">4,096KiB <br/>4,194,304B <br/>0.00391GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,600&amp;#160;MHz 1,600,000&amp;#160;kHz"><span class="smwtext">1.6GHz</span><div class="smwttcontent">1,600MHz <br/>1,600,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,700&amp;#160;MHz 2,700,000&amp;#160;kHz"><span class="smwtext">2.7GHz</span><div class="smwttcontent">2,700MHz <br/>2,700,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,400&amp;#160;MHz 2,400,000&amp;#160;kHz"><span class="smwtext">2.4GHz</span><div class="smwttcontent">2,400MHz <br/>2,400,000kHz <br/></div></span></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;MiB 8,388,608&amp;#160;KiB 8,589,934,592&amp;#160;B 0.00781&amp;#160;TiB"><span class="smwtext">8GiB</span><div class="smwttcontent">8,192MiB <br/>8,388,608KiB <br/>8,589,934,592B <br/>0.00781TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2660m" title="intel/core i7/i7-2660m">i7-2660M</a></td><td>2011</td><td></td><td>Core i7</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4MiB</span><div class="smwttcontent">4,096KiB <br/>4,194,304B <br/>0.00391GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,900&amp;#160;MHz 2,900,000&amp;#160;kHz"><span class="smwtext">2.9GHz</span><div class="smwttcontent">2,900MHz <br/>2,900,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;GHz 1,300,000&amp;#160;KHz"><span class="smwtext">1,300MHz</span><div class="smwttcontent">1.3GHz <br/>1,300,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2667m" title="intel/core i7/i7-2667m">i7-2667M</a></td><td>2011</td><td></td><td>Core i7</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4MiB</span><div class="smwttcontent">4,096KiB <br/>4,194,304B <br/>0.00391GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,800&amp;#160;MHz 1,800,000&amp;#160;kHz"><span class="smwtext">1.8GHz</span><div class="smwttcontent">1,800MHz <br/>1,800,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.2&amp;#160;GHz 1,200,000&amp;#160;KHz"><span class="smwtext">1,200MHz</span><div class="smwttcontent">1.2GHz <br/>1,200,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2669m" title="intel/core i7/i7-2669m">i7-2669M</a></td><td>2011</td><td></td><td>Core i7</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4MiB</span><div class="smwttcontent">4,096KiB <br/>4,194,304B <br/>0.00391GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,200&amp;#160;MHz 2,200,000&amp;#160;kHz"><span class="smwtext">2.2GHz</span><div class="smwttcontent">2,200MHz <br/>2,200,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.5&amp;#160;GHz 500,000&amp;#160;KHz"><span class="smwtext">500MHz</span><div class="smwttcontent">0.5GHz <br/>500,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.1&amp;#160;GHz 1,100,000&amp;#160;KHz"><span class="smwtext">1,100MHz</span><div class="smwttcontent">1.1GHz <br/>1,100,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2670qm" title="intel/core i7/i7-2670qm">i7-2670QM</a></td><td>4 September 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;340.20 &amp;#160;306.18 &amp;#160;39,058.74"><span class="smwtext">$378.00</span><div class="smwttcontent">340.20 <br/>306.18 <br/>39,058.74 <br/></div></span></td><td>Core i7</td><td>Sandy Bridge M</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1MiB</span><div class="smwttcontent">1,024KiB <br/>1,048,576B <br/>9.765625e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="6,144&amp;#160;KiB 6,291,456&amp;#160;B 0.00586&amp;#160;GiB"><span class="smwtext">6MiB</span><div class="smwttcontent">6,144KiB <br/>6,291,456B <br/>0.00586GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="45,000&amp;#160;mW 0.0603&amp;#160;hp 0.045&amp;#160;kW"><span class="smwtext">45W</span><div class="smwttcontent">45,000mW <br/>0.0603hp <br/>0.045kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,200&amp;#160;MHz 2,200,000&amp;#160;kHz"><span class="smwtext">2.2GHz</span><div class="smwttcontent">2,200MHz <br/>2,200,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,100&amp;#160;MHz 3,100,000&amp;#160;kHz"><span class="smwtext">3.1GHz</span><div class="smwttcontent">3,100MHz <br/>3,100,000kHz <br/></div></span></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32GiB</span><div class="smwttcontent">32,768MiB <br/>33,554,432KiB <br/>34,359,738,368B <br/>0.0313TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.1&amp;#160;GHz 1,100,000&amp;#160;KHz"><span class="smwtext">1,100MHz</span><div class="smwttcontent">1.1GHz <br/>1,100,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2675qm" title="intel/core i7/i7-2675qm">i7-2675QM</a></td><td>4 September 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;340.20 &amp;#160;306.18 &amp;#160;39,058.74"><span class="smwtext">$378.00</span><div class="smwttcontent">340.20 <br/>306.18 <br/>39,058.74 <br/></div></span></td><td>Core i7</td><td>Sandy Bridge M</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1MiB</span><div class="smwttcontent">1,024KiB <br/>1,048,576B <br/>9.765625e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="6,144&amp;#160;KiB 6,291,456&amp;#160;B 0.00586&amp;#160;GiB"><span class="smwtext">6MiB</span><div class="smwttcontent">6,144KiB <br/>6,291,456B <br/>0.00586GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="45,000&amp;#160;mW 0.0603&amp;#160;hp 0.045&amp;#160;kW"><span class="smwtext">45W</span><div class="smwttcontent">45,000mW <br/>0.0603hp <br/>0.045kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,200&amp;#160;MHz 2,200,000&amp;#160;kHz"><span class="smwtext">2.2GHz</span><div class="smwttcontent">2,200MHz <br/>2,200,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,100&amp;#160;MHz 3,100,000&amp;#160;kHz"><span class="smwtext">3.1GHz</span><div class="smwttcontent">3,100MHz <br/>3,100,000kHz <br/></div></span></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.2&amp;#160;GHz 1,200,000&amp;#160;KHz"><span class="smwtext">1,200MHz</span><div class="smwttcontent">1.2GHz <br/>1,200,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2677m" title="intel/core i7/i7-2677m">i7-2677M</a></td><td>June 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;285.30 &amp;#160;256.77 &amp;#160;32,755.61"><span class="smwtext">$317.00</span><div class="smwttcontent">285.30 <br/>256.77 <br/>32,755.61 <br/></div></span></td><td>Core i7</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4MiB</span><div class="smwttcontent">4,096KiB <br/>4,194,304B <br/>0.00391GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,800&amp;#160;MHz 1,800,000&amp;#160;kHz"><span class="smwtext">1.8GHz</span><div class="smwttcontent">1,800MHz <br/>1,800,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,900&amp;#160;MHz 2,900,000&amp;#160;kHz"><span class="smwtext">2.9GHz</span><div class="smwttcontent">2,900MHz <br/>2,900,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,600&amp;#160;MHz 2,600,000&amp;#160;kHz"><span class="smwtext">2.6GHz</span><div class="smwttcontent">2,600MHz <br/>2,600,000kHz <br/></div></span></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;MiB 8,388,608&amp;#160;KiB 8,589,934,592&amp;#160;B 0.00781&amp;#160;TiB"><span class="smwtext">8GiB</span><div class="smwttcontent">8,192MiB <br/>8,388,608KiB <br/>8,589,934,592B <br/>0.00781TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.2&amp;#160;GHz 1,200,000&amp;#160;KHz"><span class="smwtext">1,200MHz</span><div class="smwttcontent">1.2GHz <br/>1,200,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2685qm" title="intel/core i7/i7-2685qm">i7-2685QM</a></td><td>2011</td><td></td><td>Core i7</td><td>Sandy Bridge M</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1MiB</span><div class="smwttcontent">1,024KiB <br/>1,048,576B <br/>9.765625e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="6,144&amp;#160;KiB 6,291,456&amp;#160;B 0.00586&amp;#160;GiB"><span class="smwtext">6MiB</span><div class="smwttcontent">6,144KiB <br/>6,291,456B <br/>0.00586GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,300&amp;#160;MHz 2,300,000&amp;#160;kHz"><span class="smwtext">2.3GHz</span><div class="smwttcontent">2,300MHz <br/>2,300,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.2&amp;#160;GHz 1,200,000&amp;#160;KHz"><span class="smwtext">1,200MHz</span><div class="smwttcontent">1.2GHz <br/>1,200,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2689m" title="intel/core i7/i7-2689m">i7-2689M</a></td><td>2011</td><td></td><td>Core i7</td><td>Sandy Bridge M</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4MiB</span><div class="smwttcontent">4,096KiB <br/>4,194,304B <br/>0.00391GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,400&amp;#160;MHz 2,400,000&amp;#160;kHz"><span class="smwtext">2.4GHz</span><div class="smwttcontent">2,400MHz <br/>2,400,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.5&amp;#160;GHz 500,000&amp;#160;KHz"><span class="smwtext">500MHz</span><div class="smwttcontent">0.5GHz <br/>500,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.1&amp;#160;GHz 1,100,000&amp;#160;KHz"><span class="smwtext">1,100MHz</span><div class="smwttcontent">1.1GHz <br/>1,100,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2710qe" title="intel/core i7/i7-2710qe">i7-2710QE</a></td><td>January 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;340.20 &amp;#160;306.18 &amp;#160;39,058.74"><span class="smwtext">$378.00</span><div class="smwttcontent">340.20 <br/>306.18 <br/>39,058.74 <br/></div></span></td><td>Core i7</td><td>Sandy Bridge M</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1MiB</span><div class="smwttcontent">1,024KiB <br/>1,048,576B <br/>9.765625e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="6,144&amp;#160;KiB 6,291,456&amp;#160;B 0.00586&amp;#160;GiB"><span class="smwtext">6MiB</span><div class="smwttcontent">6,144KiB <br/>6,291,456B <br/>0.00586GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="45,000&amp;#160;mW 0.0603&amp;#160;hp 0.045&amp;#160;kW"><span class="smwtext">45W</span><div class="smwttcontent">45,000mW <br/>0.0603hp <br/>0.045kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,100&amp;#160;MHz 2,100,000&amp;#160;kHz"><span class="smwtext">2.1GHz</span><div class="smwttcontent">2,100MHz <br/>2,100,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,000&amp;#160;MHz 3,000,000&amp;#160;kHz"><span class="smwtext">3GHz</span><div class="smwttcontent">3,000MHz <br/>3,000,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,900&amp;#160;MHz 2,900,000&amp;#160;kHz"><span class="smwtext">2.9GHz</span><div class="smwttcontent">2,900MHz <br/>2,900,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,700&amp;#160;MHz 2,700,000&amp;#160;kHz"><span class="smwtext">2.7GHz</span><div class="smwttcontent">2,700MHz <br/>2,700,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,700&amp;#160;MHz 2,700,000&amp;#160;kHz"><span class="smwtext">2.7GHz</span><div class="smwttcontent">2,700MHz <br/>2,700,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.2&amp;#160;GHz 1,200,000&amp;#160;KHz"><span class="smwtext">1,200MHz</span><div class="smwttcontent">1.2GHz <br/>1,200,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2715qe" title="intel/core i7/i7-2715qe">i7-2715QE</a></td><td>January 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;340.20 &amp;#160;306.18 &amp;#160;39,058.74"><span class="smwtext">$378.00</span><div class="smwttcontent">340.20 <br/>306.18 <br/>39,058.74 <br/></div></span></td><td>Core i7</td><td>Sandy Bridge M</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1MiB</span><div class="smwttcontent">1,024KiB <br/>1,048,576B <br/>9.765625e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="6,144&amp;#160;KiB 6,291,456&amp;#160;B 0.00586&amp;#160;GiB"><span class="smwtext">6MiB</span><div class="smwttcontent">6,144KiB <br/>6,291,456B <br/>0.00586GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="45,000&amp;#160;mW 0.0603&amp;#160;hp 0.045&amp;#160;kW"><span class="smwtext">45W</span><div class="smwttcontent">45,000mW <br/>0.0603hp <br/>0.045kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,100&amp;#160;MHz 2,100,000&amp;#160;kHz"><span class="smwtext">2.1GHz</span><div class="smwttcontent">2,100MHz <br/>2,100,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,000&amp;#160;MHz 3,000,000&amp;#160;kHz"><span class="smwtext">3GHz</span><div class="smwttcontent">3,000MHz <br/>3,000,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,900&amp;#160;MHz 2,900,000&amp;#160;kHz"><span class="smwtext">2.9GHz</span><div class="smwttcontent">2,900MHz <br/>2,900,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,700&amp;#160;MHz 2,700,000&amp;#160;kHz"><span class="smwtext">2.7GHz</span><div class="smwttcontent">2,700MHz <br/>2,700,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,700&amp;#160;MHz 2,700,000&amp;#160;kHz"><span class="smwtext">2.7GHz</span><div class="smwttcontent">2,700MHz <br/>2,700,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.2&amp;#160;GHz 1,200,000&amp;#160;KHz"><span class="smwtext">1,200MHz</span><div class="smwttcontent">1.2GHz <br/>1,200,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2720qm" title="intel/core i7/i7-2720qm">i7-2720QM</a></td><td>January 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;340.20 &amp;#160;306.18 &amp;#160;39,058.74"><span class="smwtext">$378.00</span><div class="smwttcontent">340.20 <br/>306.18 <br/>39,058.74 <br/></div></span></td><td>Core i7</td><td>Sandy Bridge M</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1MiB</span><div class="smwttcontent">1,024KiB <br/>1,048,576B <br/>9.765625e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="6,144&amp;#160;KiB 6,291,456&amp;#160;B 0.00586&amp;#160;GiB"><span class="smwtext">6MiB</span><div class="smwttcontent">6,144KiB <br/>6,291,456B <br/>0.00586GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="45,000&amp;#160;mW 0.0603&amp;#160;hp 0.045&amp;#160;kW"><span class="smwtext">45W</span><div class="smwttcontent">45,000mW <br/>0.0603hp <br/>0.045kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,200&amp;#160;MHz 2,200,000&amp;#160;kHz"><span class="smwtext">2.2GHz</span><div class="smwttcontent">2,200MHz <br/>2,200,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,300&amp;#160;MHz 3,300,000&amp;#160;kHz"><span class="smwtext">3.3GHz</span><div class="smwttcontent">3,300MHz <br/>3,300,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2GHz</span><div class="smwttcontent">3,200MHz <br/>3,200,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,000&amp;#160;MHz 3,000,000&amp;#160;kHz"><span class="smwtext">3GHz</span><div class="smwttcontent">3,000MHz <br/>3,000,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,000&amp;#160;MHz 3,000,000&amp;#160;kHz"><span class="smwtext">3GHz</span><div class="smwttcontent">3,000MHz <br/>3,000,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32GiB</span><div class="smwttcontent">32,768MiB <br/>33,554,432KiB <br/>34,359,738,368B <br/>0.0313TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;GHz 1,300,000&amp;#160;KHz"><span class="smwtext">1,300MHz</span><div class="smwttcontent">1.3GHz <br/>1,300,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2740qm" title="intel/core i7/i7-2740qm">i7-2740QM</a></td><td>4 September 2011</td><td></td><td>Core i7</td><td>Sandy Bridge M</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1MiB</span><div class="smwttcontent">1,024KiB <br/>1,048,576B <br/>9.765625e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="6,144&amp;#160;KiB 6,291,456&amp;#160;B 0.00586&amp;#160;GiB"><span class="smwtext">6MiB</span><div class="smwttcontent">6,144KiB <br/>6,291,456B <br/>0.00586GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="45,000&amp;#160;mW 0.0603&amp;#160;hp 0.045&amp;#160;kW"><span class="smwtext">45W</span><div class="smwttcontent">45,000mW <br/>0.0603hp <br/>0.045kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,300&amp;#160;MHz 2,300,000&amp;#160;kHz"><span class="smwtext">2.3GHz</span><div class="smwttcontent">2,300MHz <br/>2,300,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32GiB</span><div class="smwttcontent">32,768MiB <br/>33,554,432KiB <br/>34,359,738,368B <br/>0.0313TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;GHz 1,300,000&amp;#160;KHz"><span class="smwtext">1,300MHz</span><div class="smwttcontent">1.3GHz <br/>1,300,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2760qm" title="intel/core i7/i7-2760qm">i7-2760QM</a></td><td>4 September 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;340.20 &amp;#160;306.18 &amp;#160;39,058.74"><span class="smwtext">$378.00</span><div class="smwttcontent">340.20 <br/>306.18 <br/>39,058.74 <br/></div></span></td><td>Core i7</td><td>Sandy Bridge M</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1MiB</span><div class="smwttcontent">1,024KiB <br/>1,048,576B <br/>9.765625e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="6,144&amp;#160;KiB 6,291,456&amp;#160;B 0.00586&amp;#160;GiB"><span class="smwtext">6MiB</span><div class="smwttcontent">6,144KiB <br/>6,291,456B <br/>0.00586GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="45,000&amp;#160;mW 0.0603&amp;#160;hp 0.045&amp;#160;kW"><span class="smwtext">45W</span><div class="smwttcontent">45,000mW <br/>0.0603hp <br/>0.045kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,400&amp;#160;MHz 2,400,000&amp;#160;kHz"><span class="smwtext">2.4GHz</span><div class="smwttcontent">2,400MHz <br/>2,400,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,500&amp;#160;MHz 3,500,000&amp;#160;kHz"><span class="smwtext">3.5GHz</span><div class="smwttcontent">3,500MHz <br/>3,500,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,400&amp;#160;MHz 3,400,000&amp;#160;kHz"><span class="smwtext">3.4GHz</span><div class="smwttcontent">3,400MHz <br/>3,400,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,300&amp;#160;MHz 3,300,000&amp;#160;kHz"><span class="smwtext">3.3GHz</span><div class="smwttcontent">3,300MHz <br/>3,300,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,300&amp;#160;MHz 3,300,000&amp;#160;kHz"><span class="smwtext">3.3GHz</span><div class="smwttcontent">3,300MHz <br/>3,300,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32GiB</span><div class="smwttcontent">32,768MiB <br/>33,554,432KiB <br/>34,359,738,368B <br/>0.0313TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;GHz 1,300,000&amp;#160;KHz"><span class="smwtext">1,300MHz</span><div class="smwttcontent">1.3GHz <br/>1,300,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2820qm" title="intel/core i7/i7-2820qm">i7-2820QM</a></td><td>January 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;511.20 &amp;#160;460.08 &amp;#160;58,691.44"><span class="smwtext">$568.00</span><div class="smwttcontent">511.20 <br/>460.08 <br/>58,691.44 <br/></div></span></td><td>Core i7</td><td>Sandy Bridge M</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1MiB</span><div class="smwttcontent">1,024KiB <br/>1,048,576B <br/>9.765625e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8MiB</span><div class="smwttcontent">8,192KiB <br/>8,388,608B <br/>0.00781GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="45,000&amp;#160;mW 0.0603&amp;#160;hp 0.045&amp;#160;kW"><span class="smwtext">45W</span><div class="smwttcontent">45,000mW <br/>0.0603hp <br/>0.045kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,300&amp;#160;MHz 2,300,000&amp;#160;kHz"><span class="smwtext">2.3GHz</span><div class="smwttcontent">2,300MHz <br/>2,300,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,400&amp;#160;MHz 3,400,000&amp;#160;kHz"><span class="smwtext">3.4GHz</span><div class="smwttcontent">3,400MHz <br/>3,400,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,300&amp;#160;MHz 3,300,000&amp;#160;kHz"><span class="smwtext">3.3GHz</span><div class="smwttcontent">3,300MHz <br/>3,300,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,100&amp;#160;MHz 3,100,000&amp;#160;kHz"><span class="smwtext">3.1GHz</span><div class="smwttcontent">3,100MHz <br/>3,100,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,100&amp;#160;MHz 3,100,000&amp;#160;kHz"><span class="smwtext">3.1GHz</span><div class="smwttcontent">3,100MHz <br/>3,100,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32GiB</span><div class="smwttcontent">32,768MiB <br/>33,554,432KiB <br/>34,359,738,368B <br/>0.0313TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;GHz 1,300,000&amp;#160;KHz"><span class="smwtext">1,300MHz</span><div class="smwttcontent">1.3GHz <br/>1,300,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2840qm" title="intel/core i7/i7-2840qm">i7-2840QM</a></td><td>4 September 2011</td><td></td><td>Core i7</td><td>Sandy Bridge M</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1MiB</span><div class="smwttcontent">1,024KiB <br/>1,048,576B <br/>9.765625e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8MiB</span><div class="smwttcontent">8,192KiB <br/>8,388,608B <br/>0.00781GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="45,000&amp;#160;mW 0.0603&amp;#160;hp 0.045&amp;#160;kW"><span class="smwtext">45W</span><div class="smwttcontent">45,000mW <br/>0.0603hp <br/>0.045kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,400&amp;#160;MHz 2,400,000&amp;#160;kHz"><span class="smwtext">2.4GHz</span><div class="smwttcontent">2,400MHz <br/>2,400,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32GiB</span><div class="smwttcontent">32,768MiB <br/>33,554,432KiB <br/>34,359,738,368B <br/>0.0313TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;GHz 1,300,000&amp;#160;KHz"><span class="smwtext">1,300MHz</span><div class="smwttcontent">1.3GHz <br/>1,300,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-2860qm" title="intel/core i7/i7-2860qm">i7-2860QM</a></td><td>4 September 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;511.20 &amp;#160;460.08 &amp;#160;58,691.44"><span class="smwtext">$568.00</span><div class="smwttcontent">511.20 <br/>460.08 <br/>58,691.44 <br/></div></span></td><td>Core i7</td><td>Sandy Bridge M</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1MiB</span><div class="smwttcontent">1,024KiB <br/>1,048,576B <br/>9.765625e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8MiB</span><div class="smwttcontent">8,192KiB <br/>8,388,608B <br/>0.00781GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="45,000&amp;#160;mW 0.0603&amp;#160;hp 0.045&amp;#160;kW"><span class="smwtext">45W</span><div class="smwttcontent">45,000mW <br/>0.0603hp <br/>0.045kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,500&amp;#160;MHz 2,500,000&amp;#160;kHz"><span class="smwtext">2.5GHz</span><div class="smwttcontent">2,500MHz <br/>2,500,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,600&amp;#160;MHz 3,600,000&amp;#160;kHz"><span class="smwtext">3.6GHz</span><div class="smwttcontent">3,600MHz <br/>3,600,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,500&amp;#160;MHz 3,500,000&amp;#160;kHz"><span class="smwtext">3.5GHz</span><div class="smwttcontent">3,500MHz <br/>3,500,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,400&amp;#160;MHz 3,400,000&amp;#160;kHz"><span class="smwtext">3.4GHz</span><div class="smwttcontent">3,400MHz <br/>3,400,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,400&amp;#160;MHz 3,400,000&amp;#160;kHz"><span class="smwtext">3.4GHz</span><div class="smwttcontent">3,400MHz <br/>3,400,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32GiB</span><div class="smwttcontent">32,768MiB <br/>33,554,432KiB <br/>34,359,738,368B <br/>0.0313TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;GHz 1,300,000&amp;#160;KHz"><span class="smwtext">1,300MHz</span><div class="smwttcontent">1.3GHz <br/>1,300,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7ee/i7-2920xm" title="intel/core i7ee/i7-2920xm">i7-2920XM</a></td><td>9 January 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;986.40 &amp;#160;887.76 &amp;#160;113,249.68"><span class="smwtext">$1,096.00</span><div class="smwttcontent">986.40 <br/>887.76 <br/>113,249.68 <br/></div></span></td><td>Core i7EE</td><td>Sandy Bridge M</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1MiB</span><div class="smwttcontent">1,024KiB <br/>1,048,576B <br/>9.765625e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8MiB</span><div class="smwttcontent">8,192KiB <br/>8,388,608B <br/>0.00781GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="55,000&amp;#160;mW 0.0738&amp;#160;hp 0.055&amp;#160;kW"><span class="smwtext">55W</span><div class="smwttcontent">55,000mW <br/>0.0738hp <br/>0.055kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,500&amp;#160;MHz 2,500,000&amp;#160;kHz"><span class="smwtext">2.5GHz</span><div class="smwttcontent">2,500MHz <br/>2,500,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,500&amp;#160;MHz 3,500,000&amp;#160;kHz"><span class="smwtext">3.5GHz</span><div class="smwttcontent">3,500MHz <br/>3,500,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,400&amp;#160;MHz 3,400,000&amp;#160;kHz"><span class="smwtext">3.4GHz</span><div class="smwttcontent">3,400MHz <br/>3,400,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2GHz</span><div class="smwttcontent">3,200MHz <br/>3,200,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2GHz</span><div class="smwttcontent">3,200MHz <br/>3,200,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32GiB</span><div class="smwttcontent">32,768MiB <br/>33,554,432KiB <br/>34,359,738,368B <br/>0.0313TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;GHz 1,300,000&amp;#160;KHz"><span class="smwtext">1,300MHz</span><div class="smwttcontent">1.3GHz <br/>1,300,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7ee/i7-2960xm" title="intel/core i7ee/i7-2960xm">i7-2960XM</a></td><td>4 September 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;986.40 &amp;#160;887.76 &amp;#160;113,249.68"><span class="smwtext">$1,096.00</span><div class="smwttcontent">986.40 <br/>887.76 <br/>113,249.68 <br/></div></span></td><td>Core i7EE</td><td>Sandy Bridge M</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1MiB</span><div class="smwttcontent">1,024KiB <br/>1,048,576B <br/>9.765625e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8MiB</span><div class="smwttcontent">8,192KiB <br/>8,388,608B <br/>0.00781GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="55,000&amp;#160;mW 0.0738&amp;#160;hp 0.055&amp;#160;kW"><span class="smwtext">55W</span><div class="smwttcontent">55,000mW <br/>0.0738hp <br/>0.055kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,700&amp;#160;MHz 2,700,000&amp;#160;kHz"><span class="smwtext">2.7GHz</span><div class="smwttcontent">2,700MHz <br/>2,700,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,700&amp;#160;MHz 3,700,000&amp;#160;kHz"><span class="smwtext">3.7GHz</span><div class="smwttcontent">3,700MHz <br/>3,700,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,600&amp;#160;MHz 3,600,000&amp;#160;kHz"><span class="smwtext">3.6GHz</span><div class="smwttcontent">3,600MHz <br/>3,600,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,400&amp;#160;MHz 3,400,000&amp;#160;kHz"><span class="smwtext">3.4GHz</span><div class="smwttcontent">3,400MHz <br/>3,400,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,400&amp;#160;MHz 3,400,000&amp;#160;kHz"><span class="smwtext">3.4GHz</span><div class="smwttcontent">3,400MHz <br/>3,400,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32GiB</span><div class="smwttcontent">32,768MiB <br/>33,554,432KiB <br/>34,359,738,368B <br/>0.0313TiB <br/></div></span></td><td>HD Graphics 3000</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;GHz 1,300,000&amp;#160;KHz"><span class="smwtext">1,300MHz</span><div class="smwttcontent">1.3GHz <br/>1,300,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7ee/i7-3960x" title="intel/core i7ee/i7-3960x">i7-3960X</a></td><td>14 November 2011</td><td></td><td>Core i7EE</td><td>Sandy Bridge E</td><td>6</td><td>12</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,536&amp;#160;KiB 1,572,864&amp;#160;B 0.00146&amp;#160;GiB"><span class="smwtext">1.5MiB</span><div class="smwttcontent">1,536KiB <br/>1,572,864B <br/>0.00146GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="15,360&amp;#160;KiB 15,728,640&amp;#160;B 0.0146&amp;#160;GiB"><span class="smwtext">15MiB</span><div class="smwttcontent">15,360KiB <br/>15,728,640B <br/>0.0146GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="130,000&amp;#160;mW 0.174&amp;#160;hp 0.13&amp;#160;kW"><span class="smwtext">130W</span><div class="smwttcontent">130,000mW <br/>0.174hp <br/>0.13kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,300&amp;#160;MHz 3,300,000&amp;#160;kHz"><span class="smwtext">3.3GHz</span><div class="smwttcontent">3,300MHz <br/>3,300,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,900&amp;#160;MHz 3,900,000&amp;#160;kHz"><span class="smwtext">3.9GHz</span><div class="smwttcontent">3,900MHz <br/>3,900,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,900&amp;#160;MHz 3,900,000&amp;#160;kHz"><span class="smwtext">3.9GHz</span><div class="smwttcontent">3,900MHz <br/>3,900,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,800&amp;#160;MHz 3,800,000&amp;#160;kHz"><span class="smwtext">3.8GHz</span><div class="smwttcontent">3,800MHz <br/>3,800,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,800&amp;#160;MHz 3,800,000&amp;#160;kHz"><span class="smwtext">3.8GHz</span><div class="smwttcontent">3,800MHz <br/>3,800,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64GiB</span><div class="smwttcontent">65,536MiB <br/>67,108,864KiB <br/>68,719,476,736B <br/>0.0625TiB <br/></div></span></td><td></td><td></td><td></td></tr><tr><td><a href="/wiki/intel/core_i7ee/i7-3970x" title="intel/core i7ee/i7-3970x">i7-3970X</a></td><td>12 November 2012</td><td></td><td>Core i7EE</td><td>Sandy Bridge E</td><td>6</td><td>12</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,536&amp;#160;KiB 1,572,864&amp;#160;B 0.00146&amp;#160;GiB"><span class="smwtext">1.5MiB</span><div class="smwttcontent">1,536KiB <br/>1,572,864B <br/>0.00146GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="15,360&amp;#160;KiB 15,728,640&amp;#160;B 0.0146&amp;#160;GiB"><span class="smwtext">15MiB</span><div class="smwttcontent">15,360KiB <br/>15,728,640B <br/>0.0146GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="150,000&amp;#160;mW 0.201&amp;#160;hp 0.15&amp;#160;kW"><span class="smwtext">150W</span><div class="smwttcontent">150,000mW <br/>0.201hp <br/>0.15kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,500&amp;#160;MHz 3,500,000&amp;#160;kHz"><span class="smwtext">3.5GHz</span><div class="smwttcontent">3,500MHz <br/>3,500,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,000&amp;#160;MHz 4,000,000&amp;#160;kHz"><span class="smwtext">4GHz</span><div class="smwttcontent">4,000MHz <br/>4,000,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,000&amp;#160;MHz 4,000,000&amp;#160;kHz"><span class="smwtext">4GHz</span><div class="smwttcontent">4,000MHz <br/>4,000,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,800&amp;#160;MHz 3,800,000&amp;#160;kHz"><span class="smwtext">3.8GHz</span><div class="smwttcontent">3,800MHz <br/>3,800,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,800&amp;#160;MHz 3,800,000&amp;#160;kHz"><span class="smwtext">3.8GHz</span><div class="smwttcontent">3,800MHz <br/>3,800,000kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64GiB</span><div class="smwttcontent">65,536MiB <br/>67,108,864KiB <br/>68,719,476,736B <br/>0.0625TiB <br/></div></span></td><td></td><td></td><td></td></tr><tr><td><a href="/wiki/intel/pentium_(2009)/907" title="intel/pentium (2009)/907">907</a></td><td>2012</td><td></td><td>Pentium</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,700&amp;#160;MHz 1,700,000&amp;#160;kHz"><span class="smwtext">1.7GHz</span><div class="smwttcontent">1,700MHz <br/>1,700,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.8&amp;#160;GHz 800,000&amp;#160;KHz"><span class="smwtext">800MHz</span><div class="smwttcontent">0.8GHz <br/>800,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/pentium_(2009)/917" title="intel/pentium (2009)/917">917</a></td><td>2012</td><td></td><td>Pentium</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,800&amp;#160;MHz 1,800,000&amp;#160;kHz"><span class="smwtext">1.8GHz</span><div class="smwttcontent">1,800MHz <br/>1,800,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.8&amp;#160;GHz 800,000&amp;#160;KHz"><span class="smwtext">800MHz</span><div class="smwttcontent">0.8GHz <br/>800,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/pentium_(2009)/927" title="intel/pentium (2009)/927">927</a></td><td>2012</td><td></td><td>Pentium</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,900&amp;#160;MHz 1,900,000&amp;#160;kHz"><span class="smwtext">1.9GHz</span><div class="smwttcontent">1,900MHz <br/>1,900,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.8&amp;#160;GHz 800,000&amp;#160;KHz"><span class="smwtext">800MHz</span><div class="smwttcontent">0.8GHz <br/>800,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/pentium_(2009)/957" title="intel/pentium (2009)/957">957</a></td><td>13 June 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;120.60 &amp;#160;108.54 &amp;#160;13,846.22"><span class="smwtext">$134.00</span><div class="smwttcontent">120.60 <br/>108.54 <br/>13,846.22 <br/></div></span></td><td>Pentium</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,200&amp;#160;MHz 1,200,000&amp;#160;kHz"><span class="smwtext">1.2GHz</span><div class="smwttcontent">1,200MHz <br/>1,200,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;MiB 8,388,608&amp;#160;KiB 8,589,934,592&amp;#160;B 0.00781&amp;#160;TiB"><span class="smwtext">8GiB</span><div class="smwttcontent">8,192MiB <br/>8,388,608KiB <br/>8,589,934,592B <br/>0.00781TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.8&amp;#160;GHz 800,000&amp;#160;KHz"><span class="smwtext">800MHz</span><div class="smwttcontent">0.8GHz <br/>800,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/pentium_(2009)/967" title="intel/pentium (2009)/967">967</a></td><td>3 October 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;120.60 &amp;#160;108.54 &amp;#160;13,846.22"><span class="smwtext">$134.00</span><div class="smwttcontent">120.60 <br/>108.54 <br/>13,846.22 <br/></div></span></td><td>Pentium</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,300&amp;#160;MHz 1,300,000&amp;#160;kHz"><span class="smwtext">1.3GHz</span><div class="smwttcontent">1,300MHz <br/>1,300,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/pentium_(2009)/977" title="intel/pentium (2009)/977">977</a></td><td>16 January 2012</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;120.60 &amp;#160;108.54 &amp;#160;13,846.22"><span class="smwtext">$134.00</span><div class="smwttcontent">120.60 <br/>108.54 <br/>13,846.22 <br/></div></span></td><td>Pentium</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,400&amp;#160;MHz 1,400,000&amp;#160;kHz"><span class="smwtext">1.4GHz</span><div class="smwttcontent">1,400MHz <br/>1,400,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/pentium_(2009)/987" title="intel/pentium (2009)/987">987</a></td><td>September 2012</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;120.60 &amp;#160;108.54 &amp;#160;13,846.22"><span class="smwtext">$134.00</span><div class="smwttcontent">120.60 <br/>108.54 <br/>13,846.22 <br/></div></span></td><td>Pentium</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,500&amp;#160;MHz 1,500,000&amp;#160;kHz"><span class="smwtext">1.5GHz</span><div class="smwttcontent">1,500MHz <br/>1,500,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/pentium_(2009)/997" title="intel/pentium (2009)/997">997</a></td><td>September 2012</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;120.60 &amp;#160;108.54 &amp;#160;13,846.22"><span class="smwtext">$134.00</span><div class="smwttcontent">120.60 <br/>108.54 <br/>13,846.22 <br/></div></span></td><td>Pentium</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="17,000&amp;#160;mW 0.0228&amp;#160;hp 0.017&amp;#160;kW"><span class="smwtext">17W</span><div class="smwttcontent">17,000mW <br/>0.0228hp <br/>0.017kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,600&amp;#160;MHz 1,600,000&amp;#160;kHz"><span class="smwtext">1.6GHz</span><div class="smwttcontent">1,600MHz <br/>1,600,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.35&amp;#160;GHz 350,000&amp;#160;KHz"><span class="smwtext">350MHz</span><div class="smwttcontent">0.35GHz <br/>350,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1&amp;#160;GHz 1,000,000&amp;#160;KHz"><span class="smwtext">1,000MHz</span><div class="smwttcontent">1GHz <br/>1,000,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/pentium_(2009)/b940" title="intel/pentium (2009)/b940">B940</a></td><td>13 June 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;120.60 &amp;#160;108.54 &amp;#160;13,846.22"><span class="smwtext">$134.00</span><div class="smwttcontent">120.60 <br/>108.54 <br/>13,846.22 <br/></div></span></td><td>Pentium</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,000&amp;#160;MHz 2,000,000&amp;#160;kHz"><span class="smwtext">2GHz</span><div class="smwttcontent">2,000MHz <br/>2,000,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.1&amp;#160;GHz 1,100,000&amp;#160;KHz"><span class="smwtext">1,100MHz</span><div class="smwttcontent">1.1GHz <br/>1,100,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/pentium_(2009)/b950" title="intel/pentium (2009)/b950">B950</a></td><td>13 June 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;120.60 &amp;#160;108.54 &amp;#160;13,846.22"><span class="smwtext">$134.00</span><div class="smwttcontent">120.60 <br/>108.54 <br/>13,846.22 <br/></div></span></td><td>Pentium</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,100&amp;#160;MHz 2,100,000&amp;#160;kHz"><span class="smwtext">2.1GHz</span><div class="smwttcontent">2,100MHz <br/>2,100,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.1&amp;#160;GHz 1,100,000&amp;#160;KHz"><span class="smwtext">1,100MHz</span><div class="smwttcontent">1.1GHz <br/>1,100,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/pentium_(2009)/b960" title="intel/pentium (2009)/b960">B960</a></td><td>3 October 2011</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;120.60 &amp;#160;108.54 &amp;#160;13,846.22"><span class="smwtext">$134.00</span><div class="smwttcontent">120.60 <br/>108.54 <br/>13,846.22 <br/></div></span></td><td>Pentium</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,200&amp;#160;MHz 2,200,000&amp;#160;kHz"><span class="smwtext">2.2GHz</span><div class="smwttcontent">2,200MHz <br/>2,200,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.1&amp;#160;GHz 1,100,000&amp;#160;KHz"><span class="smwtext">1,100MHz</span><div class="smwttcontent">1.1GHz <br/>1,100,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/pentium_(2009)/b970" title="intel/pentium (2009)/b970">B970</a></td><td>16 January 2012</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;112.50 &amp;#160;101.25 &amp;#160;12,916.25"><span class="smwtext">$125.00</span><div class="smwttcontent">112.50 <br/>101.25 <br/>12,916.25 <br/></div></span></td><td>Pentium</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,300&amp;#160;MHz 2,300,000&amp;#160;kHz"><span class="smwtext">2.3GHz</span><div class="smwttcontent">2,300MHz <br/>2,300,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.15&amp;#160;GHz 1,150,000&amp;#160;KHz"><span class="smwtext">1,150MHz</span><div class="smwttcontent">1.15GHz <br/>1,150,000KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/pentium_(2009)/b980" title="intel/pentium (2009)/b980">B980</a></td><td>September 2012</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="&amp;#160;112.50 &amp;#160;101.25 &amp;#160;12,916.25"><span class="smwtext">$125.00</span><div class="smwttcontent">112.50 <br/>101.25 <br/>12,916.25 <br/></div></span></td><td>Pentium</td><td>Sandy Bridge M</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="512&amp;#160;KiB 524,288&amp;#160;B 4.882812e-4&amp;#160;GiB"><span class="smwtext">0.5MiB</span><div class="smwttcontent">512KiB <br/>524,288B <br/>4.882812e-4GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2MiB</span><div class="smwttcontent">2,048KiB <br/>2,097,152B <br/>0.00195GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35W</span><div class="smwttcontent">35,000mW <br/>0.0469hp <br/>0.035kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,400&amp;#160;MHz 2,400,000&amp;#160;kHz"><span class="smwtext">2.4GHz</span><div class="smwttcontent">2,400MHz <br/>2,400,000kHz <br/></div></span></td><td></td><td></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;MiB 16,777,216&amp;#160;KiB 17,179,869,184&amp;#160;B 0.0156&amp;#160;TiB"><span class="smwtext">16GiB</span><div class="smwttcontent">16,384MiB <br/>16,777,216KiB <br/>17,179,869,184B <br/>0.0156TiB <br/></div></span></td><td>HD Graphics (Sandy Bridge)</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;GHz 650,000&amp;#160;KHz"><span class="smwtext">650MHz</span><div class="smwttcontent">0.65GHz <br/>650,000KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.15&amp;#160;GHz 1,150,000&amp;#160;KHz"><span class="smwtext">1,150MHz</span><div class="smwttcontent">1.15GHz <br/>1,150,000KHz <br/></div></span></td></tr>
<tr class="comptable-header"><th>Count: 122</th></tr>
</tbody></table>
</div></div>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=69" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> <a rel="nofollow" class="external text" href="https://newsroom.intel.com/editorials/sandy-bridge-breaks-the-mold-for-chip-codenames/">Sandy Bridge Breaks the Mold for Chip Codenames</a>, December 29, 2010</li>
<li> Lempel, Oded. &#34;2nd Generation Intel Core Processor Family: Intel Core i7, i5 and i3.&#34; Hot Chips 23 Symposium (HCS), 2011 IEEE. IEEE, 2011.</li>
<li> Rotem, Efi, et al. &#34;Power management architecture of the 2nd generation Intel Core microarchitecture, formerly codenamed Sandy Bridge.&#34; Hot Chips 23 Symposium (HCS), 2011 IEEE. IEEE, 2011.</li>
<li> Yuffe, Marcelo, et al. &#34;A fully integrated multi-CPU, GPU and memory controller 32nm processor.&#34; Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International. IEEE, 2011.</li>
<li> Valentine, Bob. <a href="/wiki/File:introducing_sandy_bridge.pdf" title="File:introducing sandy bridge.pdf">&#34;Introducing sandy bridge.&#34;</a> Intel Developer Forum, San Francisco. 2010.</li></ul>
<h2><span class="mw-headline" id="Documents">Documents</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;action=edit&amp;section=70" title="Edit section: Documents">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> Valentine, Bob. <a href="/wiki/File:introducing_sandy_bridge.pdf" title="File:introducing sandy bridge.pdf">&#34;Introducing sandy bridge.&#34;</a> Intel Developer Forum, San Francisco. 2010.</li>
<li> <a href="/wiki/File:core-overview-of-2nd-generation-intel-core-processor-family-brief.pdf" title="File:core-overview-of-2nd-generation-intel-core-processor-family-brief.pdf">2nd Generation Intel Core Processor Family</a></li>
<li> <a href="/wiki/File:performance-2nd-gen-core-product-brief.pdf" title="File:performance-2nd-gen-core-product-brief.pdf">2nd Generation Intel Core vPro Processor Family</a></li>
<li> <a href="/wiki/File:performance-2nd-generation-core-vpro-family-paper.pdf" title="File:performance-2nd-generation-core-vpro-family-paper.pdf">2nd Generation Intel Core vPro Processor Family; New levels of security, manageability, and responsiveness</a></li></ul>

<!-- Saved in parser cache with key wikichip:pcache:idhash:6762-0!*!0!default!!en!5!* and timestamp 20220414061530 and revision id 98305
 -->
</div><div class="visualClear"></div><div class="printfooter">Retrieved from &#34;<a dir="ltr" href="/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;oldid=98305">/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&amp;oldid=98305</a>&#34;</div><div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>: <ul><li><a href="/wiki/Category:cpu_microarchitectures_by_intel" title="Category:cpu microarchitectures by intel">cpu microarchitectures by intel</a></li><li><a href="/wiki/Category:microarchitectures_by_intel" title="Category:microarchitectures by intel">microarchitectures by intel</a></li><li><a href="/wiki/Category:all_microarchitectures" title="Category:all microarchitectures">all microarchitectures</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden category: <ul><li><a href="/wiki/Category:Articles_with_empty_sections" title="Category:Articles with empty sections">Articles with empty sections</a></li></ul></div></div><div id="mw-data-after-content">
	<div class="smwfact"><div class="smwfactboxhead">Facts about &#34;<span class="swmfactboxheadbrowse"><a href="/wiki/Special:Browse/:intel-2Fmicroarchitectures-2Fsandy-20bridge-20(client)" title="Special:Browse/:intel-2Fmicroarchitectures-2Fsandy-20bridge-20(client)">Sandy Bridge (client) - Microarchitectures - Intel</a></span>&#34;</div><div class="smwrdflink"><span class="rdflink"><a href="/wiki/Special:ExportRDF/intel/microarchitectures/sandy_bridge_(client)" title="Special:ExportRDF/intel/microarchitectures/sandy bridge (client)">RDF feed</a></span></div><table class="smwfacttable" cellspacing="0" cellpadding="2"><tbody><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:codename" title="Property:codename">codename</a></td><td class="smwprops">Sandy Bridge (client)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:codename/Sandy-20Bridge-20(client)" title="Special:SearchByProperty/:codename/Sandy-20Bridge-20(client)">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:core_count" title="Property:core count">corecount</a></td><td class="smwprops">2  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/2" title="Special:SearchByProperty/:core-20count/2">+</a></span> and 4  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/4" title="Special:SearchByProperty/:core-20count/4">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:designer" title="Property:designer">designer</a></td><td class="smwprops">Intel  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:designer/Intel" title="Special:SearchByProperty/:designer/Intel">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:first_launched" title="Property:first launched">firstlaunched</a></td><td class="smwprops">September 13, 2010  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:first-20launched/13-20September-202010" title="Special:SearchByProperty/:first-20launched/13-20September-202010">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:full_page_name" title="Property:full page name">fullpagename</a></td><td class="smwprops">intel/microarchitectures/sandy bridge (client)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:full-20page-20name/intel-2Fmicroarchitectures-2Fsandy-20bridge-20(client)" title="Special:SearchByProperty/:full-20page-20name/intel-2Fmicroarchitectures-2Fsandy-20bridge-20(client)">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:instance_of" title="Property:instance of">instanceof</a></td><td class="smwprops">microarchitecture  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instance-20of/microarchitecture" title="Special:SearchByProperty/:instance-20of/microarchitecture">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:instruction_set_architecture" title="Property:instruction set architecture">instructionsetarchitecture</a></td><td class="smwprops">x86-64  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instruction-20set-20architecture/x86-2D64" title="Special:SearchByProperty/:instruction-20set-20architecture/x86-2D64">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:manufacturer" title="Property:manufacturer">manufacturer</a></td><td class="smwprops">Intel  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:manufacturer/Intel" title="Special:SearchByProperty/:manufacturer/Intel">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:microarchitecture_type" title="Property:microarchitecture type">microarchitecturetype</a></td><td class="smwprops">CPU  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:microarchitecture-20type/CPU" title="Special:SearchByProperty/:microarchitecture-20type/CPU">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:name" title="Property:name">name</a></td><td class="smwprops">Sandy Bridge (client)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:name/Sandy-20Bridge-20(client)" title="Special:SearchByProperty/:name/Sandy-20Bridge-20(client)">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:phase-out" title="Property:phase-out">phase-out</a></td><td class="smwprops">November 2012  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:phase-2Dout/November-202012" title="Special:SearchByProperty/:phase-2Dout/November-202012">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:pipeline_stages_(max)" title="Property:pipeline stages (max)">pipelinestages(max)</a></td><td class="smwprops">19  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:pipeline-20stages-20(max)/19" title="Special:SearchByProperty/:pipeline-20stages-20(max)/19">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:pipeline_stages_(min)" title="Property:pipeline stages (min)">pipelinestages(min)</a></td><td class="smwprops">14  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:pipeline-20stages-20(min)/14" title="Special:SearchByProperty/:pipeline-20stages-20(min)/14">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:process" title="Property:process">process</a></td><td class="smwprops">32nm (0.032m, 3.2e-5mm)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:process/32-20nm" title="Special:SearchByProperty/:process/32-20nm">+</a></span></td></tr></tbody></table></div>

</div>
				</div>
				
</div> <!-- mw-body-content END -->
</div> <!-- mw-body-content enclosure END -->
</div> <!-- wikichip-body-container END -->
<!-- wikichip-bottom START -->
<div id="wikichip-bottom">
    <!-- wikichip-footer-cont START -->
    <div id="wikichip-footer-cont">
    <!-- wikichip-afooter START -->
        <div id="wikichip-afooter">
                    	
			<!-- Ezoic - wikichip/global/footer - bottom_of_page -->
			<span id="ezoic-pub-ad-placeholder-127"></span><span class="ezoic-ad medrectangle-1 medrectangle-1127 adtester-container adtester-container-127" data-ez-name="wikichip_org-medrectangle-1"><span id="div-gpt-ad-wikichip_org-medrectangle-1-0" ezaw="970" ezah="90" style="position:relative;z-index:0;display:inline-block;padding:0;width:100%;max-width:1200px;margin-left:auto !important;margin-right:auto !important;min-height:250px;min-width:970px;" class="ezoic-ad"><script data-ezscrex="false" data-cfasync="false" type="text/javascript" style="display:none;">
	var asau = '5322637655';
	var cid = '2594856134';
	var pid = 'ca-pub-1951113009523412';
	var slotId = 'div-gpt-ad-wikichip_org-medrectangle-1-0';
	var ffid = 1;
	var alS = 1004 % 1000;

	var container = document.getElementById(slotId);
	var ins = document.createElement('ins');
    ins.id = slotId + '-asloaded';
    ins.className = 'adsbygoogle ezasloaded';
    ins.dataset.adClient = pid;
    ins.dataset.adSlot = asau;
    ins.dataset.adChannel = cid;
    ins.dataset.fullWidthResponsive = 'true';

	ins.style.display = 'block';
	if(ffid !== 2){
        ins.style.width = container.offsetWidth + 'px';
	} else {
        container.attributes.ezaw.value + 'px';
    }
	
	if (alS >= 30 && (alS != 34 && alS != 35)){
        ins.dataset.adFormat = 'auto';
    }else{
        ins.style.height = container.attributes.ezah.value + 'px';
	}

	container.appendChild(ins);

	(adsbygoogle = window.adsbygoogle || []).push({});

	window.ezoSTPixelAdd(slotId, 'stat_source_id', 44);
	window.ezoSTPixelAdd(slotId, 'adsensetype', 2);
	
	var lo = new MutationObserver(window.ezaslEvent);
    lo.observe(document.getElementById(slotId + '-asloaded'), { attributes: true });
	</script></span><span style="width:970px;display:block;height:14px;margin:auto" class="reportline"><span style="text-align:center;font-size: smaller;float:left;line-height:normal;"><a href="https://www.ezoic.com/what-is-ezoic/" target="_blank" rel="noopener noreferrer nofollow" style="cursor:pointer"><img src="https://go.ezoic.net/utilcave_com/img/ezoic.png" alt="Ezoic" loading="lazy" style="height:12px !important; padding:2px !important; border:0px !important; cursor:pointer !important; width: 58px !important; margin:0 !important; box-sizing: content-box !important;"/></a></span><span class="ez-report-ad-button" name="?pageview_id=1b1666de-89e8-44ff-4f3f-b9f703a09325&amp;ad_position_id=127&amp;impression_group_id=wikichip_org-medrectangle-1/2022-04-14/2805720755046144&amp;ad_size=970x90&amp;domain_id=86609&amp;url=/wiki/intel/microarchitectures/sandy_bridge_(client" style="cursor: pointer!important; font-size:12px !important;color: #a5a5a5 ;float:right;text-decoration:none !important;font-family:arial !important;line-height:normal;">report this ad</span></span></span>
			<!-- End Ezoic - wikichip/global/footer - bottom_of_page -->

			                            </div>
    <!-- wikichip-afooter END -->
    <!-- wikichip-footer START -->
        <div id="wikichip-footer">

                                <div id="footer-last-mod">
                         This page was last modified on 14 April 2022, at 13:44.                        </div>
                                <div id="footer-places"><ul>
                        <li><a href="/wiki/WikiChip:Privacy_policy" title="WikiChip:Privacy policy">Privacy policy</a></li><li><a href="/wiki/WikiChip:About" title="WikiChip:About">About WikiChip</a></li><li><a href="/wiki/WikiChip:General_disclaimer" title="WikiChip:General disclaimer">Disclaimers</a></li>                        </ul></div>
                        
        </div>
    <!-- wikichip-footer END -->
    </div>
    <!-- wikichip-footer-cont END -->
</div>
<!-- wikichip-bottom START -->
 
    
    
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.loader.load(["ext.smw.tooltips","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.headertabs","ext.headertabs.large","skins.WikiChip2.js"]);});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":251});});</script></div>
<!-- A:IL01 START -->
<script type="text/javascript"> var infolinks_pid = 3234819; var infolinks_wsid = 0;</script>
<script type="text/javascript" src="//resources.infolinks.com/js/infolinks%5Fmain.js"></script>
<!-- A:IL01 END -->




<!--[selectrongo:done]--><script type='text/javascript'>var __ez_rp_opts={activeLayoutTester:!1,isOn:"",showImages:"",theme:"",locations:"",title:"Related Articles on this Site",showSocial:"false",fbURL:"http://www.facebook.com/sharer.php?u=https%3A%2F%2Fen.wikichip.org%2Fwiki%2Fintel%2Fmicroarchitectures%2Fsandy_bridge_%28client",twitterURL:"https://twitter.com/share?url=https%3A%2F%2Fen.wikichip.org%2Fwiki%2Fintel%2Fmicroarchitectures%2Fsandy_bridge_%28client",gplusURL:"https://plus.google.com/share?url=https%3A%2F%2Fen.wikichip.org%2Fwiki%2Fintel%2Fmicroarchitectures%2Fsandy_bridge_%28client",contentURL:"/wiki/intel/microarchitectures/sandy_bridge_(client",swipe:"false"},__ez_rp_script=document.createElement("script");__ez_rp_script.setAttribute("async",""),__ez_rp_script.setAttribute("src","/utilcave_com/apps/js/recommended_pages.js?cb=7"),document.getElementsByTagName("head")[0].appendChild(__ez_rp_script),function(b){var b=b,c=b.document,d=b.screen;b.touchSwipeListener=function(f){var g={startX:0,endX:0},h={moveHandler:function(){},redirectHandler:function(){},endHandler:function(){},startHandler:function(){},scrollEndHandler:function(){},minLengthRatio:0.2},i=function(){return g.endX>g.startX?"prev":"next"},j=function(){var m=Math.ceil(d.width*f.minLengthRatio);return Math.abs(g.endX-g.startX)>m},l={scrollEnd:function(){var n="innerHeight"in b?b.innerHeight:c.documentElement.offsetHeight,o=c.body,p=c.documentElement,q=Math.max(o.scrollHeight,o.offsetHeight,p.clientHeight,p.scrollHeight,p.offsetHeight);windowBottom=n+b.pageYOffset,windowBottom>=q&&q>n+400&&f.scrollEndHandler()},touchStart:function(m){0<m.touches.length&&(g.startX=m.touches[0].pageX,f.startHandler(i()))},touchMove:function(m){0<m.touches.length&&(g.endX=m.touches[0].pageX,f.moveHandler(i(),j()))},touchEnd:function(m){var n=m.changedTouches||m.touches;0<n.length&&(g.endX=n[0].pageX,j()&&f.redirectHandler(i())),f.endHandler(i())}};return function(){for(var m in h)h.hasOwnProperty(m)&&(f[m]||(f[m]=h[m]))}(),c.addEventListener?{on:function(){c.addEventListener("touchstart",l.touchStart,!1),c.addEventListener("touchmove",l.touchMove,!1),c.addEventListener("touchend",l.touchEnd,!1),b.addEventListener("scroll",l.scrollEnd,!1)},off:function(){c.removeEventListener("touchstart",l.touchStart),c.removeEventListener("touchmove",l.touchMove),c.removeEventListener("touchend",l.touchEnd),b.removeEventListener("scroll",l.scrollEnd)}}:{on:function(){},off:function(){}}}}(window),function(b){var c=b.document,d=function(){var h,i,e={},f={prev:null,next:null},g={prev:null,next:null};return{init:function(){this.retrievePageSiblings();f.next&&(this.renderArrows(),this.syncUI())},syncUI:function(){var j=this;h=new b.touchSwipeListener({moveHandler:function(k,l){l?g[k]&&f[k]&&g[k].classList.add("visible"):g[k].classList.remove("visible")},scrollEndHandler:function(){},startHandler:function(){i&&clearTimeout(i),e.classList.add("visible")},endHandler:function(){g.next.classList.remove("visible"),g.prev.classList.remove("visible"),i=setTimeout(function(){e.classList.remove("visible")},1500)},redirectHandler:function(k){j[k]&&j[k]()}}),h.on()},retrievePageSiblings:function(){f.prev=c.querySelector("head > link[rel=prev]"),f.next=c.querySelector("head > link[rel=next]")},renderArrows:function(){var k=function(l){var m=c.createElement("span");m.className="icon-wrap "+l;var n=c.createElement("div"),o=c.createElement("a");return o.href="prev"===l?"javascript:window.history.go(-1);":f[l].href,o.className=l,o.appendChild(m),o.appendChild(n),o};g.next=k("next"),g.prev=k("prev"),e=function(l,m){var n=c.createElement("nav");return n.className="nav-multithumb",n.appendChild(m),n.appendChild(l),c.getElementsByTagName("body")[0].appendChild(n),n}(g.next,g.prev)},showLoadingScreen:function(){b.scrollTo(0,0);var j=c.createElement("div");j.className="spn-freezing-overlay",c.getElementsByTagName("body")[0].appendChild(j)},prev:function(){this.showLoadingScreen(),setTimeout(function(){b.location.href=b.history.go(-1)},1e3)},next:function(){f.next&&(this.showLoadingScreen(),setTimeout(function(){b.location.href=f.next.href},1e3))}}}();b.swipePageNav=d}(window);</script>
<script>function __ez_fad_ezpbinit(){var s = document.createElement( 'script' );
	s.setAttribute( 'src', '//go.ezodn.com/hb/dall.js?b=ix,pubmatic,rubicon,spotx,unruly,yahoossp,yieldmo&cb=195-3-37' );
	s.onerror = function () {window.ezDallErr = true};
	document.body.appendChild( s );}var epbjs=epbjs||{};epbjs.que=epbjs.que||[];epbjs.bidderTimeout=2000;epbjs.useAdj=true;epbjs.SS={"ix":10082,"pubmatic":10061,"rubicon":10063,"spotx":11304,"unruly":10097,"yahoossp":11318,"yieldmo":11315};epbjs.bidders=['ix,pubmatic,rubicon,spotx,unruly,yahoossp,yieldmo'];epbjs.que.push(function(){});epbjs.bidderSettings={'ix': { bidCpmAdjustment: function(bidCpm) { var adj1 = bidCpm * 1.000000; var adj2 = adj1 * 1.000000; return adj2; }},'pubmatic': { bidCpmAdjustment: function(bidCpm) { var adj1 = bidCpm * 1.000000; var adj2 = adj1 * 1.000000; return adj2; }},'rubicon': { bidCpmAdjustment: function(bidCpm) { var adj1 = bidCpm * 1.000000; var adj2 = adj1 * 1.000000; return adj2; }},'unruly': { bidCpmAdjustment: function(bidCpm) { var adj1 = bidCpm * 0.420000; var adj2 = adj1 * 1.000000; return adj2; }},'spotx': { bidCpmAdjustment: function(bidCpm) { var adj1 = bidCpm * 0.560000; var adj2 = adj1 * 1.000000; return adj2; }},'yieldmo': { bidCpmAdjustment: function(bidCpm) { var adj1 = bidCpm * 1.000000; var adj2 = adj1 * 1.000000; return adj2; }},'yahoossp': { bidCpmAdjustment: function(bidCpm) { var adj1 = bidCpm * 1.000000; var adj2 = adj1 * 1.000000; return adj2; }},};epbjs.gadj=1.000000;var __enableAnalytics=false;
var __s2sbidders=[];
var __allBidders=['ix','pubmatic','rubicon','unruly','spotx','yieldmo','yahoossp'];
__ez.queue.addFile('/detroitchicago/houston.js', '/detroitchicago/houston.js?gcb=3&cb=17', false, [], true, false, true, false);__ez.queue.addFunc("epbjsRequestAdUnits", "epbjsRequestAdUnits", [[{code: 'div-gpt-ad-wikichip_org-box-3-0', mediaTypes: {banner: { sizes:[[580,400]] }}, bids: [{bidder: 'ix', params: { siteId: '721163', size: [580,400], video: {} }},{bidder: 'pubmatic', params:{ publisherId: '156983', adSlot: 'e_under_page_title_580x400' }},{bidder: 'rubicon', params:{ accountId: '21150', siteId: '351284', zoneId: '1868548' }},{bidder: 'yieldmo', params: { placementId: '2834942196124164132' }}] },{code: 'div-gpt-ad-wikichip_org-box-2-0', mediaTypes: {banner: { sizes:[[728,90]] }}, bids: [{bidder: 'ix', params: { siteId: '305137', size: [728,90], video: {} }},{bidder: 'pubmatic', params:{ publisherId: '156983', adSlot: 'e_top_of_page_728x90' }},{bidder: 'rubicon', params:{ accountId: '21150', siteId: '351284', zoneId: '1868548' }},{bidder: 'yieldmo', params: { placementId: '2834942196124164132' }}] },{code: 'div-gpt-ad-wikichip_org-large-mobile-banner-1-0', mediaTypes: {banner: { sizes:[[300,250],[336,280]] }}, bids: [{bidder: 'pubmatic', params:{ publisherId: '156983', adSlot: 'In-Content_300x250_BTF' }},{bidder: 'rubicon', params:{ accountId: '21150', siteId: '351284', zoneId: '1868548' }},{bidder: 'yieldmo', params: { placementId: '2834942196124164132' }}] ,sizeMapping: [
			{
				minWidth: 300,
				sizes: [[336,280]]
			}]}]], false, ['/detroitchicago/houston.js'], true, true, true, true);</script>
<script>var __ez_tkn_evnt = function() { if(typeof(_ezaq) != 'undefined'){if(typeof window.ezogtk !== "undefined" && window.ezogtk !== "") {__ez.bit.AddAndFire(_ezaq.page_view_id,[new __ezDotData("ext_user_hash",window.ezogtk)]);}}};document.addEventListener("DOMContentLoaded", __ez.queue.addFunc("__ez_tkn_evnt", "__ez_tkn_evnt", event, false, ['/detroitchicago/minneapolis.js','/detroitchicago/memphis.js'], true, true, false, true));</script>
<script async data-ezscrex="false">__ez_fad_load(0,0);__ez_fad_doc_ht=__ez_fad_docht();__ez_fad_vp_ht=__ez_fad_vpht();function __ez_fad_scroll(){return window.pageYOffset||(document.documentElement||document.body.parentNode||document.body).scrollTop}
var __ez_fad_scrollmon=function(){var sy=__ez_fad_scroll();var isShortPage=__ez_fad_doc_ht<=(__ez_fad_vh+100);var bot=(__ez_fad_vp_ht+sy);var botThresh=bot+__ez_fad_vp_ht;for(var divid in __ez_fad_divpos){if(__ez_fad_fastdiv.indexOf(divid)!=-1){continue;}
var divPos=__ez_fad_divpos[divid];if(divPos>0&&divPos>sy&&divPos<(sy+__ez_fad_vp_ht*.5)){if(typeof __ez_fad_instaslots[divid]=='function'){__ez_fad_instaslots[divid]();}}else if(divPos>0&&divPos>sy&&divPos<(sy+__ez_fad_vp_ht)){if(typeof __ez_fad_viewslots[divid]=='function'){__ez_fad_viewslots[divid]();}}}
__ez_fad_chkpos();if(ezslit_run[0]!==true){__ez_fad_load(0,0);}
if((sy>0||isShortPage)&&ezslit_run[1]!=true){__ez_fad_load(1,null);__ez_fad_load(5,null);}
if((sy>100||isShortPage)&&ezslit_run[2]!=true){__ez_fad_load(2,null);}
if(sy>(__ez_fad_vp_ht*.75)&&ezslit_run[3]!=true){__ez_fad_load(3,null);}
if(document.readyState==="complete"&&!__ez_fad_floatshowd&&typeof __ez_fad_floating!=='undefined'&&__ez_fad_floating.length>0&&__ez_fad_count===0){setTimeout(googletag.cmd.push(function(){__ez_fad_floatshow()}),500);}
if(ezslit_run[1]==true&&ezslit_run[2]==true&&ezslit_run[3]==true){}else{setTimeout(__ez_fad_scrollmon,500);}};__ez_fad_scrollmon();function __ez_fad_chkpos(){if(typeof __ez_fad_divs[4]!='undefined'){for(var i=0;i<__ez_fad_divs[4].length;i++){var id=__ez_fad_divs[4][i];__ez_fad_divs[4][i]=null;__ez_fad_position([id]);}}}</script>
<script type="text/javascript">(function(f,a){function g(b,a,c){b.addEventListener?b.addEventListener(a,c):b.attachEvent("on"+a,function(){c.call(b)})}function k(b){b&&("string"==typeof b["class"]&&b["class"]&&a.getElementById("uglipop_popbox").setAttribute("class",b["class"]),b.keepLayout&&!b["class"]&&a.getElementById("uglipop_popbox").setAttribute("style","position:relative;height:300px;width:300px;background-color:white;opacity:1;"),"string"==typeof b.content&&b.content&&"html"==b.source&&(a.getElementById("uglipop_popbox").innerHTML=b.content),"string"==typeof b.content&&b.content&&"div"==b.source&&(a.getElementById("uglipop_popbox").innerHTML=a.getElementById(b.content).innerHTML));a.getElementById("uglipop_overlay_wrapper").style.display="";a.getElementById("uglipop_overlay").style.display="";a.getElementById("uglipop_content_fixed").style.display=""}function h(){a.getElementById("uglipop_overlay_wrapper").style.display="none";a.getElementById("uglipop_overlay").style.display="none";a.getElementById("uglipop_content_fixed").style.display="none"}g(a,"DOMContentLoaded",function(){var b=a.createElement("div"),e=a.createElement("div"),c=a.createElement("div"),d=a.createElement("div");e.id="uglipop_content_fixed";e.setAttribute("style","position:fixed;top: 50%;left: 50%;transform: translate(-50%, -50%);-webkit-transform: translate(-50%, -50%);-ms-transform: translate(-50%, -50%);opacity:1;z-index:10000000;");c.id="uglipop_popbox";d.id="uglipop_overlay_wrapper";d.setAttribute("style","position:absolute;top:0;bottom:0;left:0;right:0;display:none");b.id="uglipop_overlay";b.setAttribute("style","position:fixed;top:0;bottom:0;left:0;right:0;opacity:0.3;width:100%;height:100%;background-color:black;");d.appendChild(b);e.appendChild(c);a.body.appendChild(d);a.body.appendChild(e);a.getElementById("uglipop_overlay_wrapper").style.display="none";a.getElementById("uglipop_overlay").style.display="none";a.getElementById("uglipop_content_fixed").style.display="none";d.addEventListener("click",h);g(f,"keydown",function(a){27==a.keyCode&&h()});f.uglipop=k})})(window,document);var ezRBA=(function(){function init(){var reportAdsBtns=document.querySelectorAll('.ez-report-ad-button');for(var i=0;i<reportAdsBtns.length;i++){reportAdsBtns[i].addEventListener('click',function(e){var url='<iframe src="https://svc.ezoic.com/pub/reportads/reportads.html'+e.target.getAttribute('name')+'" width="400" height="500" style="border-radius: 10px; box-shadow: 2px 2px 30px 6px rgba(0,0,0,0.75); border: 1px solid black;"></iframe>'
uglipop({class:'none',source:'html',content:url,});});}
function bindEvent(element,eventName,eventHandler){if(element.addEventListener){element.addEventListener(eventName,eventHandler,false);}else if(element.attachEvent){element.attachEvent('on'+eventName,eventHandler);}}
bindEvent(window,'message',function(e){if(e.data==='close-report-ad-modal'){document.getElementById('uglipop_overlay_wrapper').style.display='none';document.getElementById('uglipop_overlay').style.display='none';document.getElementById('uglipop_content_fixed').style.display='none';}})}
return{init:init};})();ezRBA.init();</script>
<script type="text/javascript" data-cfasync="false"></script>
<script type="text/javascript" style='display:none;'>var __ez_dims = (function() {
		var setCookie = function( name, content, expiry ) {
			return document.cookie = name+'='+content+((expiry)?';expires='+(new Date(Math.floor(new Date().getTime()+expiry*1000)).toUTCString()):'')+';path=/';
		};
		var ffid = 1;
		var oh = window.screen.height;
		var ow = window.screen.width;
		var h = ffid === 1 ? oh : (oh > ow) ? oh : ow;
		var w = ffid === 1 ? ow : (oh > ow) ? ow : oh;
		var uh = window.innerHeight || document.documentElement.clientHeight || document.getElementsByTagName('body')[0].clientHeight;
		var uw = window.innerWidth || document.documentElement.clientWidth || document.getElementsByTagName('body')[0].clientWidth;
		setCookie('ezds', encodeURIComponent('ffid='+ffid+',w='+w+',h='+h), (31536e3*7));
		setCookie('ezohw', encodeURIComponent('w='+uw+',h='+uh), (31536e3*7));
	})();</script><script type='text/javascript' style='display:none;' async>
</script>
</body></html>