#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue May  2 16:17:56 2017
# Process ID: 5532
# Current directory: /home/asautaux/yarr/mig_7series_0_example
# Command line: vivado -source /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0_ex.tcl
# Log file: /home/asautaux/yarr/mig_7series_0_example/vivado.log
# Journal file: /home/asautaux/yarr/mig_7series_0_example/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0_ex.tcl
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/asautaux/yarr/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/asautaux/yarr/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/ip/ila_ddr3_native/ila_ddr3_native.xci]
launch_runs vio_twm_ddrx_synth_1
wait_on_run vio_twm_ddrx_synth_1
launch_runs ila_ddr3_native_synth_1
wait_on_run ila_ddr3_native_synth_1
synth_design -rtl -name rtl_1
add_files -fileset constrs_1 -norecurse /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/constrs_1/imports/Documents/ddr3.xdc
import_files -fileset constrs_1 /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/constrs_1/imports/Documents/ddr3.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
refresh_design
set_property IOSTANDARD LVCMOS18 [get_ports [list init_calib_complete]]
set_property IOSTANDARD LVCMOS18 [get_ports [list tg_compare_error]]
set_property target_constrs_file /home/asautaux/yarr/mig_7series_0_example/mig_7series_0_example.srcs/constrs_1/imports/par/example_top.xdc [current_fileset -constrset]
save_constraints -force
place_ports init_calib_complete W10
place_ports tg_compare_error V11
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property IOSTANDARD LVCMOS15 [get_ports [list tg_compare_error]]
set_property IOSTANDARD LVCMOS15 [get_ports [list init_calib_complete]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/000013b363cb01]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/000013b363cb01]
open_hw_target
set_property PROGRAM.FILE {/home/asautaux/yarr/mig_7series_0_example/mig_7series_0_example.runs/impl_1/example_top.bit} [lindex [get_hw_devices] 1]
set_property PROBES.FILE {/home/asautaux/yarr/mig_7series_0_example/mig_7series_0_example.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
set_property PROBES.FILE {/home/asautaux/yarr/mig_7series_0_example/mig_7series_0_example.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/asautaux/yarr/mig_7series_0_example/mig_7series_0_example.runs/impl_1/example_top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_1] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_1] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_1] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_1] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_1] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_1] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_1] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
refresh_hw_vio [get_hw_vios -of_objects [get_hw_devices xc7k160t_1] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_vio_twm_ddrx"}]
save_wave_config {/home/asautaux/yarr/mig_7series_0_example/mig_7series_0_example.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
commit_hw_vio [get_hw_vios -of_objects [get_hw_devices xc7k160t_1] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_vio_twm_ddrx"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_1] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_1] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_1] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
