{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1588085852361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1588085852361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 28 10:57:32 2020 " "Processing started: Tue Apr 28 10:57:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1588085852361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1588085852361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimpleCPU_Template -c SimpleCPU_Template " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleCPU_Template -c SimpleCPU_Template" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1588085852361 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1588085852845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplecpu_template.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simplecpu_template.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimpleCPU_Template-behavior " "Found design unit 1: SimpleCPU_Template-behavior" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588085854409 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimpleCPU_Template " "Found entity 1: SimpleCPU_Template" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588085854409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588085854409 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SimpleCPU_Template " "Elaborating entity \"SimpleCPU_Template\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1588085854670 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "output 3 8 SimpleCPU_Template.vhd(186) " "VHDL Incomplete Partial Association warning at SimpleCPU_Template.vhd(186): port or argument \"output\" has 3/8 unassociated elements" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 186 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1588085854742 "|SimpleCPU_Template"}
{ "Warning" "WSGN_SEARCH_FILE" "memory_8_by_32.vhd 2 1 " "Using design file memory_8_by_32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_8_by_32-behavior " "Found design unit 1: memory_8_by_32-behavior" {  } { { "memory_8_by_32.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/memory_8_by_32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588085854755 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_8_by_32 " "Found entity 1: memory_8_by_32" {  } { { "memory_8_by_32.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/memory_8_by_32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588085854755 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1588085854755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_8_by_32 memory_8_by_32:ramA " "Elaborating entity \"memory_8_by_32\" for hierarchy \"memory_8_by_32:ramA\"" {  } { { "SimpleCPU_Template.vhd" "ramA" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588085854756 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg.vhd 2 1 " "Using design file reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "reg.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588085854795 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588085854795 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1588085854795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:accumA " "Elaborating entity \"reg\" for hierarchy \"reg:accumA\"" {  } { { "SimpleCPU_Template.vhd" "accumA" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588085854795 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588085854848 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588085854848 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1588085854848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:aluA " "Elaborating entity \"alu\" for hierarchy \"alu:aluA\"" {  } { { "SimpleCPU_Template.vhd" "aluA" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588085854848 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output alu.vhd(21) " "VHDL Process Statement warning at alu.vhd(21): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1588085854879 "|SimpleCPU_Template|alu:aluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] alu.vhd(21) " "Inferred latch for \"output\[0\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588085854879 "|SimpleCPU_Template|alu:aluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] alu.vhd(21) " "Inferred latch for \"output\[1\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588085854879 "|SimpleCPU_Template|alu:aluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] alu.vhd(21) " "Inferred latch for \"output\[2\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588085854879 "|SimpleCPU_Template|alu:aluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] alu.vhd(21) " "Inferred latch for \"output\[3\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588085854879 "|SimpleCPU_Template|alu:aluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] alu.vhd(21) " "Inferred latch for \"output\[4\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588085854879 "|SimpleCPU_Template|alu:aluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] alu.vhd(21) " "Inferred latch for \"output\[5\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588085854879 "|SimpleCPU_Template|alu:aluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] alu.vhd(21) " "Inferred latch for \"output\[6\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588085854879 "|SimpleCPU_Template|alu:aluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] alu.vhd(21) " "Inferred latch for \"output\[7\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588085854879 "|SimpleCPU_Template|alu:aluA"}
{ "Warning" "WSGN_SEARCH_FILE" "programcounter.vhd 2 1 " "Using design file programcounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-behavior " "Found design unit 1: ProgramCounter-behavior" {  } { { "programcounter.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/programcounter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588085854894 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "programcounter.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/programcounter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588085854894 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1588085854894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:ProgramCounterA " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:ProgramCounterA\"" {  } { { "SimpleCPU_Template.vhd" "ProgramCounterA" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588085854894 ""}
{ "Warning" "WSGN_SEARCH_FILE" "twotoonemux.vhd 2 1 " "Using design file twotoonemux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoToOneMux-behavior " "Found design unit 1: TwoToOneMux-behavior" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/twotoonemux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588085854955 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoToOneMux " "Found entity 1: TwoToOneMux" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/twotoonemux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588085854955 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1588085854955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoToOneMux TwoToOneMux:MuxA " "Elaborating entity \"TwoToOneMux\" for hierarchy \"TwoToOneMux:MuxA\"" {  } { { "SimpleCPU_Template.vhd" "MuxA" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588085854956 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output twotoonemux.vhd(19) " "VHDL Process Statement warning at twotoonemux.vhd(19): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/twotoonemux.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1588085854965 "|SimpleCPU_Template|TwoToOneMux:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] twotoonemux.vhd(19) " "Inferred latch for \"output\[0\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588085854965 "|SimpleCPU_Template|TwoToOneMux:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] twotoonemux.vhd(19) " "Inferred latch for \"output\[1\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588085854965 "|SimpleCPU_Template|TwoToOneMux:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] twotoonemux.vhd(19) " "Inferred latch for \"output\[2\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588085854965 "|SimpleCPU_Template|TwoToOneMux:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] twotoonemux.vhd(19) " "Inferred latch for \"output\[3\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588085854965 "|SimpleCPU_Template|TwoToOneMux:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] twotoonemux.vhd(19) " "Inferred latch for \"output\[4\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588085854965 "|SimpleCPU_Template|TwoToOneMux:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] twotoonemux.vhd(19) " "Inferred latch for \"output\[5\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588085854965 "|SimpleCPU_Template|TwoToOneMux:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] twotoonemux.vhd(19) " "Inferred latch for \"output\[6\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588085854966 "|SimpleCPU_Template|TwoToOneMux:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] twotoonemux.vhd(19) " "Inferred latch for \"output\[7\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588085854966 "|SimpleCPU_Template|TwoToOneMux:MuxA"}
{ "Warning" "WSGN_SEARCH_FILE" "controlunit.vhd 2 1 " "Using design file controlunit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behavior " "Found design unit 1: ControlUnit-behavior" {  } { { "controlunit.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/controlunit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588085854981 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "controlunit.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/controlunit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588085854981 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1588085854981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ControlUnitA " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ControlUnitA\"" {  } { { "SimpleCPU_Template.vhd" "ControlUnitA" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588085854983 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memory_8_by_32:ramA\|Z_rtl_0 " "Inferred RAM node \"memory_8_by_32:ramA\|Z_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1588085855254 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:aluA\|output\[0\] " "LATCH primitive \"alu:aluA\|output\[0\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1588085855271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:aluA\|output\[1\] " "LATCH primitive \"alu:aluA\|output\[1\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1588085855271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:aluA\|output\[2\] " "LATCH primitive \"alu:aluA\|output\[2\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1588085855271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:aluA\|output\[3\] " "LATCH primitive \"alu:aluA\|output\[3\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1588085855271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:aluA\|output\[4\] " "LATCH primitive \"alu:aluA\|output\[4\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1588085855271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:aluA\|output\[5\] " "LATCH primitive \"alu:aluA\|output\[5\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1588085855271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:aluA\|output\[6\] " "LATCH primitive \"alu:aluA\|output\[6\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1588085855271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:aluA\|output\[7\] " "LATCH primitive \"alu:aluA\|output\[7\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1588085855272 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_8_by_32:ramA\|Z_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_8_by_32:ramA\|Z_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588085855294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588085855294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588085855294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588085855294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588085855294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588085855294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588085855294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588085855294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588085855294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588085855294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588085855294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588085855294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588085855294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588085855294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SimpleCPU_Template.ram0_memory_8_by_32_5fcc3761.hdl.mif " "Parameter INIT_FILE set to db/SimpleCPU_Template.ram0_memory_8_by_32_5fcc3761.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588085855294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1588085855294 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1588085855294 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1588085855294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_8_by_32:ramA\|altsyncram:Z_rtl_0 " "Elaborated megafunction instantiation \"memory_8_by_32:ramA\|altsyncram:Z_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588085855392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_8_by_32:ramA\|altsyncram:Z_rtl_0 " "Instantiated megafunction \"memory_8_by_32:ramA\|altsyncram:Z_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588085855393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588085855393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588085855393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588085855393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588085855393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588085855393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588085855393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588085855393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588085855393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588085855393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588085855393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588085855393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588085855393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588085855393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SimpleCPU_Template.ram0_memory_8_by_32_5fcc3761.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SimpleCPU_Template.ram0_memory_8_by_32_5fcc3761.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588085855393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588085855393 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1588085855393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bfo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bfo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bfo1 " "Found entity 1: altsyncram_bfo1" {  } { { "db/altsyncram_bfo1.tdf" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/db/altsyncram_bfo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588085855488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588085855488 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "marOut\[5\] GND " "Pin \"marOut\[5\]\" is stuck at GND" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588085855723 "|SimpleCPU_Template|marOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "marOut\[6\] GND " "Pin \"marOut\[6\]\" is stuck at GND" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588085855723 "|SimpleCPU_Template|marOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "marOut\[7\] GND " "Pin \"marOut\[7\]\" is stuck at GND" {  } { { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588085855723 "|SimpleCPU_Template|marOut[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1588085855723 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1588085855754 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1588085856363 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588085856363 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "186 " "Implemented 186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1588085856457 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1588085856457 ""} { "Info" "ICUT_CUT_TM_LCELLS" "128 " "Implemented 128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1588085856457 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1588085856457 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1588085856457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1588085856519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 28 10:57:36 2020 " "Processing ended: Tue Apr 28 10:57:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1588085856519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1588085856519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1588085856519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1588085856519 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1588085857613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1588085857613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 28 10:57:37 2020 " "Processing started: Tue Apr 28 10:57:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1588085857613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1588085857613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SimpleCPU_Template -c SimpleCPU_Template " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SimpleCPU_Template -c SimpleCPU_Template" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1588085857613 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1588085857753 ""}
{ "Info" "0" "" "Project  = SimpleCPU_Template" {  } {  } 0 0 "Project  = SimpleCPU_Template" 0 0 "Fitter" 0 0 1588085857753 ""}
{ "Info" "0" "" "Revision = SimpleCPU_Template" {  } {  } 0 0 "Revision = SimpleCPU_Template" 0 0 "Fitter" 0 0 1588085857753 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1588085857816 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SimpleCPU_Template EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"SimpleCPU_Template\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1588085857816 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588085857847 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588085857847 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1588085857910 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1588085857925 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1588085858535 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1588085858535 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1588085858535 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1588085858535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1588085858535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1588085858535 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1588085858535 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1588085858535 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "50 50 " "No exact pin location assignment(s) for 50 pins of 50 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcOut\[0\] " "Pin pcOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pcOut[0] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcOut\[1\] " "Pin pcOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pcOut[1] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcOut\[2\] " "Pin pcOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pcOut[2] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcOut\[3\] " "Pin pcOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pcOut[3] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcOut\[4\] " "Pin pcOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pcOut[4] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcOut\[5\] " "Pin pcOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pcOut[5] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcOut\[6\] " "Pin pcOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pcOut[6] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcOut\[7\] " "Pin pcOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pcOut[7] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "marOut\[0\] " "Pin marOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { marOut[0] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { marOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "marOut\[1\] " "Pin marOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { marOut[1] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { marOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "marOut\[2\] " "Pin marOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { marOut[2] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { marOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "marOut\[3\] " "Pin marOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { marOut[3] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { marOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "marOut\[4\] " "Pin marOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { marOut[4] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { marOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "marOut\[5\] " "Pin marOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { marOut[5] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { marOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "marOut\[6\] " "Pin marOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { marOut[6] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { marOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "marOut\[7\] " "Pin marOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { marOut[7] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { marOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irOutput\[0\] " "Pin irOutput\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { irOutput[0] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { irOutput[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irOutput\[1\] " "Pin irOutput\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { irOutput[1] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { irOutput[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irOutput\[2\] " "Pin irOutput\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { irOutput[2] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { irOutput[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irOutput\[3\] " "Pin irOutput\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { irOutput[3] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { irOutput[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irOutput\[4\] " "Pin irOutput\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { irOutput[4] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { irOutput[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irOutput\[5\] " "Pin irOutput\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { irOutput[5] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { irOutput[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irOutput\[6\] " "Pin irOutput\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { irOutput[6] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { irOutput[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irOutput\[7\] " "Pin irOutput\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { irOutput[7] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { irOutput[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdriOutput\[0\] " "Pin mdriOutput\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mdriOutput[0] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdriOutput[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdriOutput\[1\] " "Pin mdriOutput\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mdriOutput[1] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdriOutput[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdriOutput\[2\] " "Pin mdriOutput\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mdriOutput[2] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdriOutput[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdriOutput\[3\] " "Pin mdriOutput\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mdriOutput[3] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdriOutput[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdriOutput\[4\] " "Pin mdriOutput\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mdriOutput[4] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdriOutput[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdriOutput\[5\] " "Pin mdriOutput\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mdriOutput[5] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdriOutput[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdriOutput\[6\] " "Pin mdriOutput\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mdriOutput[6] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdriOutput[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdriOutput\[7\] " "Pin mdriOutput\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mdriOutput[7] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdriOutput[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdroOutput\[0\] " "Pin mdroOutput\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mdroOutput[0] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdroOutput[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdroOutput\[1\] " "Pin mdroOutput\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mdroOutput[1] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdroOutput[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdroOutput\[2\] " "Pin mdroOutput\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mdroOutput[2] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdroOutput[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdroOutput\[3\] " "Pin mdroOutput\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mdroOutput[3] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdroOutput[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdroOutput\[4\] " "Pin mdroOutput\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mdroOutput[4] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdroOutput[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdroOutput\[5\] " "Pin mdroOutput\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mdroOutput[5] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdroOutput[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdroOutput\[6\] " "Pin mdroOutput\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mdroOutput[6] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdroOutput[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdroOutput\[7\] " "Pin mdroOutput\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mdroOutput[7] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdroOutput[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aOut\[0\] " "Pin aOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { aOut[0] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aOut\[1\] " "Pin aOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { aOut[1] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aOut\[2\] " "Pin aOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { aOut[2] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aOut\[3\] " "Pin aOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { aOut[3] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aOut\[4\] " "Pin aOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { aOut[4] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aOut\[5\] " "Pin aOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { aOut[5] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aOut\[6\] " "Pin aOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { aOut[6] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aOut\[7\] " "Pin aOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { aOut[7] } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "incrementOut " "Pin incrementOut not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { incrementOut } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { incrementOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588085858613 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1588085858613 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SimpleCPU_Template.sdc " "Synopsys Design Constraints File file not found: 'SimpleCPU_Template.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1588085858706 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1588085858706 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1588085858706 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588085858706 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "SimpleCPU_Template.vhd" "" { Text "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/SimpleCPU_Template.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588085858706 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1588085858816 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588085858816 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588085858816 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588085858816 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588085858816 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1588085858816 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1588085858816 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1588085858816 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1588085858816 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1588085858816 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1588085858816 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "49 unused 3.3V 0 49 0 " "Number of I/O pins in group: 49 (unused VREF, 3.3V VCCIO, 0 input, 49 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1588085858816 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1588085858816 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1588085858816 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588085858831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588085858831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588085858831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588085858831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588085858831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588085858831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588085858831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588085858831 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1588085858831 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1588085858831 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588085858847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1588085860299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588085860393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1588085860393 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1588085860971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588085860971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1588085861018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X44_Y24 X54_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } { { "loc" "" { Generic "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} 44 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1588085861643 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1588085861643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588085861831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1588085861831 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1588085861831 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1588085861846 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588085861846 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "49 " "Found 49 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcOut\[0\] 0 " "Pin \"pcOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcOut\[1\] 0 " "Pin \"pcOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcOut\[2\] 0 " "Pin \"pcOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcOut\[3\] 0 " "Pin \"pcOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcOut\[4\] 0 " "Pin \"pcOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcOut\[5\] 0 " "Pin \"pcOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcOut\[6\] 0 " "Pin \"pcOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcOut\[7\] 0 " "Pin \"pcOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "marOut\[0\] 0 " "Pin \"marOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "marOut\[1\] 0 " "Pin \"marOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "marOut\[2\] 0 " "Pin \"marOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "marOut\[3\] 0 " "Pin \"marOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "marOut\[4\] 0 " "Pin \"marOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "marOut\[5\] 0 " "Pin \"marOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "marOut\[6\] 0 " "Pin \"marOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "marOut\[7\] 0 " "Pin \"marOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "irOutput\[0\] 0 " "Pin \"irOutput\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "irOutput\[1\] 0 " "Pin \"irOutput\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "irOutput\[2\] 0 " "Pin \"irOutput\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "irOutput\[3\] 0 " "Pin \"irOutput\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "irOutput\[4\] 0 " "Pin \"irOutput\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "irOutput\[5\] 0 " "Pin \"irOutput\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "irOutput\[6\] 0 " "Pin \"irOutput\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "irOutput\[7\] 0 " "Pin \"irOutput\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdriOutput\[0\] 0 " "Pin \"mdriOutput\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdriOutput\[1\] 0 " "Pin \"mdriOutput\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdriOutput\[2\] 0 " "Pin \"mdriOutput\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdriOutput\[3\] 0 " "Pin \"mdriOutput\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdriOutput\[4\] 0 " "Pin \"mdriOutput\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdriOutput\[5\] 0 " "Pin \"mdriOutput\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdriOutput\[6\] 0 " "Pin \"mdriOutput\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdriOutput\[7\] 0 " "Pin \"mdriOutput\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdroOutput\[0\] 0 " "Pin \"mdroOutput\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdroOutput\[1\] 0 " "Pin \"mdroOutput\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdroOutput\[2\] 0 " "Pin \"mdroOutput\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdroOutput\[3\] 0 " "Pin \"mdroOutput\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdroOutput\[4\] 0 " "Pin \"mdroOutput\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdroOutput\[5\] 0 " "Pin \"mdroOutput\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdroOutput\[6\] 0 " "Pin \"mdroOutput\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdroOutput\[7\] 0 " "Pin \"mdroOutput\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aOut\[0\] 0 " "Pin \"aOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aOut\[1\] 0 " "Pin \"aOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aOut\[2\] 0 " "Pin \"aOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aOut\[3\] 0 " "Pin \"aOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aOut\[4\] 0 " "Pin \"aOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aOut\[5\] 0 " "Pin \"aOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aOut\[6\] 0 " "Pin \"aOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aOut\[7\] 0 " "Pin \"aOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "incrementOut 0 " "Pin \"incrementOut\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588085861846 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1588085861846 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588085861940 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588085861956 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588085862034 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588085862268 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1588085862268 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1588085862346 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/output_files/SimpleCPU_Template.fit.smsg " "Generated suppressed messages file C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/output_files/SimpleCPU_Template.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1588085862424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1588085862659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 28 10:57:42 2020 " "Processing ended: Tue Apr 28 10:57:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1588085862659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1588085862659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1588085862659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588085862659 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1588085863478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1588085863478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 28 10:57:43 2020 " "Processing started: Tue Apr 28 10:57:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1588085863478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1588085863478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SimpleCPU_Template -c SimpleCPU_Template " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SimpleCPU_Template -c SimpleCPU_Template" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1588085863478 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1588085864528 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1588085864567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1588085865039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 28 10:57:45 2020 " "Processing ended: Tue Apr 28 10:57:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1588085865039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1588085865039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1588085865039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1588085865039 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1588085865725 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1588085866239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1588085866239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 28 10:57:45 2020 " "Processing started: Tue Apr 28 10:57:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1588085866239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1588085866239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SimpleCPU_Template -c SimpleCPU_Template " "Command: quartus_sta SimpleCPU_Template -c SimpleCPU_Template" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1588085866239 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1588085866348 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1588085866520 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1588085866551 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1588085866551 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SimpleCPU_Template.sdc " "Synopsys Design Constraints File file not found: 'SimpleCPU_Template.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1588085866645 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1588085866645 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1588085866645 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1588085866645 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1588085866645 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1588085866692 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1588085866707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.003 " "Worst-case setup slack is -3.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1588085866723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1588085866723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.003      -134.312 clk  " "   -3.003      -134.312 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1588085866723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1588085866723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1588085866739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1588085866739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clk  " "    0.391         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1588085866739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1588085866739 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1588085866739 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1588085866739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1588085866739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1588085866739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -176.238 clk  " "   -1.627      -176.238 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1588085866739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1588085866739 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1588085866770 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1588085866770 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1588085866770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.460 " "Worst-case setup slack is -1.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1588085866801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1588085866801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460       -36.570 clk  " "   -1.460       -36.570 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1588085866801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1588085866801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1588085866832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1588085866832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "    0.215         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1588085866832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1588085866832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1588085866864 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1588085866895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1588085866911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1588085866911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -176.238 clk  " "   -1.627      -176.238 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1588085866911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1588085866911 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1588085867035 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1588085867129 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1588085867129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1588085867301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 28 10:57:47 2020 " "Processing ended: Tue Apr 28 10:57:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1588085867301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1588085867301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1588085867301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1588085867301 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1588085868147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1588085868147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 28 10:57:48 2020 " "Processing started: Tue Apr 28 10:57:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1588085868147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1588085868147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SimpleCPU_Template -c SimpleCPU_Template " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SimpleCPU_Template -c SimpleCPU_Template" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1588085868147 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "SimpleCPU_Template.vo\", \"SimpleCPU_Template_fast.vo SimpleCPU_Template_v.sdo SimpleCPU_Template_v_fast.sdo C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/simulation/modelsim/ simulation " "Generated files \"SimpleCPU_Template.vo\", \"SimpleCPU_Template_fast.vo\", \"SimpleCPU_Template_v.sdo\" and \"SimpleCPU_Template_v_fast.sdo\" in directory \"C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1588085868530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4527 " "Peak virtual memory: 4527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1588085868569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 28 10:57:48 2020 " "Processing ended: Tue Apr 28 10:57:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1588085868569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1588085868569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1588085868569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1588085868569 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus II Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1588085869131 ""}
