
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.3 Build EDK_P.40xd
# Tue Dec  3 11:34:46 2013
# Target Board:  Custom
# Family:    virtex5
# Device:    xc5vfx30t
# Package:   ff665
# Speed Grade:  -1
# Processor number: 1
# Processor 1: ppc440_0
# Processor clock frequency: 100.0
# Bus clock frequency: 100.0
# Debug Interface: FPGA JTAG
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_RS232_RX_pin = fpga_0_RS232_RX_pin, DIR = I
 PORT fpga_0_RS232_TX_pin = fpga_0_RS232_TX_pin, DIR = O
 PORT fpga_0_clk_1_sys_clk_pin = CLK_S, DIR = I, SIGIS = CLK, CLK_FREQ = 50000000
 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT pcie_txp = pcie_txp, DIR = O, VEC = [3:0]
 PORT pcie_txn = pcie_txn, DIR = O, VEC = [3:0]
 PORT pcie_rxp = pcie_rxp, DIR = I, VEC = [3:0]
 PORT pcie_rxn = pcie_rxn, DIR = I, VEC = [3:0]
 PORT pcie_clk_p = pcie_clk, DIR = I, DIFFERENTIAL_POLARITY = P, SIGIS = CLK
 PORT pcie_clk_n = pcie_clk, DIR = I, DIFFERENTIAL_POLARITY = N, SIGIS = CLK


BEGIN ppc440_virtex5
 PARAMETER INSTANCE = ppc440_0
 PARAMETER C_IDCR_BASEADDR = 0b0000000000
 PARAMETER C_IDCR_HIGHADDR = 0b0011111111
 PARAMETER C_SPLB0_NUM_MPLB_ADDR_RNG = 0
 PARAMETER C_SPLB1_NUM_MPLB_ADDR_RNG = 0
 PARAMETER HW_VER = 1.01.a
 BUS_INTERFACE MPLB = plb_v46_0
 BUS_INTERFACE JTAGPPC = ppc440_0_jtagppc_bus
 BUS_INTERFACE RESETPPC = ppc_reset_bus
 PORT CPMC440CLK = clk_100_0000MHzPLL0
 PORT CPMINTERCONNECTCLK = clk_100_0000MHzPLL0
 PORT CPMINTERCONNECTCLKNTO1 = net_vcc
 PORT CPMMCCLK = clk_100_0000MHzPLL0_ADJUST
END

BEGIN plb_v46
 PARAMETER INSTANCE = plb_v46_0
 PARAMETER C_DCR_INTFCE = 0
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_100_0000MHzPLL0_ADJUST
 PORT SYS_Rst = sys_bus_reset
END

BEGIN xps_bram_if_cntlr
 PARAMETER INSTANCE = xps_bram_if_cntlr_1
 PARAMETER C_SPLB_NATIVE_DWIDTH = 64
 PARAMETER C_SPLB_SUPPORT_BURSTS = 1
 PARAMETER C_SPLB_P2P = 0
 PARAMETER HW_VER = 1.00.b
 PARAMETER C_BASEADDR = 0xFFFFC000
 PARAMETER C_HIGHADDR = 0xFFFFFFFF
 BUS_INTERFACE SPLB = plb_v46_0
 BUS_INTERFACE PORTA = xps_bram_if_cntlr_1_port
END

BEGIN bram_block
 PARAMETER INSTANCE = xps_bram_if_cntlr_1_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = xps_bram_if_cntlr_1_port
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = RS232
 PARAMETER C_BAUDRATE = 115200
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x80000000
 PARAMETER C_HIGHADDR = 0x8000FFFF
 BUS_INTERFACE SPLB = plb_v46_0
 PORT RX = fpga_0_RS232_RX_pin
 PORT TX = fpga_0_RS232_TX_pin
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_CLKIN_FREQ = 50000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = PLL0
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_CLKOUT1_FREQ = 100000000
 PARAMETER C_CLKOUT1_PHASE = 0
 PARAMETER C_CLKOUT1_GROUP = PLL0_ADJUST
 PARAMETER C_CLKOUT1_BUF = TRUE
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER HW_VER = 4.03.a
 PORT CLKIN = CLK_S
 PORT CLKOUT0 = clk_100_0000MHzPLL0
 PORT CLKOUT1 = clk_100_0000MHzPLL0_ADJUST
 PORT RST = sys_rst_s
 PORT LOCKED = Dcm_all_locked
END

BEGIN jtagppc_cntlr
 PARAMETER INSTANCE = jtagppc_cntlr_inst
 PARAMETER HW_VER = 2.01.c
 BUS_INTERFACE JTAGPPC0 = ppc440_0_jtagppc_bus
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER HW_VER = 3.00.a
 BUS_INTERFACE RESETPPC0 = ppc_reset_bus
 PORT Slowest_sync_clk = clk_100_0000MHzPLL0_ADJUST
 PORT Ext_Reset_In = sys_rst_s
 PORT Dcm_locked = Dcm_all_locked
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset
END

BEGIN plbv46_pcie
 PARAMETER INSTANCE = plbv46_pcie_0
 PARAMETER HW_VER = 4.07.a
 PARAMETER C_IPIFBAR_0 = 0x40000000
 PARAMETER C_IPIFBAR_HIGHADDR_0 = 0x4000ffff
 PARAMETER C_IPIFBAR2PCIBAR_0 = 0x00000000
 PARAMETER C_PCIBAR2IPIFBAR_0 = 0x80000000
 PARAMETER C_DEVICE_ID = 0x1234
 PARAMETER C_VENDOR_ID = 0x10ee
 PARAMETER C_CLASS_CODE = 0x078000
 PARAMETER C_NO_OF_LANES = 4
 PARAMETER C_BASEADDR = 0x80010000
 PARAMETER C_HIGHADDR = 0x8001FFFF
 PARAMETER C_PCIBAR_LEN_0 = 17
 PARAMETER C_PCIBAR_LEN_1 = 14
 PARAMETER C_PCIBAR2IPIFBAR_1 = 0xFFFFC000
 PARAMETER C_PCIBAR_NUM = 2
 PARAMETER C_IPIFBAR_AS_0 = 1
 PARAMETER C_PCIE_CAP_SLOT_IMPLEMENTED = 0
 BUS_INTERFACE SPLB = plb_v46_0
 BUS_INTERFACE MPLB = plb_v46_0
 PORT TXP = pcie_txp
 PORT RXN = pcie_rxn
 PORT TXN = pcie_txn
 PORT RXP = pcie_rxp
 PORT REFCLK = pcie_clk
END

