{"name":"SSA.Projects.InstCombine.ForMathlib","instances":[{"typeNames":["Vector","Fin","Vector","Fin","True"],"name":"Vector.instGetElemVectorFinTrue","className":"GetElem"},{"typeNames":["Bitvec","Fin","Bool","Bitvec","Fin","True"],"name":"Bitvec.instGetElemBitvecFinBoolTrue","className":"GetElem"},{"typeNames":["Bitvec"],"name":"Bitvec.instInhabitedBitvec","className":"Inhabited"},{"typeNames":["Bitvec.Fun","Bitvec"],"name":"Bitvec.instCoeFunBitvec","className":"Coe"},{"typeNames":["Bitvec","Bitvec.Fun"],"name":"Bitvec.instCoeBitvecFun","className":"Coe"},{"typeNames":["Bitvec"],"name":"Bitvec.instAddBitvec_1","className":"Add"},{"typeNames":["Bitvec"],"name":"Bitvec.instSubBitvec_1","className":"Sub"},{"typeNames":["Nat","Bitvec"],"name":"Bitvec.instSMulNatBitvec","className":"SMul"},{"typeNames":["Nat","LinearOrderedCommMonoidWithZero.toZero","Nat","Nat.linearOrderedCommMonoidWithZero","HPow.hPow","Nat","instHPow","instPowNat","OfNat.ofNat","instOfNatNat"],"name":"Bitvec.instNeZeroNatToZeroLinearOrderedCommMonoidWithZeroHPowInstHPowInstPowNatOfNat","className":"NeZero"},{"typeNames":["Int","Bitvec"],"name":"Bitvec.instSMulIntBitvec","className":"SMul"},{"typeNames":["Bitvec"],"name":"Bitvec.instAddCommGroupBitvec","className":"AddCommGroup"},{"typeNames":["Bitvec.Refinement"],"name":"Bitvec.Refinement.instDecidableRelOptionRefinement","className":"Decidable"},{"typeNames":["Eq","Bitvec"],"name":"Bitvec.instDecidableEqBitvec","className":"Decidable"},{"typeNames":["Bool","Bitvec","OfNat.ofNat","Nat","instOfNatNat"],"name":"Bitvec.instCoeBoolBitvecOfNatNatInstOfNatNat","className":"Coe"}],"imports":["Init","Mathlib.Data.Vector","Mathlib.Data.Bitvec.Basic","Mathlib.Algebra.Group.InjSurj","Mathlib.Tactic.Ring","Mathlib.Data.Int.Cast.Lemmas","Mathlib.Data.ZMod.Basic","Mathlib.Order.Basic"],"declarations":[{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L560-L560","name":"Bitvec.instCoeBoolBitvecOfNatNatInstOfNatNat","kind":"instance","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.instCoeBoolBitvecOfNatNatInstOfNatNat","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L558-L558","name":"Bitvec.fromBool","kind":"def","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.fromBool","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L556-L556","name":"Bitvec.beq","kind":"def","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.beq","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L551-L554","name":"Bitvec.one_sdiv_ref_add_cmp_select","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.one_sdiv_ref_add_cmp_select","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L542-L549","name":"Bitvec.one_sdiv_eq_add_cmp_select_some","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.one_sdiv_eq_add_cmp_select_some","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L535-L539","name":"Bitvec.toInt_one","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toInt_one","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L532-L533","name":"Bitvec.toInt_eq_zero","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toInt_eq_zero","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L523-L529","name":"Bitvec.toInt_zero","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toInt_zero","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L507-L521","name":"Bitvec.toInt_injective","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toInt_injective","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L505-L505","name":"Bitvec.instDecidableEqBitvec","kind":"instance","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.instDecidableEqBitvec","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L503-L503","name":"Bitvec.«term_⊑_»","kind":"def","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.«term_⊑_»","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L489-L499","name":"Bitvec.Refinement.instDecidableRelOptionRefinement","kind":"instance","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.Refinement.instDecidableRelOptionRefinement","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L483-L487","name":"Bitvec.Refinement.Refinement.trans","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.Refinement.Refinement.trans","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L478-L481","name":"Bitvec.Refinement.Refinement.refl","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.Refinement.Refinement.refl","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L474-L474","name":"Bitvec.Refinement.noneAny","kind":"ctor","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.Refinement.noneAny","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L473-L473","name":"Bitvec.Refinement.bothSome","kind":"ctor","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.Refinement.bothSome","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L472-L474","name":"Bitvec.Refinement","kind":"inductive","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.Refinement","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L459-L469","name":"Bitvec.shl_ushr_eq_and_shl","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.shl_ushr_eq_and_shl","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L447-L456","name":"Bitvec.get?_ofInt_neg_one","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.get?_ofInt_neg_one","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L440-L445","name":"Bitvec.get?_and","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.get?_and","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L413-L438","name":"Bitvec.get?_ushr","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.get?_ushr","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L393-L411","name":"Bitvec.get?_shl","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.get?_shl","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L390-L391","name":"Bitvec.toList_cong","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toList_cong","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L384-L387","name":"Bitvec.ext_get?","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.ext_get?","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L380-L382","name":"Bitvec.bitwise_eq_eq","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.bitwise_eq_eq","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L377-L378","name":"Bitvec.select","kind":"def","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.select","doc":"If the condition is an i1 and it evaluates to 1, the instruction returns the first value argument; otherwise, it returns the second value argument.\n"},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L365-L372","name":"Bitvec.srem?","kind":"def","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.srem?","doc":"This instruction returns the remainder of a division (where the result is either zero or has the same sign as the dividend, op1), \nnot the modulo operator (where the result is either zero or has the same sign as the divisor, op2) of a value.\nFor more information about the difference, see The Math Forum.\nFor a table of how this is implemented in various languages, please see Wikipedia: modulo operation.\nNote that signed integer remainder and unsigned integer remainder are distinct operations; for unsigned integer remainder, use ‘urem’.\nTaking the remainder of a division by zero is undefined behavior.\nFor vectors, if any element of the divisor is zero, the operation has undefined behavior.\nOverflow also leads to undefined behavior; this is a rare case, but can occur, for example,\nby taking the remainder of a 32-bit division of -2147483648 by -1.\n(The remainder doesn’t actually overflow, but this rule lets srem be implemented using instructions that return both the result\nof the division and the remainder.)\n"},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L349-L350","name":"Int.rem_sign_dividend","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Int.rem_sign_dividend","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L345-L346","name":"Int.rem","kind":"def","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Int.rem","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L340-L343","name":"Bitvec.urem?","kind":"def","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.urem?","doc":"This instruction returns the unsigned integer remainder of a division. This instruction always performs an unsigned division to get the remainder.\nNote that unsigned integer remainder and signed integer remainder are distinct operations; for signed integer remainder, use ‘srem’.\nTaking the remainder of a division by zero is undefined behavior. \n"},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L326-L333","name":"Bitvec.sdiv?","kind":"def","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.sdiv?","doc":"The value produced is the signed integer quotient of the two operands rounded towards zero.\nNote that signed integer division and unsigned integer division are distinct operations; for unsigned integer division, use ‘udiv’.\nDivision by zero is undefined behavior.\nOverflow also leads to undefined behavior; this is a rare case, but can occur, for example, by doing a 32-bit division of -2147483648 by -1.\n"},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L315-L318","name":"Bitvec.udiv?","kind":"def","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.udiv?","doc":"The value produced is the unsigned integer quotient of the two operands.\nNote that unsigned integer division and signed integer division are distinct operations; for signed integer division, use ‘sdiv’.\nDivision by zero is undefined behavior.\n"},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L308-L308","name":"Bitvec.mul?_some_eq_mul","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.mul?_some_eq_mul","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L297-L302","name":"Bitvec.mul?","kind":"def","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.mul?","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L291-L291","name":"Bitvec.some_add?_eq_add","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.some_add?_eq_add","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L286-L288","name":"Bitvec.add?","kind":"def","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.add?","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L280-L283","name":"Bitvec.instAddCommGroupBitvec","kind":"instance","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.instAddCommGroupBitvec","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L275-L278","name":"Bitvec.toZMod_zsmul","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toZMod_zsmul","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L272-L272","name":"Bitvec.zsmul_def","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.zsmul_def","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L270-L270","name":"Bitvec.instSMulIntBitvec","kind":"instance","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.instSMulIntBitvec","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L260-L268","name":"Bitvec.toZMod_neg","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toZMod_neg","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L247-L258","name":"Bitvec.toInt_neg_aux","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toInt_neg_aux","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L244-L245","name":"Bitvec.toZMod_sub","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toZMod_sub","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L235-L242","name":"Bitvec.toZMod_sbb","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toZMod_sbb","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L233-L233","name":"Bitvec.instNeZeroNatToZeroLinearOrderedCommMonoidWithZeroHPowInstHPowInstPowNatOfNat","kind":"instance","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.instNeZeroNatToZeroLinearOrderedCommMonoidWithZeroHPowInstHPowInstPowNatOfNat","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L212-L231","name":"Bitvec.toInt_sub_aux","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toInt_sub_aux","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L207-L210","name":"Bitvec.toZMod_nsmul","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toZMod_nsmul","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L204-L204","name":"Bitvec.nsmul_def","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.nsmul_def","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L202-L202","name":"Bitvec.instSMulNatBitvec","kind":"instance","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.instSMulNatBitvec","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L199-L200","name":"Bitvec.ofZMod_one","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.ofZMod_one","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L195-L196","name":"Bitvec.toZMod_one","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toZMod_one","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L183-L192","name":"Bitvec.toNat_one","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toNat_one","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L181-L181","name":"Bitvec.toList_one","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toList_one","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L178-L179","name":"Bitvec.ofZMod_zero","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.ofZMod_zero","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L174-L175","name":"Bitvec.toZMod_zero","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toZMod_zero","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L170-L171","name":"Bitvec.ofNat_zero","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.ofNat_zero","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L166-L168","name":"Bitvec.toNat_zero","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toNat_zero","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L163-L163","name":"Bitvec.toList_zero","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toList_zero","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L161-L161","name":"Bitvec.zero_def","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.zero_def","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L157-L159","name":"Bitvec.ofZMod_add","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.ofZMod_add","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L153-L155","name":"Bitvec.toZMod_add","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toZMod_add","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L148-L150","name":"Bitvec.toNat_add","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toNat_add","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L137-L145","name":"Bitvec.toNat_tail","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toNat_tail","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L130-L135","name":"Bitvec.toNat_adc","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toNat_adc","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L111-L128","name":"Bitvec.toNat_adc_aux","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toNat_adc_aux","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L105-L109","name":"Bitvec.foldl_addLsb_cons_zero","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.foldl_addLsb_cons_zero","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L101-L103","name":"Bitvec.foldl_addLsb_eq_add_foldl_addLsb_zero","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.foldl_addLsb_eq_add_foldl_addLsb_zero","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L91-L99","name":"Bitvec.foldl_addLsb_add","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.foldl_addLsb_add","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L87-L89","name":"Bitvec.ofZMod_toZMod","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.ofZMod_toZMod","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L83-L85","name":"Bitvec.toZMod_ofZMod","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toZMod_ofZMod","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L80-L81","name":"Bitvec.ofZMod","kind":"def","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.ofZMod","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L76-L78","name":"Bitvec.toZMod_val","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toZMod_val","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L73-L74","name":"Bitvec.toZMod","kind":"def","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toZMod","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L58-L58","name":"Bitvec.instSubBitvec_1","kind":"instance","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.instSubBitvec_1","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L57-L57","name":"Bitvec.instAddBitvec_1","kind":"instance","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.instAddBitvec_1","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L55-L55","name":"Bitvec.«term𝟷»","kind":"def","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.«term𝟷»","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L54-L54","name":"Bitvec.«term𝟶»","kind":"def","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.«term𝟶»","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L53-L53","name":"Bitvec.«term𝟷_»","kind":"def","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.«term𝟷_»","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L52-L52","name":"Bitvec.«term𝟶_»","kind":"def","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.«term𝟶_»","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L48-L48","name":"Bitvec.ofVector","kind":"def","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.ofVector","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L46-L46","name":"Bitvec.instCoeBitvecFun","kind":"instance","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.instCoeBitvecFun","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L45-L45","name":"Bitvec.instCoeFunBitvec","kind":"instance","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.instCoeFunBitvec","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L42-L43","name":"Bitvec.toFun","kind":"def","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.toFun","doc":"convert `Fin n → Bool` to `Bitvec n` "},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L38-L39","name":"Bitvec.ofFun","kind":"def","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.ofFun","doc":"convert `Bitvec n` to `Fin n → Bool` "},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L32-L35","name":"Bitvec.ofInt'","kind":"def","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.ofInt'","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L30-L30","name":"Bitvec.Fun","kind":"def","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.Fun","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L27-L28","name":"Bitvec.instInhabitedBitvec","kind":"instance","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.instInhabitedBitvec","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L24-L25","name":"Bitvec.instGetElemBitvecFinBoolTrue","kind":"instance","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.instGetElemBitvecFinBoolTrue","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L21-L21","name":"Bitvec.width","kind":"def","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Bitvec.width","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L15-L15","name":"Vector.getElem_eq_get","kind":"theorem","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Vector.getElem_eq_get","doc":""},{"sourceLink":"https://github.com/bollu/ssa/blob/1691c3e7ebcc7c0acc9c923241c7f0bb378205ba/SSA/Projects/InstCombine/ForMathlib.lean#L11-L12","name":"Vector.instGetElemVectorFinTrue","kind":"instance","docLink":"./SSA/Projects/InstCombine/ForMathlib.html#Vector.instGetElemVectorFinTrue","doc":""}]}