/*
Developer   - Sriram Venkata Krishna
Date        - 11-08-2025
Platform    - HDL Bits
*/

//009. Wire Declaration

module top_module
    (
        input a, b, c, d, 
        output out, out_n
    ); 

    wire and_1, and_2;
    wire or_1;
    
    assign and_1 = (a & b);
    assign and_2 = (c & d);
    
    assign or_1 = (and_1 | and_2);
    
    assign out = or_1;
    assign out_n = ~(or_1);
    
endmodule
