/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  reg [13:0] _01_;
  reg [7:0] _02_;
  wire [4:0] celloutsig_0_0z;
  wire [29:0] celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_16z;
  wire [5:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [18:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 14'h0000;
    else _01_ <= { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z, _00_ };
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _02_ <= 8'h00;
    else _02_ <= in_data[70:63];
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 9'h000;
    else _00_ <= { celloutsig_0_0z[4:1], celloutsig_0_0z };
  assign celloutsig_0_3z = celloutsig_0_0z[2] & ~(celloutsig_0_0z[3]);
  assign celloutsig_1_13z = celloutsig_1_7z[0] & ~(in_data[158]);
  assign celloutsig_1_18z = { celloutsig_1_9z[1], celloutsig_1_13z, celloutsig_1_4z } * celloutsig_1_16z[5:0];
  assign celloutsig_0_7z = { in_data[55:54], celloutsig_0_6z } * { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_8z = { celloutsig_0_0z[1:0], celloutsig_0_4z, celloutsig_0_0z } * { in_data[75:74], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_10z[16:15], _01_ } * { celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_13z = { celloutsig_0_8z[4:2], celloutsig_0_5z } * _02_[7:4];
  assign celloutsig_1_16z = { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z } * { celloutsig_1_12z[3:1], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_11z };
  assign celloutsig_0_10z = in_data[14] ? { _01_[13:11], celloutsig_0_5z, _02_, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z, _00_ } : { celloutsig_0_8z, _00_, celloutsig_0_5z, celloutsig_0_3z, _02_, celloutsig_0_7z };
  assign celloutsig_1_7z = celloutsig_1_3z ? { celloutsig_1_6z[2:0], celloutsig_1_0z } : in_data[181:178];
  assign celloutsig_1_12z = celloutsig_1_6z[3] ? { celloutsig_1_2z[17:15], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z } : { celloutsig_1_2z[5:1], 1'h0, celloutsig_1_6z[2:0] };
  assign celloutsig_0_4z = | { _00_, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_0z = | in_data[163:157];
  assign celloutsig_1_1z = | in_data[173:160];
  assign celloutsig_1_8z = | { celloutsig_1_2z[14:12], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_5z = _02_[3] & celloutsig_0_3z;
  assign celloutsig_0_6z = in_data[19] & celloutsig_0_3z;
  assign celloutsig_0_14z = celloutsig_0_11z[10] & in_data[78];
  assign celloutsig_1_3z = celloutsig_1_0z & celloutsig_1_1z;
  assign celloutsig_1_11z = | { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, in_data[145:137] };
  assign celloutsig_0_0z = in_data[44:40] - in_data[79:75];
  assign celloutsig_1_19z = celloutsig_1_18z[4:2] - { celloutsig_1_18z[5:4], celloutsig_1_13z };
  assign celloutsig_1_2z = { in_data[179:162], celloutsig_1_1z } - in_data[149:131];
  assign celloutsig_1_4z = celloutsig_1_2z[11:8] - celloutsig_1_2z[9:6];
  assign celloutsig_1_6z = in_data[103:100] - celloutsig_1_2z[6:3];
  assign celloutsig_1_9z = { celloutsig_1_4z[3:1], celloutsig_1_1z } - { celloutsig_1_6z[2:0], celloutsig_1_1z };
  assign { out_data[133:128], out_data[98:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
