
StepCounter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000082b8  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000914  08008378  08008378  00009378  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c8c  08008c8c  0000a08c  2**0
                  CONTENTS
  4 .ARM          00000000  08008c8c  08008c8c  0000a08c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008c8c  08008c8c  0000a08c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c8c  08008c8c  00009c8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008c90  08008c90  00009c90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  08008c94  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007dc  2000008c  08008d20  0000a08c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000868  08008d20  0000a868  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000a08c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001986e  00000000  00000000  0000a0b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000041f5  00000000  00000000  00023922  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001630  00000000  00000000  00027b18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000111d  00000000  00000000  00029148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a5e3  00000000  00000000  0002a265  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021035  00000000  00000000  00044848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a075  00000000  00000000  0006587d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ff8f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005280  00000000  00000000  000ff938  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  00104bb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000008c 	.word	0x2000008c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08008360 	.word	0x08008360

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000090 	.word	0x20000090
 8000104:	08008360 	.word	0x08008360

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <__gnu_thumb1_case_shi>:
 800011c:	b403      	push	{r0, r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0040      	lsls	r0, r0, #1
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	5e09      	ldrsh	r1, [r1, r0]
 8000128:	0049      	lsls	r1, r1, #1
 800012a:	448e      	add	lr, r1
 800012c:	bc03      	pop	{r0, r1}
 800012e:	4770      	bx	lr

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	@ 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f8f0 	bl	8000418 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			@ (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__divsi3>:
 8000244:	4603      	mov	r3, r0
 8000246:	430b      	orrs	r3, r1
 8000248:	d47f      	bmi.n	800034a <__divsi3+0x106>
 800024a:	2200      	movs	r2, #0
 800024c:	0843      	lsrs	r3, r0, #1
 800024e:	428b      	cmp	r3, r1
 8000250:	d374      	bcc.n	800033c <__divsi3+0xf8>
 8000252:	0903      	lsrs	r3, r0, #4
 8000254:	428b      	cmp	r3, r1
 8000256:	d35f      	bcc.n	8000318 <__divsi3+0xd4>
 8000258:	0a03      	lsrs	r3, r0, #8
 800025a:	428b      	cmp	r3, r1
 800025c:	d344      	bcc.n	80002e8 <__divsi3+0xa4>
 800025e:	0b03      	lsrs	r3, r0, #12
 8000260:	428b      	cmp	r3, r1
 8000262:	d328      	bcc.n	80002b6 <__divsi3+0x72>
 8000264:	0c03      	lsrs	r3, r0, #16
 8000266:	428b      	cmp	r3, r1
 8000268:	d30d      	bcc.n	8000286 <__divsi3+0x42>
 800026a:	22ff      	movs	r2, #255	@ 0xff
 800026c:	0209      	lsls	r1, r1, #8
 800026e:	ba12      	rev	r2, r2
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d302      	bcc.n	800027c <__divsi3+0x38>
 8000276:	1212      	asrs	r2, r2, #8
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	d065      	beq.n	8000348 <__divsi3+0x104>
 800027c:	0b03      	lsrs	r3, r0, #12
 800027e:	428b      	cmp	r3, r1
 8000280:	d319      	bcc.n	80002b6 <__divsi3+0x72>
 8000282:	e000      	b.n	8000286 <__divsi3+0x42>
 8000284:	0a09      	lsrs	r1, r1, #8
 8000286:	0bc3      	lsrs	r3, r0, #15
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x4c>
 800028c:	03cb      	lsls	r3, r1, #15
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b83      	lsrs	r3, r0, #14
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x58>
 8000298:	038b      	lsls	r3, r1, #14
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b43      	lsrs	r3, r0, #13
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x64>
 80002a4:	034b      	lsls	r3, r1, #13
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b03      	lsrs	r3, r0, #12
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x70>
 80002b0:	030b      	lsls	r3, r1, #12
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0ac3      	lsrs	r3, r0, #11
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x7c>
 80002bc:	02cb      	lsls	r3, r1, #11
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a83      	lsrs	r3, r0, #10
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x88>
 80002c8:	028b      	lsls	r3, r1, #10
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a43      	lsrs	r3, r0, #9
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x94>
 80002d4:	024b      	lsls	r3, r1, #9
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a03      	lsrs	r3, r0, #8
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0xa0>
 80002e0:	020b      	lsls	r3, r1, #8
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	d2cd      	bcs.n	8000284 <__divsi3+0x40>
 80002e8:	09c3      	lsrs	r3, r0, #7
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xae>
 80002ee:	01cb      	lsls	r3, r1, #7
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0983      	lsrs	r3, r0, #6
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xba>
 80002fa:	018b      	lsls	r3, r1, #6
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0943      	lsrs	r3, r0, #5
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xc6>
 8000306:	014b      	lsls	r3, r1, #5
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0903      	lsrs	r3, r0, #4
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xd2>
 8000312:	010b      	lsls	r3, r1, #4
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	08c3      	lsrs	r3, r0, #3
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xde>
 800031e:	00cb      	lsls	r3, r1, #3
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0883      	lsrs	r3, r0, #2
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xea>
 800032a:	008b      	lsls	r3, r1, #2
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0843      	lsrs	r3, r0, #1
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xf6>
 8000336:	004b      	lsls	r3, r1, #1
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	1a41      	subs	r1, r0, r1
 800033e:	d200      	bcs.n	8000342 <__divsi3+0xfe>
 8000340:	4601      	mov	r1, r0
 8000342:	4152      	adcs	r2, r2
 8000344:	4610      	mov	r0, r2
 8000346:	4770      	bx	lr
 8000348:	e05d      	b.n	8000406 <__divsi3+0x1c2>
 800034a:	0fca      	lsrs	r2, r1, #31
 800034c:	d000      	beq.n	8000350 <__divsi3+0x10c>
 800034e:	4249      	negs	r1, r1
 8000350:	1003      	asrs	r3, r0, #32
 8000352:	d300      	bcc.n	8000356 <__divsi3+0x112>
 8000354:	4240      	negs	r0, r0
 8000356:	4053      	eors	r3, r2
 8000358:	2200      	movs	r2, #0
 800035a:	469c      	mov	ip, r3
 800035c:	0903      	lsrs	r3, r0, #4
 800035e:	428b      	cmp	r3, r1
 8000360:	d32d      	bcc.n	80003be <__divsi3+0x17a>
 8000362:	0a03      	lsrs	r3, r0, #8
 8000364:	428b      	cmp	r3, r1
 8000366:	d312      	bcc.n	800038e <__divsi3+0x14a>
 8000368:	22fc      	movs	r2, #252	@ 0xfc
 800036a:	0189      	lsls	r1, r1, #6
 800036c:	ba12      	rev	r2, r2
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d30c      	bcc.n	800038e <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d308      	bcc.n	800038e <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	1192      	asrs	r2, r2, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d304      	bcc.n	800038e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	d03a      	beq.n	80003fe <__divsi3+0x1ba>
 8000388:	1192      	asrs	r2, r2, #6
 800038a:	e000      	b.n	800038e <__divsi3+0x14a>
 800038c:	0989      	lsrs	r1, r1, #6
 800038e:	09c3      	lsrs	r3, r0, #7
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x154>
 8000394:	01cb      	lsls	r3, r1, #7
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0983      	lsrs	r3, r0, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x160>
 80003a0:	018b      	lsls	r3, r1, #6
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0943      	lsrs	r3, r0, #5
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x16c>
 80003ac:	014b      	lsls	r3, r1, #5
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0903      	lsrs	r3, r0, #4
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x178>
 80003b8:	010b      	lsls	r3, r1, #4
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	08c3      	lsrs	r3, r0, #3
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x184>
 80003c4:	00cb      	lsls	r3, r1, #3
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0883      	lsrs	r3, r0, #2
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x190>
 80003d0:	008b      	lsls	r3, r1, #2
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	d2d9      	bcs.n	800038c <__divsi3+0x148>
 80003d8:	0843      	lsrs	r3, r0, #1
 80003da:	428b      	cmp	r3, r1
 80003dc:	d301      	bcc.n	80003e2 <__divsi3+0x19e>
 80003de:	004b      	lsls	r3, r1, #1
 80003e0:	1ac0      	subs	r0, r0, r3
 80003e2:	4152      	adcs	r2, r2
 80003e4:	1a41      	subs	r1, r0, r1
 80003e6:	d200      	bcs.n	80003ea <__divsi3+0x1a6>
 80003e8:	4601      	mov	r1, r0
 80003ea:	4663      	mov	r3, ip
 80003ec:	4152      	adcs	r2, r2
 80003ee:	105b      	asrs	r3, r3, #1
 80003f0:	4610      	mov	r0, r2
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x1b4>
 80003f4:	4240      	negs	r0, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d500      	bpl.n	80003fc <__divsi3+0x1b8>
 80003fa:	4249      	negs	r1, r1
 80003fc:	4770      	bx	lr
 80003fe:	4663      	mov	r3, ip
 8000400:	105b      	asrs	r3, r3, #1
 8000402:	d300      	bcc.n	8000406 <__divsi3+0x1c2>
 8000404:	4240      	negs	r0, r0
 8000406:	b501      	push	{r0, lr}
 8000408:	2000      	movs	r0, #0
 800040a:	f000 f805 	bl	8000418 <__aeabi_idiv0>
 800040e:	bd02      	pop	{r1, pc}

08000410 <__aeabi_idivmod>:
 8000410:	2900      	cmp	r1, #0
 8000412:	d0f8      	beq.n	8000406 <__divsi3+0x1c2>
 8000414:	e716      	b.n	8000244 <__divsi3>
 8000416:	4770      	bx	lr

08000418 <__aeabi_idiv0>:
 8000418:	4770      	bx	lr
 800041a:	46c0      	nop			@ (mov r8, r8)

0800041c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	b084      	sub	sp, #16
 8000420:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000422:	1d3b      	adds	r3, r7, #4
 8000424:	0018      	movs	r0, r3
 8000426:	230c      	movs	r3, #12
 8000428:	001a      	movs	r2, r3
 800042a:	2100      	movs	r1, #0
 800042c:	f007 fb1a 	bl	8007a64 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000430:	4b31      	ldr	r3, [pc, #196]	@ (80004f8 <MX_ADC1_Init+0xdc>)
 8000432:	4a32      	ldr	r2, [pc, #200]	@ (80004fc <MX_ADC1_Init+0xe0>)
 8000434:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000436:	4b30      	ldr	r3, [pc, #192]	@ (80004f8 <MX_ADC1_Init+0xdc>)
 8000438:	22c0      	movs	r2, #192	@ 0xc0
 800043a:	0612      	lsls	r2, r2, #24
 800043c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800043e:	4b2e      	ldr	r3, [pc, #184]	@ (80004f8 <MX_ADC1_Init+0xdc>)
 8000440:	2200      	movs	r2, #0
 8000442:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000444:	4b2c      	ldr	r3, [pc, #176]	@ (80004f8 <MX_ADC1_Init+0xdc>)
 8000446:	2200      	movs	r2, #0
 8000448:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 800044a:	4b2b      	ldr	r3, [pc, #172]	@ (80004f8 <MX_ADC1_Init+0xdc>)
 800044c:	2280      	movs	r2, #128	@ 0x80
 800044e:	0612      	lsls	r2, r2, #24
 8000450:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000452:	4b29      	ldr	r3, [pc, #164]	@ (80004f8 <MX_ADC1_Init+0xdc>)
 8000454:	2204      	movs	r2, #4
 8000456:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000458:	4b27      	ldr	r3, [pc, #156]	@ (80004f8 <MX_ADC1_Init+0xdc>)
 800045a:	2200      	movs	r2, #0
 800045c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800045e:	4b26      	ldr	r3, [pc, #152]	@ (80004f8 <MX_ADC1_Init+0xdc>)
 8000460:	2200      	movs	r2, #0
 8000462:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000464:	4b24      	ldr	r3, [pc, #144]	@ (80004f8 <MX_ADC1_Init+0xdc>)
 8000466:	2200      	movs	r2, #0
 8000468:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 0;
 800046a:	4b23      	ldr	r3, [pc, #140]	@ (80004f8 <MX_ADC1_Init+0xdc>)
 800046c:	2200      	movs	r2, #0
 800046e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000470:	4b21      	ldr	r3, [pc, #132]	@ (80004f8 <MX_ADC1_Init+0xdc>)
 8000472:	2220      	movs	r2, #32
 8000474:	2100      	movs	r1, #0
 8000476:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000478:	4b1f      	ldr	r3, [pc, #124]	@ (80004f8 <MX_ADC1_Init+0xdc>)
 800047a:	2200      	movs	r2, #0
 800047c:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800047e:	4b1e      	ldr	r3, [pc, #120]	@ (80004f8 <MX_ADC1_Init+0xdc>)
 8000480:	2200      	movs	r2, #0
 8000482:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000484:	4b1c      	ldr	r3, [pc, #112]	@ (80004f8 <MX_ADC1_Init+0xdc>)
 8000486:	222c      	movs	r2, #44	@ 0x2c
 8000488:	2100      	movs	r1, #0
 800048a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800048c:	4b1a      	ldr	r3, [pc, #104]	@ (80004f8 <MX_ADC1_Init+0xdc>)
 800048e:	2200      	movs	r2, #0
 8000490:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000492:	4b19      	ldr	r3, [pc, #100]	@ (80004f8 <MX_ADC1_Init+0xdc>)
 8000494:	2200      	movs	r2, #0
 8000496:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000498:	4b17      	ldr	r3, [pc, #92]	@ (80004f8 <MX_ADC1_Init+0xdc>)
 800049a:	223c      	movs	r2, #60	@ 0x3c
 800049c:	2100      	movs	r1, #0
 800049e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80004a0:	4b15      	ldr	r3, [pc, #84]	@ (80004f8 <MX_ADC1_Init+0xdc>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80004a6:	4b14      	ldr	r3, [pc, #80]	@ (80004f8 <MX_ADC1_Init+0xdc>)
 80004a8:	0018      	movs	r0, r3
 80004aa:	f001 fda3 	bl	8001ff4 <HAL_ADC_Init>
 80004ae:	1e03      	subs	r3, r0, #0
 80004b0:	d001      	beq.n	80004b6 <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 80004b2:	f000 fc9a 	bl	8000dea <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80004b6:	1d3b      	adds	r3, r7, #4
 80004b8:	4a11      	ldr	r2, [pc, #68]	@ (8000500 <MX_ADC1_Init+0xe4>)
 80004ba:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80004bc:	1d3b      	adds	r3, r7, #4
 80004be:	2201      	movs	r2, #1
 80004c0:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004c2:	1d3a      	adds	r2, r7, #4
 80004c4:	4b0c      	ldr	r3, [pc, #48]	@ (80004f8 <MX_ADC1_Init+0xdc>)
 80004c6:	0011      	movs	r1, r2
 80004c8:	0018      	movs	r0, r3
 80004ca:	f001 ffd7 	bl	800247c <HAL_ADC_ConfigChannel>
 80004ce:	1e03      	subs	r3, r0, #0
 80004d0:	d001      	beq.n	80004d6 <MX_ADC1_Init+0xba>
  {
    Error_Handler();
 80004d2:	f000 fc8a 	bl	8000dea <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80004d6:	1d3b      	adds	r3, r7, #4
 80004d8:	4a0a      	ldr	r2, [pc, #40]	@ (8000504 <MX_ADC1_Init+0xe8>)
 80004da:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004dc:	1d3a      	adds	r2, r7, #4
 80004de:	4b06      	ldr	r3, [pc, #24]	@ (80004f8 <MX_ADC1_Init+0xdc>)
 80004e0:	0011      	movs	r1, r2
 80004e2:	0018      	movs	r0, r3
 80004e4:	f001 ffca 	bl	800247c <HAL_ADC_ConfigChannel>
 80004e8:	1e03      	subs	r3, r0, #0
 80004ea:	d001      	beq.n	80004f0 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 80004ec:	f000 fc7d 	bl	8000dea <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80004f0:	46c0      	nop			@ (mov r8, r8)
 80004f2:	46bd      	mov	sp, r7
 80004f4:	b004      	add	sp, #16
 80004f6:	bd80      	pop	{r7, pc}
 80004f8:	200000a8 	.word	0x200000a8
 80004fc:	40012400 	.word	0x40012400
 8000500:	2c000800 	.word	0x2c000800
 8000504:	30001000 	.word	0x30001000

08000508 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000508:	b590      	push	{r4, r7, lr}
 800050a:	b093      	sub	sp, #76	@ 0x4c
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000510:	2334      	movs	r3, #52	@ 0x34
 8000512:	18fb      	adds	r3, r7, r3
 8000514:	0018      	movs	r0, r3
 8000516:	2314      	movs	r3, #20
 8000518:	001a      	movs	r2, r3
 800051a:	2100      	movs	r1, #0
 800051c:	f007 faa2 	bl	8007a64 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000520:	2414      	movs	r4, #20
 8000522:	193b      	adds	r3, r7, r4
 8000524:	0018      	movs	r0, r3
 8000526:	2320      	movs	r3, #32
 8000528:	001a      	movs	r2, r3
 800052a:	2100      	movs	r1, #0
 800052c:	f007 fa9a 	bl	8007a64 <memset>
  if(adcHandle->Instance==ADC1)
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	4a34      	ldr	r2, [pc, #208]	@ (8000608 <HAL_ADC_MspInit+0x100>)
 8000536:	4293      	cmp	r3, r2
 8000538:	d162      	bne.n	8000600 <HAL_ADC_MspInit+0xf8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800053a:	193b      	adds	r3, r7, r4
 800053c:	2220      	movs	r2, #32
 800053e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000540:	193b      	adds	r3, r7, r4
 8000542:	2200      	movs	r2, #0
 8000544:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000546:	193b      	adds	r3, r7, r4
 8000548:	0018      	movs	r0, r3
 800054a:	f005 fd79 	bl	8006040 <HAL_RCCEx_PeriphCLKConfig>
 800054e:	1e03      	subs	r3, r0, #0
 8000550:	d001      	beq.n	8000556 <HAL_ADC_MspInit+0x4e>
    {
      Error_Handler();
 8000552:	f000 fc4a 	bl	8000dea <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000556:	4b2d      	ldr	r3, [pc, #180]	@ (800060c <HAL_ADC_MspInit+0x104>)
 8000558:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800055a:	4b2c      	ldr	r3, [pc, #176]	@ (800060c <HAL_ADC_MspInit+0x104>)
 800055c:	2180      	movs	r1, #128	@ 0x80
 800055e:	0349      	lsls	r1, r1, #13
 8000560:	430a      	orrs	r2, r1
 8000562:	641a      	str	r2, [r3, #64]	@ 0x40
 8000564:	4b29      	ldr	r3, [pc, #164]	@ (800060c <HAL_ADC_MspInit+0x104>)
 8000566:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000568:	2380      	movs	r3, #128	@ 0x80
 800056a:	035b      	lsls	r3, r3, #13
 800056c:	4013      	ands	r3, r2
 800056e:	613b      	str	r3, [r7, #16]
 8000570:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000572:	4b26      	ldr	r3, [pc, #152]	@ (800060c <HAL_ADC_MspInit+0x104>)
 8000574:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000576:	4b25      	ldr	r3, [pc, #148]	@ (800060c <HAL_ADC_MspInit+0x104>)
 8000578:	2104      	movs	r1, #4
 800057a:	430a      	orrs	r2, r1
 800057c:	635a      	str	r2, [r3, #52]	@ 0x34
 800057e:	4b23      	ldr	r3, [pc, #140]	@ (800060c <HAL_ADC_MspInit+0x104>)
 8000580:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000582:	2204      	movs	r2, #4
 8000584:	4013      	ands	r3, r2
 8000586:	60fb      	str	r3, [r7, #12]
 8000588:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN11
    PC5     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = JOYSTICK_X_Pin|JOYSTICK_Y_Pin;
 800058a:	2134      	movs	r1, #52	@ 0x34
 800058c:	187b      	adds	r3, r7, r1
 800058e:	2230      	movs	r2, #48	@ 0x30
 8000590:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000592:	187b      	adds	r3, r7, r1
 8000594:	2203      	movs	r2, #3
 8000596:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000598:	187b      	adds	r3, r7, r1
 800059a:	2200      	movs	r2, #0
 800059c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800059e:	187b      	adds	r3, r7, r1
 80005a0:	4a1b      	ldr	r2, [pc, #108]	@ (8000610 <HAL_ADC_MspInit+0x108>)
 80005a2:	0019      	movs	r1, r3
 80005a4:	0010      	movs	r0, r2
 80005a6:	f002 fe03 	bl	80031b0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80005aa:	4b1a      	ldr	r3, [pc, #104]	@ (8000614 <HAL_ADC_MspInit+0x10c>)
 80005ac:	4a1a      	ldr	r2, [pc, #104]	@ (8000618 <HAL_ADC_MspInit+0x110>)
 80005ae:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80005b0:	4b18      	ldr	r3, [pc, #96]	@ (8000614 <HAL_ADC_MspInit+0x10c>)
 80005b2:	2205      	movs	r2, #5
 80005b4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80005b6:	4b17      	ldr	r3, [pc, #92]	@ (8000614 <HAL_ADC_MspInit+0x10c>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80005bc:	4b15      	ldr	r3, [pc, #84]	@ (8000614 <HAL_ADC_MspInit+0x10c>)
 80005be:	2200      	movs	r2, #0
 80005c0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80005c2:	4b14      	ldr	r3, [pc, #80]	@ (8000614 <HAL_ADC_MspInit+0x10c>)
 80005c4:	2280      	movs	r2, #128	@ 0x80
 80005c6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80005c8:	4b12      	ldr	r3, [pc, #72]	@ (8000614 <HAL_ADC_MspInit+0x10c>)
 80005ca:	2280      	movs	r2, #128	@ 0x80
 80005cc:	0052      	lsls	r2, r2, #1
 80005ce:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80005d0:	4b10      	ldr	r3, [pc, #64]	@ (8000614 <HAL_ADC_MspInit+0x10c>)
 80005d2:	2280      	movs	r2, #128	@ 0x80
 80005d4:	00d2      	lsls	r2, r2, #3
 80005d6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80005d8:	4b0e      	ldr	r3, [pc, #56]	@ (8000614 <HAL_ADC_MspInit+0x10c>)
 80005da:	2200      	movs	r2, #0
 80005dc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80005de:	4b0d      	ldr	r3, [pc, #52]	@ (8000614 <HAL_ADC_MspInit+0x10c>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80005e4:	4b0b      	ldr	r3, [pc, #44]	@ (8000614 <HAL_ADC_MspInit+0x10c>)
 80005e6:	0018      	movs	r0, r3
 80005e8:	f002 fb08 	bl	8002bfc <HAL_DMA_Init>
 80005ec:	1e03      	subs	r3, r0, #0
 80005ee:	d001      	beq.n	80005f4 <HAL_ADC_MspInit+0xec>
    {
      Error_Handler();
 80005f0:	f000 fbfb 	bl	8000dea <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	4a07      	ldr	r2, [pc, #28]	@ (8000614 <HAL_ADC_MspInit+0x10c>)
 80005f8:	651a      	str	r2, [r3, #80]	@ 0x50
 80005fa:	4b06      	ldr	r3, [pc, #24]	@ (8000614 <HAL_ADC_MspInit+0x10c>)
 80005fc:	687a      	ldr	r2, [r7, #4]
 80005fe:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000600:	46c0      	nop			@ (mov r8, r8)
 8000602:	46bd      	mov	sp, r7
 8000604:	b013      	add	sp, #76	@ 0x4c
 8000606:	bd90      	pop	{r4, r7, pc}
 8000608:	40012400 	.word	0x40012400
 800060c:	40021000 	.word	0x40021000
 8000610:	50000800 	.word	0x50000800
 8000614:	2000010c 	.word	0x2000010c
 8000618:	40020008 	.word	0x40020008

0800061c <app_main>:
void button_task_execute(void);
void blinky_task_execute(void);
void display_task_execute(void);

void app_main(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
	// Initialise and start timer.
	uint32_t ticks;
	buttonTaskNextRun = HAL_GetTick() + BUTTON_TASK_PERIOD_TICKS;
 8000622:	f001 fb71 	bl	8001d08 <HAL_GetTick>
 8000626:	0003      	movs	r3, r0
 8000628:	330a      	adds	r3, #10
 800062a:	001a      	movs	r2, r3
 800062c:	4b2b      	ldr	r3, [pc, #172]	@ (80006dc <app_main+0xc0>)
 800062e:	601a      	str	r2, [r3, #0]
	blinkyTaskNextRun = HAL_GetTick() + BLINKY_TASK_PERIOD_TICKS;
 8000630:	f001 fb6a 	bl	8001d08 <HAL_GetTick>
 8000634:	0003      	movs	r3, r0
 8000636:	33f5      	adds	r3, #245	@ 0xf5
 8000638:	33ff      	adds	r3, #255	@ 0xff
 800063a:	001a      	movs	r2, r3
 800063c:	4b28      	ldr	r3, [pc, #160]	@ (80006e0 <app_main+0xc4>)
 800063e:	601a      	str	r2, [r3, #0]
	joystickTaskNextRun = HAL_GetTick() + JOYSTICK_TASK_PERIOD_TICKS;
 8000640:	f001 fb62 	bl	8001d08 <HAL_GetTick>
 8000644:	0003      	movs	r3, r0
 8000646:	33f5      	adds	r3, #245	@ 0xf5
 8000648:	33ff      	adds	r3, #255	@ 0xff
 800064a:	001a      	movs	r2, r3
 800064c:	4b25      	ldr	r3, [pc, #148]	@ (80006e4 <app_main+0xc8>)
 800064e:	601a      	str	r2, [r3, #0]
	displayTaskNextRun = HAL_GetTick() + DISPLAY_TASK_PERIOD_TICKS;
 8000650:	f001 fb5a 	bl	8001d08 <HAL_GetTick>
 8000654:	0003      	movs	r3, r0
 8000656:	33fa      	adds	r3, #250	@ 0xfa
 8000658:	001a      	movs	r2, r3
 800065a:	4b23      	ldr	r3, [pc, #140]	@ (80006e8 <app_main+0xcc>)
 800065c:	601a      	str	r2, [r3, #0]

	// Initialise tasks.
	buttons_task_init();
 800065e:	f000 ffbf 	bl	80015e0 <buttons_task_init>
	display_task_init();
 8000662:	f001 f81b 	bl	800169c <display_task_init>


	// Periodically execute tasks at the frequency defined above.
	while(1)
	{
		ticks = HAL_GetTick();
 8000666:	f001 fb4f 	bl	8001d08 <HAL_GetTick>
 800066a:	0003      	movs	r3, r0
 800066c:	607b      	str	r3, [r7, #4]

		if(ticks > buttonTaskNextRun)
 800066e:	4b1b      	ldr	r3, [pc, #108]	@ (80006dc <app_main+0xc0>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	687a      	ldr	r2, [r7, #4]
 8000674:	429a      	cmp	r2, r3
 8000676:	d907      	bls.n	8000688 <app_main+0x6c>
		{
		  buttons_task_execute();
 8000678:	f000 ffca 	bl	8001610 <buttons_task_execute>
		  buttonTaskNextRun += BUTTON_TASK_PERIOD_TICKS;
 800067c:	4b17      	ldr	r3, [pc, #92]	@ (80006dc <app_main+0xc0>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	330a      	adds	r3, #10
 8000682:	001a      	movs	r2, r3
 8000684:	4b15      	ldr	r3, [pc, #84]	@ (80006dc <app_main+0xc0>)
 8000686:	601a      	str	r2, [r3, #0]
		}

		if (ticks > blinkyTaskNextRun)
 8000688:	4b15      	ldr	r3, [pc, #84]	@ (80006e0 <app_main+0xc4>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	687a      	ldr	r2, [r7, #4]
 800068e:	429a      	cmp	r2, r3
 8000690:	d908      	bls.n	80006a4 <app_main+0x88>
		{
		  blinky_task_execute();
 8000692:	f000 ff99 	bl	80015c8 <blinky_task_execute>
		  blinkyTaskNextRun += BLINKY_TASK_PERIOD_TICKS;
 8000696:	4b12      	ldr	r3, [pc, #72]	@ (80006e0 <app_main+0xc4>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	33f5      	adds	r3, #245	@ 0xf5
 800069c:	33ff      	adds	r3, #255	@ 0xff
 800069e:	001a      	movs	r2, r3
 80006a0:	4b0f      	ldr	r3, [pc, #60]	@ (80006e0 <app_main+0xc4>)
 80006a2:	601a      	str	r2, [r3, #0]
		}

		if (ticks > joystickTaskNextRun)
 80006a4:	4b0f      	ldr	r3, [pc, #60]	@ (80006e4 <app_main+0xc8>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	687a      	ldr	r2, [r7, #4]
 80006aa:	429a      	cmp	r2, r3
 80006ac:	d908      	bls.n	80006c0 <app_main+0xa4>
		{
		  joystick_task_execute();
 80006ae:	f001 f935 	bl	800191c <joystick_task_execute>
		  joystickTaskNextRun += JOYSTICK_TASK_PERIOD_TICKS;
 80006b2:	4b0c      	ldr	r3, [pc, #48]	@ (80006e4 <app_main+0xc8>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	33f5      	adds	r3, #245	@ 0xf5
 80006b8:	33ff      	adds	r3, #255	@ 0xff
 80006ba:	001a      	movs	r2, r3
 80006bc:	4b09      	ldr	r3, [pc, #36]	@ (80006e4 <app_main+0xc8>)
 80006be:	601a      	str	r2, [r3, #0]
		}

		if (ticks > displayTaskNextRun)
 80006c0:	4b09      	ldr	r3, [pc, #36]	@ (80006e8 <app_main+0xcc>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	687a      	ldr	r2, [r7, #4]
 80006c6:	429a      	cmp	r2, r3
 80006c8:	d9cd      	bls.n	8000666 <app_main+0x4a>
		{
			display_task_execute();
 80006ca:	f000 fff3 	bl	80016b4 <display_task_execute>
			displayTaskNextRun += DISPLAY_TASK_PERIOD_TICKS;
 80006ce:	4b06      	ldr	r3, [pc, #24]	@ (80006e8 <app_main+0xcc>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	33fa      	adds	r3, #250	@ 0xfa
 80006d4:	001a      	movs	r2, r3
 80006d6:	4b04      	ldr	r3, [pc, #16]	@ (80006e8 <app_main+0xcc>)
 80006d8:	601a      	str	r2, [r3, #0]
		ticks = HAL_GetTick();
 80006da:	e7c4      	b.n	8000666 <app_main+0x4a>
 80006dc:	20000168 	.word	0x20000168
 80006e0:	2000016c 	.word	0x2000016c
 80006e4:	20000170 	.word	0x20000170
 80006e8:	20000174 	.word	0x20000174

080006ec <buttons_init>:
};

// *******************************************************
// buttons_init: Initialise the variables associated with the set of buttons.
void buttons_init (void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_BUTTONS; i++)
 80006f2:	2300      	movs	r3, #0
 80006f4:	607b      	str	r3, [r7, #4]
 80006f6:	e029      	b.n	800074c <buttons_init+0x60>
	{
		buttons[i].state = buttons[i].normalState;
 80006f8:	4918      	ldr	r1, [pc, #96]	@ (800075c <buttons_init+0x70>)
 80006fa:	687a      	ldr	r2, [r7, #4]
 80006fc:	0013      	movs	r3, r2
 80006fe:	005b      	lsls	r3, r3, #1
 8000700:	189b      	adds	r3, r3, r2
 8000702:	009b      	lsls	r3, r3, #2
 8000704:	18cb      	adds	r3, r1, r3
 8000706:	3306      	adds	r3, #6
 8000708:	7818      	ldrb	r0, [r3, #0]
 800070a:	4914      	ldr	r1, [pc, #80]	@ (800075c <buttons_init+0x70>)
 800070c:	687a      	ldr	r2, [r7, #4]
 800070e:	0013      	movs	r3, r2
 8000710:	005b      	lsls	r3, r3, #1
 8000712:	189b      	adds	r3, r3, r2
 8000714:	009b      	lsls	r3, r3, #2
 8000716:	18cb      	adds	r3, r1, r3
 8000718:	3307      	adds	r3, #7
 800071a:	1c02      	adds	r2, r0, #0
 800071c:	701a      	strb	r2, [r3, #0]
		buttons[i].newStateCount = 0;
 800071e:	490f      	ldr	r1, [pc, #60]	@ (800075c <buttons_init+0x70>)
 8000720:	687a      	ldr	r2, [r7, #4]
 8000722:	0013      	movs	r3, r2
 8000724:	005b      	lsls	r3, r3, #1
 8000726:	189b      	adds	r3, r3, r2
 8000728:	009b      	lsls	r3, r3, #2
 800072a:	18cb      	adds	r3, r1, r3
 800072c:	3308      	adds	r3, #8
 800072e:	2200      	movs	r2, #0
 8000730:	701a      	strb	r2, [r3, #0]
		buttons[i].hasChanged = false;
 8000732:	490a      	ldr	r1, [pc, #40]	@ (800075c <buttons_init+0x70>)
 8000734:	687a      	ldr	r2, [r7, #4]
 8000736:	0013      	movs	r3, r2
 8000738:	005b      	lsls	r3, r3, #1
 800073a:	189b      	adds	r3, r3, r2
 800073c:	009b      	lsls	r3, r3, #2
 800073e:	18cb      	adds	r3, r1, r3
 8000740:	3309      	adds	r3, #9
 8000742:	2200      	movs	r2, #0
 8000744:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NUM_BUTTONS; i++)
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	3301      	adds	r3, #1
 800074a:	607b      	str	r3, [r7, #4]
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	2b03      	cmp	r3, #3
 8000750:	ddd2      	ble.n	80006f8 <buttons_init+0xc>
	}
}
 8000752:	46c0      	nop			@ (mov r8, r8)
 8000754:	46c0      	nop			@ (mov r8, r8)
 8000756:	46bd      	mov	sp, r7
 8000758:	b002      	add	sp, #8
 800075a:	bd80      	pop	{r7, pc}
 800075c:	20000000 	.word	0x20000000

08000760 <buttons_update>:
// Debouncing algorithm: A finite state machine (FSM) is associated with each button.
// A state change can be declared only after NUM_BUT_POLLS consecutive polls have
// read the pin in the opposite condition, before the state changes and
// a flag is set. Set NUM_BUT_POLLS according to the polling rate.
void buttons_update (void)
{
 8000760:	b590      	push	{r4, r7, lr}
 8000762:	b083      	sub	sp, #12
 8000764:	af00      	add	r7, sp, #0
	static uint8_t dutyCycle = 0;
	// Iterate through the buttons, updating button variables as required
	for (int i = 0; i < NUM_BUTTONS; i++)
 8000766:	2300      	movs	r3, #0
 8000768:	607b      	str	r3, [r7, #4]
 800076a:	e06f      	b.n	800084c <buttons_update+0xec>
	{
		// Read the pin value
		GPIO_PinState rawState = HAL_GPIO_ReadPin(buttons[i].port, buttons[i].pin);
 800076c:	493b      	ldr	r1, [pc, #236]	@ (800085c <buttons_update+0xfc>)
 800076e:	687a      	ldr	r2, [r7, #4]
 8000770:	0013      	movs	r3, r2
 8000772:	005b      	lsls	r3, r3, #1
 8000774:	189b      	adds	r3, r3, r2
 8000776:	009b      	lsls	r3, r3, #2
 8000778:	5858      	ldr	r0, [r3, r1]
 800077a:	4938      	ldr	r1, [pc, #224]	@ (800085c <buttons_update+0xfc>)
 800077c:	687a      	ldr	r2, [r7, #4]
 800077e:	0013      	movs	r3, r2
 8000780:	005b      	lsls	r3, r3, #1
 8000782:	189b      	adds	r3, r3, r2
 8000784:	009b      	lsls	r3, r3, #2
 8000786:	18cb      	adds	r3, r1, r3
 8000788:	3304      	adds	r3, #4
 800078a:	881b      	ldrh	r3, [r3, #0]
 800078c:	1cfc      	adds	r4, r7, #3
 800078e:	0019      	movs	r1, r3
 8000790:	f002 fe80 	bl	8003494 <HAL_GPIO_ReadPin>
 8000794:	0003      	movs	r3, r0
 8000796:	7023      	strb	r3, [r4, #0]

		// If reading is different from last confirmed state, increment counter
        if (rawState != buttons[i].state)
 8000798:	4930      	ldr	r1, [pc, #192]	@ (800085c <buttons_update+0xfc>)
 800079a:	687a      	ldr	r2, [r7, #4]
 800079c:	0013      	movs	r3, r2
 800079e:	005b      	lsls	r3, r3, #1
 80007a0:	189b      	adds	r3, r3, r2
 80007a2:	009b      	lsls	r3, r3, #2
 80007a4:	18cb      	adds	r3, r1, r3
 80007a6:	3307      	adds	r3, #7
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	1cfa      	adds	r2, r7, #3
 80007ac:	7812      	ldrb	r2, [r2, #0]
 80007ae:	429a      	cmp	r2, r3
 80007b0:	d03f      	beq.n	8000832 <buttons_update+0xd2>
        {
        	buttons[i].newStateCount++;
 80007b2:	492a      	ldr	r1, [pc, #168]	@ (800085c <buttons_update+0xfc>)
 80007b4:	687a      	ldr	r2, [r7, #4]
 80007b6:	0013      	movs	r3, r2
 80007b8:	005b      	lsls	r3, r3, #1
 80007ba:	189b      	adds	r3, r3, r2
 80007bc:	009b      	lsls	r3, r3, #2
 80007be:	18cb      	adds	r3, r1, r3
 80007c0:	3308      	adds	r3, #8
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	3301      	adds	r3, #1
 80007c6:	b2d8      	uxtb	r0, r3
 80007c8:	4924      	ldr	r1, [pc, #144]	@ (800085c <buttons_update+0xfc>)
 80007ca:	687a      	ldr	r2, [r7, #4]
 80007cc:	0013      	movs	r3, r2
 80007ce:	005b      	lsls	r3, r3, #1
 80007d0:	189b      	adds	r3, r3, r2
 80007d2:	009b      	lsls	r3, r3, #2
 80007d4:	18cb      	adds	r3, r1, r3
 80007d6:	3308      	adds	r3, #8
 80007d8:	1c02      	adds	r2, r0, #0
 80007da:	701a      	strb	r2, [r3, #0]

        	// If count exceeds poll count, confirm change of state
        	if (buttons[i].newStateCount >= NUM_BUT_POLLS)
 80007dc:	491f      	ldr	r1, [pc, #124]	@ (800085c <buttons_update+0xfc>)
 80007de:	687a      	ldr	r2, [r7, #4]
 80007e0:	0013      	movs	r3, r2
 80007e2:	005b      	lsls	r3, r3, #1
 80007e4:	189b      	adds	r3, r3, r2
 80007e6:	009b      	lsls	r3, r3, #2
 80007e8:	18cb      	adds	r3, r1, r3
 80007ea:	3308      	adds	r3, #8
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	2b02      	cmp	r3, #2
 80007f0:	d929      	bls.n	8000846 <buttons_update+0xe6>
        	{
        		buttons[i].state = rawState;
 80007f2:	491a      	ldr	r1, [pc, #104]	@ (800085c <buttons_update+0xfc>)
 80007f4:	687a      	ldr	r2, [r7, #4]
 80007f6:	0013      	movs	r3, r2
 80007f8:	005b      	lsls	r3, r3, #1
 80007fa:	189b      	adds	r3, r3, r2
 80007fc:	009b      	lsls	r3, r3, #2
 80007fe:	18cb      	adds	r3, r1, r3
 8000800:	3307      	adds	r3, #7
 8000802:	1cfa      	adds	r2, r7, #3
 8000804:	7812      	ldrb	r2, [r2, #0]
 8000806:	701a      	strb	r2, [r3, #0]
        		buttons[i].hasChanged = true;	// Reset by call to buttons_checkButton()
 8000808:	4914      	ldr	r1, [pc, #80]	@ (800085c <buttons_update+0xfc>)
 800080a:	687a      	ldr	r2, [r7, #4]
 800080c:	0013      	movs	r3, r2
 800080e:	005b      	lsls	r3, r3, #1
 8000810:	189b      	adds	r3, r3, r2
 8000812:	009b      	lsls	r3, r3, #2
 8000814:	18cb      	adds	r3, r1, r3
 8000816:	3309      	adds	r3, #9
 8000818:	2201      	movs	r2, #1
 800081a:	701a      	strb	r2, [r3, #0]
        		buttons[i].newStateCount = 0;
 800081c:	490f      	ldr	r1, [pc, #60]	@ (800085c <buttons_update+0xfc>)
 800081e:	687a      	ldr	r2, [r7, #4]
 8000820:	0013      	movs	r3, r2
 8000822:	005b      	lsls	r3, r3, #1
 8000824:	189b      	adds	r3, r3, r2
 8000826:	009b      	lsls	r3, r3, #2
 8000828:	18cb      	adds	r3, r1, r3
 800082a:	3308      	adds	r3, #8
 800082c:	2200      	movs	r2, #0
 800082e:	701a      	strb	r2, [r3, #0]
 8000830:	e009      	b.n	8000846 <buttons_update+0xe6>
        	}
        }
        else
        {
        	buttons[i].newStateCount = 0;
 8000832:	490a      	ldr	r1, [pc, #40]	@ (800085c <buttons_update+0xfc>)
 8000834:	687a      	ldr	r2, [r7, #4]
 8000836:	0013      	movs	r3, r2
 8000838:	005b      	lsls	r3, r3, #1
 800083a:	189b      	adds	r3, r3, r2
 800083c:	009b      	lsls	r3, r3, #2
 800083e:	18cb      	adds	r3, r1, r3
 8000840:	3308      	adds	r3, #8
 8000842:	2200      	movs	r2, #0
 8000844:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NUM_BUTTONS; i++)
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	3301      	adds	r3, #1
 800084a:	607b      	str	r3, [r7, #4]
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	2b03      	cmp	r3, #3
 8000850:	dd8c      	ble.n	800076c <buttons_update+0xc>
        }
	}
}
 8000852:	46c0      	nop			@ (mov r8, r8)
 8000854:	46c0      	nop			@ (mov r8, r8)
 8000856:	46bd      	mov	sp, r7
 8000858:	b003      	add	sp, #12
 800085a:	bd90      	pop	{r4, r7, pc}
 800085c:	20000000 	.word	0x20000000

08000860 <buttons_checkButton>:
// *******************************************************
// buttons_checkButton: Function returns the new button logical state if the button
// logical state (PUSHED or RELEASED) has changed since the last call,
// otherwise returns NO_CHANGE.
buttonState_t buttons_checkButton (buttonName_t butName)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
 8000866:	0002      	movs	r2, r0
 8000868:	1dfb      	adds	r3, r7, #7
 800086a:	701a      	strb	r2, [r3, #0]
	if (buttons[butName].hasChanged)
 800086c:	1dfb      	adds	r3, r7, #7
 800086e:	781a      	ldrb	r2, [r3, #0]
 8000870:	4919      	ldr	r1, [pc, #100]	@ (80008d8 <buttons_checkButton+0x78>)
 8000872:	0013      	movs	r3, r2
 8000874:	005b      	lsls	r3, r3, #1
 8000876:	189b      	adds	r3, r3, r2
 8000878:	009b      	lsls	r3, r3, #2
 800087a:	18cb      	adds	r3, r1, r3
 800087c:	3309      	adds	r3, #9
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	2b00      	cmp	r3, #0
 8000882:	d024      	beq.n	80008ce <buttons_checkButton+0x6e>
	{
		buttons[butName].hasChanged = false;
 8000884:	1dfb      	adds	r3, r7, #7
 8000886:	781a      	ldrb	r2, [r3, #0]
 8000888:	4913      	ldr	r1, [pc, #76]	@ (80008d8 <buttons_checkButton+0x78>)
 800088a:	0013      	movs	r3, r2
 800088c:	005b      	lsls	r3, r3, #1
 800088e:	189b      	adds	r3, r3, r2
 8000890:	009b      	lsls	r3, r3, #2
 8000892:	18cb      	adds	r3, r1, r3
 8000894:	3309      	adds	r3, #9
 8000896:	2200      	movs	r2, #0
 8000898:	701a      	strb	r2, [r3, #0]
		if (buttons[butName].state == buttons[butName].normalState)
 800089a:	1dfb      	adds	r3, r7, #7
 800089c:	781a      	ldrb	r2, [r3, #0]
 800089e:	490e      	ldr	r1, [pc, #56]	@ (80008d8 <buttons_checkButton+0x78>)
 80008a0:	0013      	movs	r3, r2
 80008a2:	005b      	lsls	r3, r3, #1
 80008a4:	189b      	adds	r3, r3, r2
 80008a6:	009b      	lsls	r3, r3, #2
 80008a8:	18cb      	adds	r3, r1, r3
 80008aa:	3307      	adds	r3, #7
 80008ac:	7819      	ldrb	r1, [r3, #0]
 80008ae:	1dfb      	adds	r3, r7, #7
 80008b0:	781a      	ldrb	r2, [r3, #0]
 80008b2:	4809      	ldr	r0, [pc, #36]	@ (80008d8 <buttons_checkButton+0x78>)
 80008b4:	0013      	movs	r3, r2
 80008b6:	005b      	lsls	r3, r3, #1
 80008b8:	189b      	adds	r3, r3, r2
 80008ba:	009b      	lsls	r3, r3, #2
 80008bc:	18c3      	adds	r3, r0, r3
 80008be:	3306      	adds	r3, #6
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	4299      	cmp	r1, r3
 80008c4:	d101      	bne.n	80008ca <buttons_checkButton+0x6a>
			return RELEASED;
 80008c6:	2300      	movs	r3, #0
 80008c8:	e002      	b.n	80008d0 <buttons_checkButton+0x70>
		else
			return PUSHED;
 80008ca:	2301      	movs	r3, #1
 80008cc:	e000      	b.n	80008d0 <buttons_checkButton+0x70>
	}
	return NO_CHANGE;
 80008ce:	2302      	movs	r3, #2
}
 80008d0:	0018      	movs	r0, r3
 80008d2:	46bd      	mov	sp, r7
 80008d4:	b002      	add	sp, #8
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	20000000 	.word	0x20000000

080008dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b082      	sub	sp, #8
 80008e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008e2:	4b10      	ldr	r3, [pc, #64]	@ (8000924 <MX_DMA_Init+0x48>)
 80008e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80008e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000924 <MX_DMA_Init+0x48>)
 80008e8:	2101      	movs	r1, #1
 80008ea:	430a      	orrs	r2, r1
 80008ec:	639a      	str	r2, [r3, #56]	@ 0x38
 80008ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000924 <MX_DMA_Init+0x48>)
 80008f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80008f2:	2201      	movs	r2, #1
 80008f4:	4013      	ands	r3, r2
 80008f6:	607b      	str	r3, [r7, #4]
 80008f8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80008fa:	2200      	movs	r2, #0
 80008fc:	2100      	movs	r1, #0
 80008fe:	2009      	movs	r0, #9
 8000900:	f002 f94a 	bl	8002b98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000904:	2009      	movs	r0, #9
 8000906:	f002 f95c 	bl	8002bc2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800090a:	2200      	movs	r2, #0
 800090c:	2100      	movs	r1, #0
 800090e:	200a      	movs	r0, #10
 8000910:	f002 f942 	bl	8002b98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000914:	200a      	movs	r0, #10
 8000916:	f002 f954 	bl	8002bc2 <HAL_NVIC_EnableIRQ>

}
 800091a:	46c0      	nop			@ (mov r8, r8)
 800091c:	46bd      	mov	sp, r7
 800091e:	b002      	add	sp, #8
 8000920:	bd80      	pop	{r7, pc}
 8000922:	46c0      	nop			@ (mov r8, r8)
 8000924:	40021000 	.word	0x40021000

08000928 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000928:	b590      	push	{r4, r7, lr}
 800092a:	b08b      	sub	sp, #44	@ 0x2c
 800092c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800092e:	2414      	movs	r4, #20
 8000930:	193b      	adds	r3, r7, r4
 8000932:	0018      	movs	r0, r3
 8000934:	2314      	movs	r3, #20
 8000936:	001a      	movs	r2, r3
 8000938:	2100      	movs	r1, #0
 800093a:	f007 f893 	bl	8007a64 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800093e:	4b79      	ldr	r3, [pc, #484]	@ (8000b24 <MX_GPIO_Init+0x1fc>)
 8000940:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000942:	4b78      	ldr	r3, [pc, #480]	@ (8000b24 <MX_GPIO_Init+0x1fc>)
 8000944:	2104      	movs	r1, #4
 8000946:	430a      	orrs	r2, r1
 8000948:	635a      	str	r2, [r3, #52]	@ 0x34
 800094a:	4b76      	ldr	r3, [pc, #472]	@ (8000b24 <MX_GPIO_Init+0x1fc>)
 800094c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800094e:	2204      	movs	r2, #4
 8000950:	4013      	ands	r3, r2
 8000952:	613b      	str	r3, [r7, #16]
 8000954:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000956:	4b73      	ldr	r3, [pc, #460]	@ (8000b24 <MX_GPIO_Init+0x1fc>)
 8000958:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800095a:	4b72      	ldr	r3, [pc, #456]	@ (8000b24 <MX_GPIO_Init+0x1fc>)
 800095c:	2120      	movs	r1, #32
 800095e:	430a      	orrs	r2, r1
 8000960:	635a      	str	r2, [r3, #52]	@ 0x34
 8000962:	4b70      	ldr	r3, [pc, #448]	@ (8000b24 <MX_GPIO_Init+0x1fc>)
 8000964:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000966:	2220      	movs	r2, #32
 8000968:	4013      	ands	r3, r2
 800096a:	60fb      	str	r3, [r7, #12]
 800096c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800096e:	4b6d      	ldr	r3, [pc, #436]	@ (8000b24 <MX_GPIO_Init+0x1fc>)
 8000970:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000972:	4b6c      	ldr	r3, [pc, #432]	@ (8000b24 <MX_GPIO_Init+0x1fc>)
 8000974:	2101      	movs	r1, #1
 8000976:	430a      	orrs	r2, r1
 8000978:	635a      	str	r2, [r3, #52]	@ 0x34
 800097a:	4b6a      	ldr	r3, [pc, #424]	@ (8000b24 <MX_GPIO_Init+0x1fc>)
 800097c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800097e:	2201      	movs	r2, #1
 8000980:	4013      	ands	r3, r2
 8000982:	60bb      	str	r3, [r7, #8]
 8000984:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000986:	4b67      	ldr	r3, [pc, #412]	@ (8000b24 <MX_GPIO_Init+0x1fc>)
 8000988:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800098a:	4b66      	ldr	r3, [pc, #408]	@ (8000b24 <MX_GPIO_Init+0x1fc>)
 800098c:	2102      	movs	r1, #2
 800098e:	430a      	orrs	r2, r1
 8000990:	635a      	str	r2, [r3, #52]	@ 0x34
 8000992:	4b64      	ldr	r3, [pc, #400]	@ (8000b24 <MX_GPIO_Init+0x1fc>)
 8000994:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000996:	2202      	movs	r2, #2
 8000998:	4013      	ands	r3, r2
 800099a:	607b      	str	r3, [r7, #4]
 800099c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800099e:	4b61      	ldr	r3, [pc, #388]	@ (8000b24 <MX_GPIO_Init+0x1fc>)
 80009a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80009a2:	4b60      	ldr	r3, [pc, #384]	@ (8000b24 <MX_GPIO_Init+0x1fc>)
 80009a4:	2108      	movs	r1, #8
 80009a6:	430a      	orrs	r2, r1
 80009a8:	635a      	str	r2, [r3, #52]	@ 0x34
 80009aa:	4b5e      	ldr	r3, [pc, #376]	@ (8000b24 <MX_GPIO_Init+0x1fc>)
 80009ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80009ae:	2208      	movs	r2, #8
 80009b0:	4013      	ands	r3, r2
 80009b2:	603b      	str	r3, [r7, #0]
 80009b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RGB_DS4_Pin|RGB_DS2_Pin, GPIO_PIN_SET);
 80009b6:	495c      	ldr	r1, [pc, #368]	@ (8000b28 <MX_GPIO_Init+0x200>)
 80009b8:	4b5c      	ldr	r3, [pc, #368]	@ (8000b2c <MX_GPIO_Init+0x204>)
 80009ba:	2201      	movs	r2, #1
 80009bc:	0018      	movs	r0, r3
 80009be:	f002 fd86 	bl	80034ce <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RGB_DS1_GPIO_Port, RGB_DS1_Pin, GPIO_PIN_SET);
 80009c2:	4b5b      	ldr	r3, [pc, #364]	@ (8000b30 <MX_GPIO_Init+0x208>)
 80009c4:	2201      	movs	r2, #1
 80009c6:	2108      	movs	r1, #8
 80009c8:	0018      	movs	r0, r3
 80009ca:	f002 fd80 	bl	80034ce <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NUCLEO_LD1_GPIO_Port, NUCLEO_LD1_Pin, GPIO_PIN_RESET);
 80009ce:	23a0      	movs	r3, #160	@ 0xa0
 80009d0:	05db      	lsls	r3, r3, #23
 80009d2:	2200      	movs	r2, #0
 80009d4:	2120      	movs	r1, #32
 80009d6:	0018      	movs	r0, r3
 80009d8:	f002 fd79 	bl	80034ce <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NUCLEO_LD2_GPIO_Port, NUCLEO_LD2_Pin, GPIO_PIN_RESET);
 80009dc:	2380      	movs	r3, #128	@ 0x80
 80009de:	009b      	lsls	r3, r3, #2
 80009e0:	4852      	ldr	r0, [pc, #328]	@ (8000b2c <MX_GPIO_Init+0x204>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	0019      	movs	r1, r3
 80009e6:	f002 fd72 	bl	80034ce <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RGB_GREEN_Pin|RGB_RED_Pin|RGB_BLUE_Pin, GPIO_PIN_RESET);
 80009ea:	4b52      	ldr	r3, [pc, #328]	@ (8000b34 <MX_GPIO_Init+0x20c>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	211c      	movs	r1, #28
 80009f0:	0018      	movs	r0, r3
 80009f2:	f002 fd6c 	bl	80034ce <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 80009f6:	193b      	adds	r3, r7, r4
 80009f8:	4a4f      	ldr	r2, [pc, #316]	@ (8000b38 <MX_GPIO_Init+0x210>)
 80009fa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009fc:	193b      	adds	r3, r7, r4
 80009fe:	2200      	movs	r2, #0
 8000a00:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000a02:	193b      	adds	r3, r7, r4
 8000a04:	2202      	movs	r2, #2
 8000a06:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a08:	193b      	adds	r3, r7, r4
 8000a0a:	4a48      	ldr	r2, [pc, #288]	@ (8000b2c <MX_GPIO_Init+0x204>)
 8000a0c:	0019      	movs	r1, r3
 8000a0e:	0010      	movs	r0, r2
 8000a10:	f002 fbce 	bl	80031b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RGB_DS4_Pin|RGB_DS2_Pin|NUCLEO_LD2_Pin;
 8000a14:	193b      	adds	r3, r7, r4
 8000a16:	4a49      	ldr	r2, [pc, #292]	@ (8000b3c <MX_GPIO_Init+0x214>)
 8000a18:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a1a:	193b      	adds	r3, r7, r4
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a20:	193b      	adds	r3, r7, r4
 8000a22:	2200      	movs	r2, #0
 8000a24:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a26:	193b      	adds	r3, r7, r4
 8000a28:	2200      	movs	r2, #0
 8000a2a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a2c:	193b      	adds	r3, r7, r4
 8000a2e:	4a3f      	ldr	r2, [pc, #252]	@ (8000b2c <MX_GPIO_Init+0x204>)
 8000a30:	0019      	movs	r1, r3
 8000a32:	0010      	movs	r0, r2
 8000a34:	f002 fbbc 	bl	80031b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SW4_Pin;
 8000a38:	0021      	movs	r1, r4
 8000a3a:	187b      	adds	r3, r7, r1
 8000a3c:	2280      	movs	r2, #128	@ 0x80
 8000a3e:	0192      	lsls	r2, r2, #6
 8000a40:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a42:	000c      	movs	r4, r1
 8000a44:	193b      	adds	r3, r7, r4
 8000a46:	2200      	movs	r2, #0
 8000a48:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a4a:	193b      	adds	r3, r7, r4
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SW4_GPIO_Port, &GPIO_InitStruct);
 8000a50:	193b      	adds	r3, r7, r4
 8000a52:	4a36      	ldr	r2, [pc, #216]	@ (8000b2c <MX_GPIO_Init+0x204>)
 8000a54:	0019      	movs	r1, r3
 8000a56:	0010      	movs	r0, r2
 8000a58:	f002 fbaa 	bl	80031b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RGB_DS1_Pin;
 8000a5c:	193b      	adds	r3, r7, r4
 8000a5e:	2208      	movs	r2, #8
 8000a60:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a62:	193b      	adds	r3, r7, r4
 8000a64:	2201      	movs	r2, #1
 8000a66:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a68:	193b      	adds	r3, r7, r4
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a6e:	193b      	adds	r3, r7, r4
 8000a70:	2200      	movs	r2, #0
 8000a72:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(RGB_DS1_GPIO_Port, &GPIO_InitStruct);
 8000a74:	193b      	adds	r3, r7, r4
 8000a76:	4a2e      	ldr	r2, [pc, #184]	@ (8000b30 <MX_GPIO_Init+0x208>)
 8000a78:	0019      	movs	r1, r3
 8000a7a:	0010      	movs	r0, r2
 8000a7c:	f002 fb98 	bl	80031b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NUCLEO_LD1_Pin;
 8000a80:	193b      	adds	r3, r7, r4
 8000a82:	2220      	movs	r2, #32
 8000a84:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a86:	193b      	adds	r3, r7, r4
 8000a88:	2201      	movs	r2, #1
 8000a8a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8c:	193b      	adds	r3, r7, r4
 8000a8e:	2200      	movs	r2, #0
 8000a90:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a92:	193b      	adds	r3, r7, r4
 8000a94:	2200      	movs	r2, #0
 8000a96:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(NUCLEO_LD1_GPIO_Port, &GPIO_InitStruct);
 8000a98:	193a      	adds	r2, r7, r4
 8000a9a:	23a0      	movs	r3, #160	@ 0xa0
 8000a9c:	05db      	lsls	r3, r3, #23
 8000a9e:	0011      	movs	r1, r2
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	f002 fb85 	bl	80031b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = JOYSTICK_CLICK_Pin;
 8000aa6:	193b      	adds	r3, r7, r4
 8000aa8:	2202      	movs	r2, #2
 8000aaa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aac:	193b      	adds	r3, r7, r4
 8000aae:	2200      	movs	r2, #0
 8000ab0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000ab2:	193b      	adds	r3, r7, r4
 8000ab4:	2202      	movs	r2, #2
 8000ab6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(JOYSTICK_CLICK_GPIO_Port, &GPIO_InitStruct);
 8000ab8:	193b      	adds	r3, r7, r4
 8000aba:	4a21      	ldr	r2, [pc, #132]	@ (8000b40 <MX_GPIO_Init+0x218>)
 8000abc:	0019      	movs	r1, r3
 8000abe:	0010      	movs	r0, r2
 8000ac0:	f002 fb76 	bl	80031b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = RGB_GREEN_Pin|RGB_RED_Pin|RGB_BLUE_Pin;
 8000ac4:	193b      	adds	r3, r7, r4
 8000ac6:	221c      	movs	r2, #28
 8000ac8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aca:	193b      	adds	r3, r7, r4
 8000acc:	2201      	movs	r2, #1
 8000ace:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad0:	193b      	adds	r3, r7, r4
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad6:	193b      	adds	r3, r7, r4
 8000ad8:	2200      	movs	r2, #0
 8000ada:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000adc:	193b      	adds	r3, r7, r4
 8000ade:	4a15      	ldr	r2, [pc, #84]	@ (8000b34 <MX_GPIO_Init+0x20c>)
 8000ae0:	0019      	movs	r1, r3
 8000ae2:	0010      	movs	r0, r2
 8000ae4:	f002 fb64 	bl	80031b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SW3_Pin;
 8000ae8:	0021      	movs	r1, r4
 8000aea:	187b      	adds	r3, r7, r1
 8000aec:	2280      	movs	r2, #128	@ 0x80
 8000aee:	00d2      	lsls	r2, r2, #3
 8000af0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000af2:	187b      	adds	r3, r7, r1
 8000af4:	4a13      	ldr	r2, [pc, #76]	@ (8000b44 <MX_GPIO_Init+0x21c>)
 8000af6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000af8:	187b      	adds	r3, r7, r1
 8000afa:	2202      	movs	r2, #2
 8000afc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SW3_GPIO_Port, &GPIO_InitStruct);
 8000afe:	187b      	adds	r3, r7, r1
 8000b00:	4a0a      	ldr	r2, [pc, #40]	@ (8000b2c <MX_GPIO_Init+0x204>)
 8000b02:	0019      	movs	r1, r3
 8000b04:	0010      	movs	r0, r2
 8000b06:	f002 fb53 	bl	80031b0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	2007      	movs	r0, #7
 8000b10:	f002 f842 	bl	8002b98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000b14:	2007      	movs	r0, #7
 8000b16:	f002 f854 	bl	8002bc2 <HAL_NVIC_EnableIRQ>

}
 8000b1a:	46c0      	nop			@ (mov r8, r8)
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	b00b      	add	sp, #44	@ 0x2c
 8000b20:	bd90      	pop	{r4, r7, pc}
 8000b22:	46c0      	nop			@ (mov r8, r8)
 8000b24:	40021000 	.word	0x40021000
 8000b28:	00001004 	.word	0x00001004
 8000b2c:	50000800 	.word	0x50000800
 8000b30:	50001400 	.word	0x50001400
 8000b34:	50000c00 	.word	0x50000c00
 8000b38:	00000802 	.word	0x00000802
 8000b3c:	00001204 	.word	0x00001204
 8000b40:	50000400 	.word	0x50000400
 8000b44:	10110000 	.word	0x10110000

08000b48 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000bbc <MX_I2C1_Init+0x74>)
 8000b4e:	4a1c      	ldr	r2, [pc, #112]	@ (8000bc0 <MX_I2C1_Init+0x78>)
 8000b50:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00402D41;
 8000b52:	4b1a      	ldr	r3, [pc, #104]	@ (8000bbc <MX_I2C1_Init+0x74>)
 8000b54:	4a1b      	ldr	r2, [pc, #108]	@ (8000bc4 <MX_I2C1_Init+0x7c>)
 8000b56:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000b58:	4b18      	ldr	r3, [pc, #96]	@ (8000bbc <MX_I2C1_Init+0x74>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b5e:	4b17      	ldr	r3, [pc, #92]	@ (8000bbc <MX_I2C1_Init+0x74>)
 8000b60:	2201      	movs	r2, #1
 8000b62:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b64:	4b15      	ldr	r3, [pc, #84]	@ (8000bbc <MX_I2C1_Init+0x74>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000b6a:	4b14      	ldr	r3, [pc, #80]	@ (8000bbc <MX_I2C1_Init+0x74>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b70:	4b12      	ldr	r3, [pc, #72]	@ (8000bbc <MX_I2C1_Init+0x74>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b76:	4b11      	ldr	r3, [pc, #68]	@ (8000bbc <MX_I2C1_Init+0x74>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000bbc <MX_I2C1_Init+0x74>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b82:	4b0e      	ldr	r3, [pc, #56]	@ (8000bbc <MX_I2C1_Init+0x74>)
 8000b84:	0018      	movs	r0, r3
 8000b86:	f002 fd19 	bl	80035bc <HAL_I2C_Init>
 8000b8a:	1e03      	subs	r3, r0, #0
 8000b8c:	d001      	beq.n	8000b92 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000b8e:	f000 f92c 	bl	8000dea <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b92:	4b0a      	ldr	r3, [pc, #40]	@ (8000bbc <MX_I2C1_Init+0x74>)
 8000b94:	2100      	movs	r1, #0
 8000b96:	0018      	movs	r0, r3
 8000b98:	f004 fdee 	bl	8005778 <HAL_I2CEx_ConfigAnalogFilter>
 8000b9c:	1e03      	subs	r3, r0, #0
 8000b9e:	d001      	beq.n	8000ba4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000ba0:	f000 f923 	bl	8000dea <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ba4:	4b05      	ldr	r3, [pc, #20]	@ (8000bbc <MX_I2C1_Init+0x74>)
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	0018      	movs	r0, r3
 8000baa:	f004 fe31 	bl	8005810 <HAL_I2CEx_ConfigDigitalFilter>
 8000bae:	1e03      	subs	r3, r0, #0
 8000bb0:	d001      	beq.n	8000bb6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000bb2:	f000 f91a 	bl	8000dea <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000bb6:	46c0      	nop			@ (mov r8, r8)
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	20000178 	.word	0x20000178
 8000bc0:	40005400 	.word	0x40005400
 8000bc4:	00402d41 	.word	0x00402d41

08000bc8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000bc8:	b590      	push	{r4, r7, lr}
 8000bca:	b093      	sub	sp, #76	@ 0x4c
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd0:	2334      	movs	r3, #52	@ 0x34
 8000bd2:	18fb      	adds	r3, r7, r3
 8000bd4:	0018      	movs	r0, r3
 8000bd6:	2314      	movs	r3, #20
 8000bd8:	001a      	movs	r2, r3
 8000bda:	2100      	movs	r1, #0
 8000bdc:	f006 ff42 	bl	8007a64 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000be0:	2414      	movs	r4, #20
 8000be2:	193b      	adds	r3, r7, r4
 8000be4:	0018      	movs	r0, r3
 8000be6:	2320      	movs	r3, #32
 8000be8:	001a      	movs	r2, r3
 8000bea:	2100      	movs	r1, #0
 8000bec:	f006 ff3a 	bl	8007a64 <memset>
  if(i2cHandle->Instance==I2C1)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a3b      	ldr	r2, [pc, #236]	@ (8000ce4 <HAL_I2C_MspInit+0x11c>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d16f      	bne.n	8000cda <HAL_I2C_MspInit+0x112>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000bfa:	193b      	adds	r3, r7, r4
 8000bfc:	2202      	movs	r2, #2
 8000bfe:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000c00:	193b      	adds	r3, r7, r4
 8000c02:	2200      	movs	r2, #0
 8000c04:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c06:	193b      	adds	r3, r7, r4
 8000c08:	0018      	movs	r0, r3
 8000c0a:	f005 fa19 	bl	8006040 <HAL_RCCEx_PeriphCLKConfig>
 8000c0e:	1e03      	subs	r3, r0, #0
 8000c10:	d001      	beq.n	8000c16 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000c12:	f000 f8ea 	bl	8000dea <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c16:	4b34      	ldr	r3, [pc, #208]	@ (8000ce8 <HAL_I2C_MspInit+0x120>)
 8000c18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c1a:	4b33      	ldr	r3, [pc, #204]	@ (8000ce8 <HAL_I2C_MspInit+0x120>)
 8000c1c:	2102      	movs	r1, #2
 8000c1e:	430a      	orrs	r2, r1
 8000c20:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c22:	4b31      	ldr	r3, [pc, #196]	@ (8000ce8 <HAL_I2C_MspInit+0x120>)
 8000c24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c26:	2202      	movs	r2, #2
 8000c28:	4013      	ands	r3, r2
 8000c2a:	613b      	str	r3, [r7, #16]
 8000c2c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c2e:	2134      	movs	r1, #52	@ 0x34
 8000c30:	187b      	adds	r3, r7, r1
 8000c32:	22c0      	movs	r2, #192	@ 0xc0
 8000c34:	0092      	lsls	r2, r2, #2
 8000c36:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c38:	187b      	adds	r3, r7, r1
 8000c3a:	2212      	movs	r2, #18
 8000c3c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3e:	187b      	adds	r3, r7, r1
 8000c40:	2200      	movs	r2, #0
 8000c42:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c44:	187b      	adds	r3, r7, r1
 8000c46:	2200      	movs	r2, #0
 8000c48:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000c4a:	187b      	adds	r3, r7, r1
 8000c4c:	2206      	movs	r2, #6
 8000c4e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c50:	187b      	adds	r3, r7, r1
 8000c52:	4a26      	ldr	r2, [pc, #152]	@ (8000cec <HAL_I2C_MspInit+0x124>)
 8000c54:	0019      	movs	r1, r3
 8000c56:	0010      	movs	r0, r2
 8000c58:	f002 faaa 	bl	80031b0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c5c:	4b22      	ldr	r3, [pc, #136]	@ (8000ce8 <HAL_I2C_MspInit+0x120>)
 8000c5e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c60:	4b21      	ldr	r3, [pc, #132]	@ (8000ce8 <HAL_I2C_MspInit+0x120>)
 8000c62:	2180      	movs	r1, #128	@ 0x80
 8000c64:	0389      	lsls	r1, r1, #14
 8000c66:	430a      	orrs	r2, r1
 8000c68:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000c6a:	4b1f      	ldr	r3, [pc, #124]	@ (8000ce8 <HAL_I2C_MspInit+0x120>)
 8000c6c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c6e:	2380      	movs	r3, #128	@ 0x80
 8000c70:	039b      	lsls	r3, r3, #14
 8000c72:	4013      	ands	r3, r2
 8000c74:	60fb      	str	r3, [r7, #12]
 8000c76:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8000c78:	4b1d      	ldr	r3, [pc, #116]	@ (8000cf0 <HAL_I2C_MspInit+0x128>)
 8000c7a:	4a1e      	ldr	r2, [pc, #120]	@ (8000cf4 <HAL_I2C_MspInit+0x12c>)
 8000c7c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 8000c7e:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf0 <HAL_I2C_MspInit+0x128>)
 8000c80:	220b      	movs	r2, #11
 8000c82:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c84:	4b1a      	ldr	r3, [pc, #104]	@ (8000cf0 <HAL_I2C_MspInit+0x128>)
 8000c86:	2210      	movs	r2, #16
 8000c88:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c8a:	4b19      	ldr	r3, [pc, #100]	@ (8000cf0 <HAL_I2C_MspInit+0x128>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000c90:	4b17      	ldr	r3, [pc, #92]	@ (8000cf0 <HAL_I2C_MspInit+0x128>)
 8000c92:	2280      	movs	r2, #128	@ 0x80
 8000c94:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c96:	4b16      	ldr	r3, [pc, #88]	@ (8000cf0 <HAL_I2C_MspInit+0x128>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c9c:	4b14      	ldr	r3, [pc, #80]	@ (8000cf0 <HAL_I2C_MspInit+0x128>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000ca2:	4b13      	ldr	r3, [pc, #76]	@ (8000cf0 <HAL_I2C_MspInit+0x128>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000ca8:	4b11      	ldr	r3, [pc, #68]	@ (8000cf0 <HAL_I2C_MspInit+0x128>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000cae:	4b10      	ldr	r3, [pc, #64]	@ (8000cf0 <HAL_I2C_MspInit+0x128>)
 8000cb0:	0018      	movs	r0, r3
 8000cb2:	f001 ffa3 	bl	8002bfc <HAL_DMA_Init>
 8000cb6:	1e03      	subs	r3, r0, #0
 8000cb8:	d001      	beq.n	8000cbe <HAL_I2C_MspInit+0xf6>
    {
      Error_Handler();
 8000cba:	f000 f896 	bl	8000dea <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	4a0b      	ldr	r2, [pc, #44]	@ (8000cf0 <HAL_I2C_MspInit+0x128>)
 8000cc2:	639a      	str	r2, [r3, #56]	@ 0x38
 8000cc4:	4b0a      	ldr	r3, [pc, #40]	@ (8000cf0 <HAL_I2C_MspInit+0x128>)
 8000cc6:	687a      	ldr	r2, [r7, #4]
 8000cc8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2100      	movs	r1, #0
 8000cce:	2017      	movs	r0, #23
 8000cd0:	f001 ff62 	bl	8002b98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8000cd4:	2017      	movs	r0, #23
 8000cd6:	f001 ff74 	bl	8002bc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000cda:	46c0      	nop			@ (mov r8, r8)
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	b013      	add	sp, #76	@ 0x4c
 8000ce0:	bd90      	pop	{r4, r7, pc}
 8000ce2:	46c0      	nop			@ (mov r8, r8)
 8000ce4:	40005400 	.word	0x40005400
 8000ce8:	40021000 	.word	0x40021000
 8000cec:	50000400 	.word	0x50000400
 8000cf0:	200001cc 	.word	0x200001cc
 8000cf4:	4002001c 	.word	0x4002001c

08000cf8 <update_joystick>:
#include "joystick.h"

static uint16_t raw_adc[2];


void update_joystick(void) {
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
	// Update the ADC values of the JoyStick X and Y axis inputs
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)raw_adc, 2);
 8000cfc:	4904      	ldr	r1, [pc, #16]	@ (8000d10 <update_joystick+0x18>)
 8000cfe:	4b05      	ldr	r3, [pc, #20]	@ (8000d14 <update_joystick+0x1c>)
 8000d00:	2202      	movs	r2, #2
 8000d02:	0018      	movs	r0, r3
 8000d04:	f001 fb1c 	bl	8002340 <HAL_ADC_Start_DMA>
}
 8000d08:	46c0      	nop			@ (mov r8, r8)
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	46c0      	nop			@ (mov r8, r8)
 8000d10:	20000228 	.word	0x20000228
 8000d14:	200000a8 	.word	0x200000a8

08000d18 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]

}
 8000d20:	46c0      	nop			@ (mov r8, r8)
 8000d22:	46bd      	mov	sp, r7
 8000d24:	b002      	add	sp, #8
 8000d26:	bd80      	pop	{r7, pc}

08000d28 <get_raw_values>:

uint16_t* get_raw_values(void) {
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
	return raw_adc;
 8000d2c:	4b01      	ldr	r3, [pc, #4]	@ (8000d34 <get_raw_values+0xc>)
}
 8000d2e:	0018      	movs	r0, r3
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	20000228 	.word	0x20000228

08000d38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d3c:	f000 ff71 	bl	8001c22 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d40:	f000 f80f 	bl	8000d62 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d44:	f7ff fdf0 	bl	8000928 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d48:	f7ff fdc8 	bl	80008dc <MX_DMA_Init>
  MX_ADC1_Init();
 8000d4c:	f7ff fb66 	bl	800041c <MX_ADC1_Init>
  MX_I2C1_Init();
 8000d50:	f7ff fefa 	bl	8000b48 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000d54:	f000 fea4 	bl	8001aa0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000d58:	f000 fde8 	bl	800192c <MX_TIM2_Init>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  app_main();
 8000d5c:	f7ff fc5e 	bl	800061c <app_main>
 8000d60:	e7fc      	b.n	8000d5c <main+0x24>

08000d62 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d62:	b590      	push	{r4, r7, lr}
 8000d64:	b08f      	sub	sp, #60	@ 0x3c
 8000d66:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d68:	2418      	movs	r4, #24
 8000d6a:	193b      	adds	r3, r7, r4
 8000d6c:	0018      	movs	r0, r3
 8000d6e:	2320      	movs	r3, #32
 8000d70:	001a      	movs	r2, r3
 8000d72:	2100      	movs	r1, #0
 8000d74:	f006 fe76 	bl	8007a64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d78:	1d3b      	adds	r3, r7, #4
 8000d7a:	0018      	movs	r0, r3
 8000d7c:	2314      	movs	r3, #20
 8000d7e:	001a      	movs	r2, r3
 8000d80:	2100      	movs	r1, #0
 8000d82:	f006 fe6f 	bl	8007a64 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d86:	193b      	adds	r3, r7, r4
 8000d88:	2202      	movs	r2, #2
 8000d8a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d8c:	193b      	adds	r3, r7, r4
 8000d8e:	2280      	movs	r2, #128	@ 0x80
 8000d90:	0052      	lsls	r2, r2, #1
 8000d92:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV4;
 8000d94:	193b      	adds	r3, r7, r4
 8000d96:	2280      	movs	r2, #128	@ 0x80
 8000d98:	0152      	lsls	r2, r2, #5
 8000d9a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d9c:	193b      	adds	r3, r7, r4
 8000d9e:	2240      	movs	r2, #64	@ 0x40
 8000da0:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000da2:	193b      	adds	r3, r7, r4
 8000da4:	0018      	movs	r0, r3
 8000da6:	f004 fd7f 	bl	80058a8 <HAL_RCC_OscConfig>
 8000daa:	1e03      	subs	r3, r0, #0
 8000dac:	d001      	beq.n	8000db2 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000dae:	f000 f81c 	bl	8000dea <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000db2:	1d3b      	adds	r3, r7, #4
 8000db4:	2207      	movs	r2, #7
 8000db6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000db8:	1d3b      	adds	r3, r7, #4
 8000dba:	2200      	movs	r2, #0
 8000dbc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000dbe:	1d3b      	adds	r3, r7, #4
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000dc4:	1d3b      	adds	r3, r7, #4
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000dca:	1d3b      	adds	r3, r7, #4
 8000dcc:	2200      	movs	r2, #0
 8000dce:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000dd0:	1d3b      	adds	r3, r7, #4
 8000dd2:	2100      	movs	r1, #0
 8000dd4:	0018      	movs	r0, r3
 8000dd6:	f004 ff8d 	bl	8005cf4 <HAL_RCC_ClockConfig>
 8000dda:	1e03      	subs	r3, r0, #0
 8000ddc:	d001      	beq.n	8000de2 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000dde:	f000 f804 	bl	8000dea <Error_Handler>
  }
}
 8000de2:	46c0      	nop			@ (mov r8, r8)
 8000de4:	46bd      	mov	sp, r7
 8000de6:	b00f      	add	sp, #60	@ 0x3c
 8000de8:	bd90      	pop	{r4, r7, pc}

08000dea <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dea:	b580      	push	{r7, lr}
 8000dec:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dee:	b672      	cpsid	i
}
 8000df0:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000df2:	46c0      	nop			@ (mov r8, r8)
 8000df4:	e7fd      	b.n	8000df2 <Error_Handler+0x8>

08000df6 <pwm_setDutyCycle>:
 */

#include "pwm.h"

void pwm_setDutyCycle(TIM_HandleTypeDef* tim, uint32_t tim_channel, uint8_t duty)
{
 8000df6:	b590      	push	{r4, r7, lr}
 8000df8:	b087      	sub	sp, #28
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	60f8      	str	r0, [r7, #12]
 8000dfe:	60b9      	str	r1, [r7, #8]
 8000e00:	1dfb      	adds	r3, r7, #7
 8000e02:	701a      	strb	r2, [r3, #0]
	// Start channel if not already started.
	if (HAL_TIM_GetChannelState(tim, tim_channel) == HAL_TIM_CHANNEL_STATE_READY)
 8000e04:	68ba      	ldr	r2, [r7, #8]
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	0011      	movs	r1, r2
 8000e0a:	0018      	movs	r0, r3
 8000e0c:	f005 fc4a 	bl	80066a4 <HAL_TIM_GetChannelState>
 8000e10:	0003      	movs	r3, r0
 8000e12:	2b01      	cmp	r3, #1
 8000e14:	d105      	bne.n	8000e22 <pwm_setDutyCycle+0x2c>
	{
		HAL_TIM_PWM_Start(tim, tim_channel);
 8000e16:	68ba      	ldr	r2, [r7, #8]
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	0011      	movs	r1, r2
 8000e1c:	0018      	movs	r0, r3
 8000e1e:	f005 fa63 	bl	80062e8 <HAL_TIM_PWM_Start>
	}

	uint32_t reloadValue = __HAL_TIM_GET_AUTORELOAD(tim);
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e28:	617b      	str	r3, [r7, #20]
	uint32_t desiredCompare = duty * (reloadValue / 100);
 8000e2a:	1dfb      	adds	r3, r7, #7
 8000e2c:	781c      	ldrb	r4, [r3, #0]
 8000e2e:	697b      	ldr	r3, [r7, #20]
 8000e30:	2164      	movs	r1, #100	@ 0x64
 8000e32:	0018      	movs	r0, r3
 8000e34:	f7ff f97c 	bl	8000130 <__udivsi3>
 8000e38:	0003      	movs	r3, r0
 8000e3a:	4363      	muls	r3, r4
 8000e3c:	613b      	str	r3, [r7, #16]

	__HAL_TIM_SET_COMPARE(tim, tim_channel, desiredCompare);
 8000e3e:	68bb      	ldr	r3, [r7, #8]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d104      	bne.n	8000e4e <pwm_setDutyCycle+0x58>
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	693a      	ldr	r2, [r7, #16]
 8000e4a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000e4c:	e023      	b.n	8000e96 <pwm_setDutyCycle+0xa0>
	__HAL_TIM_SET_COMPARE(tim, tim_channel, desiredCompare);
 8000e4e:	68bb      	ldr	r3, [r7, #8]
 8000e50:	2b04      	cmp	r3, #4
 8000e52:	d104      	bne.n	8000e5e <pwm_setDutyCycle+0x68>
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	681a      	ldr	r2, [r3, #0]
 8000e58:	693b      	ldr	r3, [r7, #16]
 8000e5a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000e5c:	e01b      	b.n	8000e96 <pwm_setDutyCycle+0xa0>
	__HAL_TIM_SET_COMPARE(tim, tim_channel, desiredCompare);
 8000e5e:	68bb      	ldr	r3, [r7, #8]
 8000e60:	2b08      	cmp	r3, #8
 8000e62:	d104      	bne.n	8000e6e <pwm_setDutyCycle+0x78>
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	681a      	ldr	r2, [r3, #0]
 8000e68:	693b      	ldr	r3, [r7, #16]
 8000e6a:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8000e6c:	e013      	b.n	8000e96 <pwm_setDutyCycle+0xa0>
	__HAL_TIM_SET_COMPARE(tim, tim_channel, desiredCompare);
 8000e6e:	68bb      	ldr	r3, [r7, #8]
 8000e70:	2b0c      	cmp	r3, #12
 8000e72:	d104      	bne.n	8000e7e <pwm_setDutyCycle+0x88>
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	681a      	ldr	r2, [r3, #0]
 8000e78:	693b      	ldr	r3, [r7, #16]
 8000e7a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000e7c:	e00b      	b.n	8000e96 <pwm_setDutyCycle+0xa0>
	__HAL_TIM_SET_COMPARE(tim, tim_channel, desiredCompare);
 8000e7e:	68bb      	ldr	r3, [r7, #8]
 8000e80:	2b10      	cmp	r3, #16
 8000e82:	d104      	bne.n	8000e8e <pwm_setDutyCycle+0x98>
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	681a      	ldr	r2, [r3, #0]
 8000e88:	693b      	ldr	r3, [r7, #16]
 8000e8a:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8000e8c:	e003      	b.n	8000e96 <pwm_setDutyCycle+0xa0>
	__HAL_TIM_SET_COMPARE(tim, tim_channel, desiredCompare);
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	693b      	ldr	r3, [r7, #16]
 8000e94:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 8000e96:	46c0      	nop			@ (mov r8, r8)
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	b007      	add	sp, #28
 8000e9c:	bd90      	pop	{r4, r7, pc}
	...

08000ea0 <rgb_colour_on>:
	GPIO_PinState state = RGB_LEDS[led].active_high ? GPIO_PIN_SET : GPIO_PIN_RESET;
	HAL_GPIO_WritePin(RGB_LEDS[led].port, RGB_LEDS[led].pin, state);
}

void rgb_colour_on(rgb_colour_t colour)
{
 8000ea0:	b590      	push	{r4, r7, lr}
 8000ea2:	b085      	sub	sp, #20
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	0002      	movs	r2, r0
 8000ea8:	1dfb      	adds	r3, r7, #7
 8000eaa:	701a      	strb	r2, [r3, #0]
	GPIO_PinState state = RGB_COLOURS[colour].active_high ? GPIO_PIN_SET : GPIO_PIN_RESET;
 8000eac:	1dfb      	adds	r3, r7, #7
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	4a0e      	ldr	r2, [pc, #56]	@ (8000eec <rgb_colour_on+0x4c>)
 8000eb2:	00db      	lsls	r3, r3, #3
 8000eb4:	18d3      	adds	r3, r2, r3
 8000eb6:	3306      	adds	r3, #6
 8000eb8:	781a      	ldrb	r2, [r3, #0]
 8000eba:	240f      	movs	r4, #15
 8000ebc:	193b      	adds	r3, r7, r4
 8000ebe:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(RGB_COLOURS[colour].port, RGB_COLOURS[colour].pin, state);
 8000ec0:	1dfb      	adds	r3, r7, #7
 8000ec2:	781a      	ldrb	r2, [r3, #0]
 8000ec4:	4b09      	ldr	r3, [pc, #36]	@ (8000eec <rgb_colour_on+0x4c>)
 8000ec6:	00d2      	lsls	r2, r2, #3
 8000ec8:	58d0      	ldr	r0, [r2, r3]
 8000eca:	1dfb      	adds	r3, r7, #7
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	4a07      	ldr	r2, [pc, #28]	@ (8000eec <rgb_colour_on+0x4c>)
 8000ed0:	00db      	lsls	r3, r3, #3
 8000ed2:	18d3      	adds	r3, r2, r3
 8000ed4:	3304      	adds	r3, #4
 8000ed6:	8819      	ldrh	r1, [r3, #0]
 8000ed8:	193b      	adds	r3, r7, r4
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	001a      	movs	r2, r3
 8000ede:	f002 faf6 	bl	80034ce <HAL_GPIO_WritePin>
}
 8000ee2:	46c0      	nop			@ (mov r8, r8)
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	b005      	add	sp, #20
 8000ee8:	bd90      	pop	{r4, r7, pc}
 8000eea:	46c0      	nop			@ (mov r8, r8)
 8000eec:	080083ec 	.word	0x080083ec

08000ef0 <rgb_led_toggle>:
	GPIO_PinState state = RGB_COLOURS[colour].active_high ? GPIO_PIN_RESET : GPIO_PIN_SET;
	HAL_GPIO_WritePin(RGB_COLOURS[colour].port, RGB_COLOURS[colour].pin, state);
}

void rgb_led_toggle(rgb_led_t led)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	0002      	movs	r2, r0
 8000ef8:	1dfb      	adds	r3, r7, #7
 8000efa:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_TogglePin(RGB_LEDS[led].port, RGB_LEDS[led].pin);
 8000efc:	1dfb      	adds	r3, r7, #7
 8000efe:	781a      	ldrb	r2, [r3, #0]
 8000f00:	4b08      	ldr	r3, [pc, #32]	@ (8000f24 <rgb_led_toggle+0x34>)
 8000f02:	00d2      	lsls	r2, r2, #3
 8000f04:	58d0      	ldr	r0, [r2, r3]
 8000f06:	1dfb      	adds	r3, r7, #7
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	4a06      	ldr	r2, [pc, #24]	@ (8000f24 <rgb_led_toggle+0x34>)
 8000f0c:	00db      	lsls	r3, r3, #3
 8000f0e:	18d3      	adds	r3, r2, r3
 8000f10:	3304      	adds	r3, #4
 8000f12:	881b      	ldrh	r3, [r3, #0]
 8000f14:	0019      	movs	r1, r3
 8000f16:	f002 faf7 	bl	8003508 <HAL_GPIO_TogglePin>
}
 8000f1a:	46c0      	nop			@ (mov r8, r8)
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	b002      	add	sp, #8
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	46c0      	nop			@ (mov r8, r8)
 8000f24:	080083cc 	.word	0x080083cc

08000f28 <ssd1306_Reset>:

#if defined(SSD1306_USE_I2C)

static uint8_t updateScreenPageIndex = 0;

void ssd1306_Reset(void) {
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8000f2c:	46c0      	nop			@ (mov r8, r8)
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
	...

08000f34 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b086      	sub	sp, #24
 8000f38:	af04      	add	r7, sp, #16
 8000f3a:	0002      	movs	r2, r0
 8000f3c:	1dfb      	adds	r3, r7, #7
 8000f3e:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8000f40:	4808      	ldr	r0, [pc, #32]	@ (8000f64 <ssd1306_WriteCommand+0x30>)
 8000f42:	2301      	movs	r3, #1
 8000f44:	425b      	negs	r3, r3
 8000f46:	9302      	str	r3, [sp, #8]
 8000f48:	2301      	movs	r3, #1
 8000f4a:	9301      	str	r3, [sp, #4]
 8000f4c:	1dfb      	adds	r3, r7, #7
 8000f4e:	9300      	str	r3, [sp, #0]
 8000f50:	2301      	movs	r3, #1
 8000f52:	2200      	movs	r2, #0
 8000f54:	2178      	movs	r1, #120	@ 0x78
 8000f56:	f002 fbd7 	bl	8003708 <HAL_I2C_Mem_Write>
}
 8000f5a:	46c0      	nop			@ (mov r8, r8)
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	b002      	add	sp, #8
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	46c0      	nop			@ (mov r8, r8)
 8000f64:	20000178 	.word	0x20000178

08000f68 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af02      	add	r7, sp, #8
 8000f6e:	6078      	str	r0, [r7, #4]
 8000f70:	6039      	str	r1, [r7, #0]
	HAL_I2C_Mem_Write_DMA(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size);
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	b29b      	uxth	r3, r3
 8000f76:	4806      	ldr	r0, [pc, #24]	@ (8000f90 <ssd1306_WriteData+0x28>)
 8000f78:	9301      	str	r3, [sp, #4]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	9300      	str	r3, [sp, #0]
 8000f7e:	2301      	movs	r3, #1
 8000f80:	2240      	movs	r2, #64	@ 0x40
 8000f82:	2178      	movs	r1, #120	@ 0x78
 8000f84:	f002 fcee 	bl	8003964 <HAL_I2C_Mem_Write_DMA>
}
 8000f88:	46c0      	nop			@ (mov r8, r8)
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	b002      	add	sp, #8
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	20000178 	.word	0x20000178

08000f94 <ssd1306_UpdatePage>:

void ssd1306_UpdatePage(uint8_t pageIndex) {
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	0002      	movs	r2, r0
 8000f9c:	1dfb      	adds	r3, r7, #7
 8000f9e:	701a      	strb	r2, [r3, #0]
	ssd1306_WriteCommand(0xB0 + pageIndex); // Set the current RAM page address.
 8000fa0:	1dfb      	adds	r3, r7, #7
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	3b50      	subs	r3, #80	@ 0x50
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	0018      	movs	r0, r3
 8000faa:	f7ff ffc3 	bl	8000f34 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8000fae:	2000      	movs	r0, #0
 8000fb0:	f7ff ffc0 	bl	8000f34 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8000fb4:	2010      	movs	r0, #16
 8000fb6:	f7ff ffbd 	bl	8000f34 <ssd1306_WriteCommand>
	ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*pageIndex],SSD1306_WIDTH);
 8000fba:	1dfb      	adds	r3, r7, #7
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	01da      	lsls	r2, r3, #7
 8000fc0:	4b04      	ldr	r3, [pc, #16]	@ (8000fd4 <ssd1306_UpdatePage+0x40>)
 8000fc2:	18d3      	adds	r3, r2, r3
 8000fc4:	2180      	movs	r1, #128	@ 0x80
 8000fc6:	0018      	movs	r0, r3
 8000fc8:	f7ff ffce 	bl	8000f68 <ssd1306_WriteData>
}
 8000fcc:	46c0      	nop			@ (mov r8, r8)
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	b002      	add	sp, #8
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	2000022c 	.word	0x2000022c

08000fd8 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages

	updateScreenPageIndex = 0;
 8000fdc:	4b05      	ldr	r3, [pc, #20]	@ (8000ff4 <ssd1306_UpdateScreen+0x1c>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	701a      	strb	r2, [r3, #0]
	ssd1306_UpdatePage(updateScreenPageIndex);
 8000fe2:	4b04      	ldr	r3, [pc, #16]	@ (8000ff4 <ssd1306_UpdateScreen+0x1c>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	0018      	movs	r0, r3
 8000fe8:	f7ff ffd4 	bl	8000f94 <ssd1306_UpdatePage>
}
 8000fec:	46c0      	nop			@ (mov r8, r8)
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	46c0      	nop			@ (mov r8, r8)
 8000ff4:	20000632 	.word	0x20000632

08000ff8 <HAL_I2C_MemTxCpltCallback>:

/* Gets called by HAL when the entire buffer (i.e. one page) is transmitted through DMA */
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
	if (hi2c == &SSD1306_I2C_PORT)
 8001000:	687a      	ldr	r2, [r7, #4]
 8001002:	4b0b      	ldr	r3, [pc, #44]	@ (8001030 <HAL_I2C_MemTxCpltCallback+0x38>)
 8001004:	429a      	cmp	r2, r3
 8001006:	d10e      	bne.n	8001026 <HAL_I2C_MemTxCpltCallback+0x2e>
	{
		updateScreenPageIndex++;
 8001008:	4b0a      	ldr	r3, [pc, #40]	@ (8001034 <HAL_I2C_MemTxCpltCallback+0x3c>)
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	3301      	adds	r3, #1
 800100e:	b2da      	uxtb	r2, r3
 8001010:	4b08      	ldr	r3, [pc, #32]	@ (8001034 <HAL_I2C_MemTxCpltCallback+0x3c>)
 8001012:	701a      	strb	r2, [r3, #0]
		if (updateScreenPageIndex < SSD1306_HEIGHT/8)
 8001014:	4b07      	ldr	r3, [pc, #28]	@ (8001034 <HAL_I2C_MemTxCpltCallback+0x3c>)
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	2b07      	cmp	r3, #7
 800101a:	d804      	bhi.n	8001026 <HAL_I2C_MemTxCpltCallback+0x2e>
		{
			ssd1306_UpdatePage(updateScreenPageIndex);
 800101c:	4b05      	ldr	r3, [pc, #20]	@ (8001034 <HAL_I2C_MemTxCpltCallback+0x3c>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	0018      	movs	r0, r3
 8001022:	f7ff ffb7 	bl	8000f94 <ssd1306_UpdatePage>
		}
	}
}
 8001026:	46c0      	nop			@ (mov r8, r8)
 8001028:	46bd      	mov	sp, r7
 800102a:	b002      	add	sp, #8
 800102c:	bd80      	pop	{r7, pc}
 800102e:	46c0      	nop			@ (mov r8, r8)
 8001030:	20000178 	.word	0x20000178
 8001034:	20000632 	.word	0x20000632

08001038 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800103c:	f7ff ff74 	bl	8000f28 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001040:	2064      	movs	r0, #100	@ 0x64
 8001042:	f000 fe6b 	bl	8001d1c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001046:	2000      	movs	r0, #0
 8001048:	f000 f9de 	bl	8001408 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800104c:	2020      	movs	r0, #32
 800104e:	f7ff ff71 	bl	8000f34 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001052:	2000      	movs	r0, #0
 8001054:	f7ff ff6e 	bl	8000f34 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001058:	20b0      	movs	r0, #176	@ 0xb0
 800105a:	f7ff ff6b 	bl	8000f34 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
 800105e:	20c0      	movs	r0, #192	@ 0xc0
 8001060:	f7ff ff68 	bl	8000f34 <ssd1306_WriteCommand>
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001064:	2000      	movs	r0, #0
 8001066:	f7ff ff65 	bl	8000f34 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800106a:	2010      	movs	r0, #16
 800106c:	f7ff ff62 	bl	8000f34 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001070:	2040      	movs	r0, #64	@ 0x40
 8001072:	f7ff ff5f 	bl	8000f34 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001076:	20ff      	movs	r0, #255	@ 0xff
 8001078:	f000 f9ae 	bl	80013d8 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
 800107c:	20a0      	movs	r0, #160	@ 0xa0
 800107e:	f7ff ff59 	bl	8000f34 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001082:	20a6      	movs	r0, #166	@ 0xa6
 8001084:	f7ff ff56 	bl	8000f34 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001088:	20a8      	movs	r0, #168	@ 0xa8
 800108a:	f7ff ff53 	bl	8000f34 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800108e:	203f      	movs	r0, #63	@ 0x3f
 8001090:	f7ff ff50 	bl	8000f34 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001094:	20a4      	movs	r0, #164	@ 0xa4
 8001096:	f7ff ff4d 	bl	8000f34 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800109a:	20d3      	movs	r0, #211	@ 0xd3
 800109c:	f7ff ff4a 	bl	8000f34 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80010a0:	2000      	movs	r0, #0
 80010a2:	f7ff ff47 	bl	8000f34 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80010a6:	20d5      	movs	r0, #213	@ 0xd5
 80010a8:	f7ff ff44 	bl	8000f34 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80010ac:	20f0      	movs	r0, #240	@ 0xf0
 80010ae:	f7ff ff41 	bl	8000f34 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80010b2:	20d9      	movs	r0, #217	@ 0xd9
 80010b4:	f7ff ff3e 	bl	8000f34 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80010b8:	2022      	movs	r0, #34	@ 0x22
 80010ba:	f7ff ff3b 	bl	8000f34 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80010be:	20da      	movs	r0, #218	@ 0xda
 80010c0:	f7ff ff38 	bl	8000f34 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80010c4:	2012      	movs	r0, #18
 80010c6:	f7ff ff35 	bl	8000f34 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80010ca:	20db      	movs	r0, #219	@ 0xdb
 80010cc:	f7ff ff32 	bl	8000f34 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80010d0:	2020      	movs	r0, #32
 80010d2:	f7ff ff2f 	bl	8000f34 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80010d6:	208d      	movs	r0, #141	@ 0x8d
 80010d8:	f7ff ff2c 	bl	8000f34 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80010dc:	2014      	movs	r0, #20
 80010de:	f7ff ff29 	bl	8000f34 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80010e2:	2001      	movs	r0, #1
 80010e4:	f000 f990 	bl	8001408 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80010e8:	2000      	movs	r0, #0
 80010ea:	f000 f811 	bl	8001110 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80010ee:	f7ff ff73 	bl	8000fd8 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80010f2:	4b06      	ldr	r3, [pc, #24]	@ (800110c <ssd1306_Init+0xd4>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80010f8:	4b04      	ldr	r3, [pc, #16]	@ (800110c <ssd1306_Init+0xd4>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80010fe:	4b03      	ldr	r3, [pc, #12]	@ (800110c <ssd1306_Init+0xd4>)
 8001100:	2201      	movs	r2, #1
 8001102:	711a      	strb	r2, [r3, #4]
}
 8001104:	46c0      	nop			@ (mov r8, r8)
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	46c0      	nop			@ (mov r8, r8)
 800110c:	2000062c 	.word	0x2000062c

08001110 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	0002      	movs	r2, r0
 8001118:	1dfb      	adds	r3, r7, #7
 800111a:	701a      	strb	r2, [r3, #0]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800111c:	1dfb      	adds	r3, r7, #7
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d101      	bne.n	8001128 <ssd1306_Fill+0x18>
 8001124:	2300      	movs	r3, #0
 8001126:	e000      	b.n	800112a <ssd1306_Fill+0x1a>
 8001128:	23ff      	movs	r3, #255	@ 0xff
 800112a:	2280      	movs	r2, #128	@ 0x80
 800112c:	00d2      	lsls	r2, r2, #3
 800112e:	4804      	ldr	r0, [pc, #16]	@ (8001140 <ssd1306_Fill+0x30>)
 8001130:	0019      	movs	r1, r3
 8001132:	f006 fc97 	bl	8007a64 <memset>
}
 8001136:	46c0      	nop			@ (mov r8, r8)
 8001138:	46bd      	mov	sp, r7
 800113a:	b002      	add	sp, #8
 800113c:	bd80      	pop	{r7, pc}
 800113e:	46c0      	nop			@ (mov r8, r8)
 8001140:	2000022c 	.word	0x2000022c

08001144 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001144:	b590      	push	{r4, r7, lr}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	0004      	movs	r4, r0
 800114c:	0008      	movs	r0, r1
 800114e:	0011      	movs	r1, r2
 8001150:	1dfb      	adds	r3, r7, #7
 8001152:	1c22      	adds	r2, r4, #0
 8001154:	701a      	strb	r2, [r3, #0]
 8001156:	1dbb      	adds	r3, r7, #6
 8001158:	1c02      	adds	r2, r0, #0
 800115a:	701a      	strb	r2, [r3, #0]
 800115c:	1d7b      	adds	r3, r7, #5
 800115e:	1c0a      	adds	r2, r1, #0
 8001160:	701a      	strb	r2, [r3, #0]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001162:	1dfb      	adds	r3, r7, #7
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	b25b      	sxtb	r3, r3
 8001168:	2b00      	cmp	r3, #0
 800116a:	db47      	blt.n	80011fc <ssd1306_DrawPixel+0xb8>
 800116c:	1dbb      	adds	r3, r7, #6
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	2b3f      	cmp	r3, #63	@ 0x3f
 8001172:	d843      	bhi.n	80011fc <ssd1306_DrawPixel+0xb8>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001174:	1d7b      	adds	r3, r7, #5
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	2b01      	cmp	r3, #1
 800117a:	d11e      	bne.n	80011ba <ssd1306_DrawPixel+0x76>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800117c:	1dfb      	adds	r3, r7, #7
 800117e:	781a      	ldrb	r2, [r3, #0]
 8001180:	1dbb      	adds	r3, r7, #6
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	08db      	lsrs	r3, r3, #3
 8001186:	b2d8      	uxtb	r0, r3
 8001188:	0003      	movs	r3, r0
 800118a:	01db      	lsls	r3, r3, #7
 800118c:	18d3      	adds	r3, r2, r3
 800118e:	4a1d      	ldr	r2, [pc, #116]	@ (8001204 <ssd1306_DrawPixel+0xc0>)
 8001190:	5cd3      	ldrb	r3, [r2, r3]
 8001192:	b25a      	sxtb	r2, r3
 8001194:	1dbb      	adds	r3, r7, #6
 8001196:	781b      	ldrb	r3, [r3, #0]
 8001198:	2107      	movs	r1, #7
 800119a:	400b      	ands	r3, r1
 800119c:	2101      	movs	r1, #1
 800119e:	4099      	lsls	r1, r3
 80011a0:	000b      	movs	r3, r1
 80011a2:	b25b      	sxtb	r3, r3
 80011a4:	4313      	orrs	r3, r2
 80011a6:	b259      	sxtb	r1, r3
 80011a8:	1dfb      	adds	r3, r7, #7
 80011aa:	781a      	ldrb	r2, [r3, #0]
 80011ac:	0003      	movs	r3, r0
 80011ae:	01db      	lsls	r3, r3, #7
 80011b0:	18d3      	adds	r3, r2, r3
 80011b2:	b2c9      	uxtb	r1, r1
 80011b4:	4a13      	ldr	r2, [pc, #76]	@ (8001204 <ssd1306_DrawPixel+0xc0>)
 80011b6:	54d1      	strb	r1, [r2, r3]
 80011b8:	e021      	b.n	80011fe <ssd1306_DrawPixel+0xba>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80011ba:	1dfb      	adds	r3, r7, #7
 80011bc:	781a      	ldrb	r2, [r3, #0]
 80011be:	1dbb      	adds	r3, r7, #6
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	08db      	lsrs	r3, r3, #3
 80011c4:	b2d8      	uxtb	r0, r3
 80011c6:	0003      	movs	r3, r0
 80011c8:	01db      	lsls	r3, r3, #7
 80011ca:	18d3      	adds	r3, r2, r3
 80011cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001204 <ssd1306_DrawPixel+0xc0>)
 80011ce:	5cd3      	ldrb	r3, [r2, r3]
 80011d0:	b25b      	sxtb	r3, r3
 80011d2:	1dba      	adds	r2, r7, #6
 80011d4:	7812      	ldrb	r2, [r2, #0]
 80011d6:	2107      	movs	r1, #7
 80011d8:	400a      	ands	r2, r1
 80011da:	2101      	movs	r1, #1
 80011dc:	4091      	lsls	r1, r2
 80011de:	000a      	movs	r2, r1
 80011e0:	b252      	sxtb	r2, r2
 80011e2:	43d2      	mvns	r2, r2
 80011e4:	b252      	sxtb	r2, r2
 80011e6:	4013      	ands	r3, r2
 80011e8:	b259      	sxtb	r1, r3
 80011ea:	1dfb      	adds	r3, r7, #7
 80011ec:	781a      	ldrb	r2, [r3, #0]
 80011ee:	0003      	movs	r3, r0
 80011f0:	01db      	lsls	r3, r3, #7
 80011f2:	18d3      	adds	r3, r2, r3
 80011f4:	b2c9      	uxtb	r1, r1
 80011f6:	4a03      	ldr	r2, [pc, #12]	@ (8001204 <ssd1306_DrawPixel+0xc0>)
 80011f8:	54d1      	strb	r1, [r2, r3]
 80011fa:	e000      	b.n	80011fe <ssd1306_DrawPixel+0xba>
        return;
 80011fc:	46c0      	nop			@ (mov r8, r8)
    }
}
 80011fe:	46bd      	mov	sp, r7
 8001200:	b003      	add	sp, #12
 8001202:	bd90      	pop	{r4, r7, pc}
 8001204:	2000022c 	.word	0x2000022c

08001208 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001208:	b590      	push	{r4, r7, lr}
 800120a:	b089      	sub	sp, #36	@ 0x24
 800120c:	af00      	add	r7, sp, #0
 800120e:	0004      	movs	r4, r0
 8001210:	0038      	movs	r0, r7
 8001212:	6001      	str	r1, [r0, #0]
 8001214:	6042      	str	r2, [r0, #4]
 8001216:	6083      	str	r3, [r0, #8]
 8001218:	210f      	movs	r1, #15
 800121a:	187b      	adds	r3, r7, r1
 800121c:	1c22      	adds	r2, r4, #0
 800121e:	701a      	strb	r2, [r3, #0]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001220:	000a      	movs	r2, r1
 8001222:	18bb      	adds	r3, r7, r2
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	2b1f      	cmp	r3, #31
 8001228:	d903      	bls.n	8001232 <ssd1306_WriteChar+0x2a>
 800122a:	18bb      	adds	r3, r7, r2
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	2b7e      	cmp	r3, #126	@ 0x7e
 8001230:	d901      	bls.n	8001236 <ssd1306_WriteChar+0x2e>
        return 0;
 8001232:	2300      	movs	r3, #0
 8001234:	e084      	b.n	8001340 <ssd1306_WriteChar+0x138>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001236:	4b44      	ldr	r3, [pc, #272]	@ (8001348 <ssd1306_WriteChar+0x140>)
 8001238:	881b      	ldrh	r3, [r3, #0]
 800123a:	001a      	movs	r2, r3
 800123c:	003b      	movs	r3, r7
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	18d3      	adds	r3, r2, r3
 8001242:	2b80      	cmp	r3, #128	@ 0x80
 8001244:	dc07      	bgt.n	8001256 <ssd1306_WriteChar+0x4e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001246:	4b40      	ldr	r3, [pc, #256]	@ (8001348 <ssd1306_WriteChar+0x140>)
 8001248:	885b      	ldrh	r3, [r3, #2]
 800124a:	001a      	movs	r2, r3
 800124c:	003b      	movs	r3, r7
 800124e:	785b      	ldrb	r3, [r3, #1]
 8001250:	18d3      	adds	r3, r2, r3
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001252:	2b40      	cmp	r3, #64	@ 0x40
 8001254:	dd01      	ble.n	800125a <ssd1306_WriteChar+0x52>
    {
        // Not enough space on current line
        return 0;
 8001256:	2300      	movs	r3, #0
 8001258:	e072      	b.n	8001340 <ssd1306_WriteChar+0x138>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 800125a:	2300      	movs	r3, #0
 800125c:	61fb      	str	r3, [r7, #28]
 800125e:	e051      	b.n	8001304 <ssd1306_WriteChar+0xfc>
        b = Font.data[(ch - 32) * Font.height + i];
 8001260:	003b      	movs	r3, r7
 8001262:	685a      	ldr	r2, [r3, #4]
 8001264:	230f      	movs	r3, #15
 8001266:	18fb      	adds	r3, r7, r3
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	3b20      	subs	r3, #32
 800126c:	0039      	movs	r1, r7
 800126e:	7849      	ldrb	r1, [r1, #1]
 8001270:	434b      	muls	r3, r1
 8001272:	0019      	movs	r1, r3
 8001274:	69fb      	ldr	r3, [r7, #28]
 8001276:	18cb      	adds	r3, r1, r3
 8001278:	005b      	lsls	r3, r3, #1
 800127a:	18d3      	adds	r3, r2, r3
 800127c:	881b      	ldrh	r3, [r3, #0]
 800127e:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 8001280:	2300      	movs	r3, #0
 8001282:	61bb      	str	r3, [r7, #24]
 8001284:	e035      	b.n	80012f2 <ssd1306_WriteChar+0xea>
            if((b << j) & 0x8000)  {
 8001286:	697a      	ldr	r2, [r7, #20]
 8001288:	69bb      	ldr	r3, [r7, #24]
 800128a:	409a      	lsls	r2, r3
 800128c:	2380      	movs	r3, #128	@ 0x80
 800128e:	021b      	lsls	r3, r3, #8
 8001290:	4013      	ands	r3, r2
 8001292:	d014      	beq.n	80012be <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001294:	4b2c      	ldr	r3, [pc, #176]	@ (8001348 <ssd1306_WriteChar+0x140>)
 8001296:	881b      	ldrh	r3, [r3, #0]
 8001298:	b2da      	uxtb	r2, r3
 800129a:	69bb      	ldr	r3, [r7, #24]
 800129c:	b2db      	uxtb	r3, r3
 800129e:	18d3      	adds	r3, r2, r3
 80012a0:	b2d8      	uxtb	r0, r3
 80012a2:	4b29      	ldr	r3, [pc, #164]	@ (8001348 <ssd1306_WriteChar+0x140>)
 80012a4:	885b      	ldrh	r3, [r3, #2]
 80012a6:	b2da      	uxtb	r2, r3
 80012a8:	69fb      	ldr	r3, [r7, #28]
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	18d3      	adds	r3, r2, r3
 80012ae:	b2d9      	uxtb	r1, r3
 80012b0:	2330      	movs	r3, #48	@ 0x30
 80012b2:	18fb      	adds	r3, r7, r3
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	001a      	movs	r2, r3
 80012b8:	f7ff ff44 	bl	8001144 <ssd1306_DrawPixel>
 80012bc:	e016      	b.n	80012ec <ssd1306_WriteChar+0xe4>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80012be:	4b22      	ldr	r3, [pc, #136]	@ (8001348 <ssd1306_WriteChar+0x140>)
 80012c0:	881b      	ldrh	r3, [r3, #0]
 80012c2:	b2da      	uxtb	r2, r3
 80012c4:	69bb      	ldr	r3, [r7, #24]
 80012c6:	b2db      	uxtb	r3, r3
 80012c8:	18d3      	adds	r3, r2, r3
 80012ca:	b2d8      	uxtb	r0, r3
 80012cc:	4b1e      	ldr	r3, [pc, #120]	@ (8001348 <ssd1306_WriteChar+0x140>)
 80012ce:	885b      	ldrh	r3, [r3, #2]
 80012d0:	b2da      	uxtb	r2, r3
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	18d3      	adds	r3, r2, r3
 80012d8:	b2d9      	uxtb	r1, r3
 80012da:	2330      	movs	r3, #48	@ 0x30
 80012dc:	18fb      	adds	r3, r7, r3
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	425a      	negs	r2, r3
 80012e2:	4153      	adcs	r3, r2
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	001a      	movs	r2, r3
 80012e8:	f7ff ff2c 	bl	8001144 <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 80012ec:	69bb      	ldr	r3, [r7, #24]
 80012ee:	3301      	adds	r3, #1
 80012f0:	61bb      	str	r3, [r7, #24]
 80012f2:	003b      	movs	r3, r7
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	001a      	movs	r2, r3
 80012f8:	69bb      	ldr	r3, [r7, #24]
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d3c3      	bcc.n	8001286 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 80012fe:	69fb      	ldr	r3, [r7, #28]
 8001300:	3301      	adds	r3, #1
 8001302:	61fb      	str	r3, [r7, #28]
 8001304:	003b      	movs	r3, r7
 8001306:	785b      	ldrb	r3, [r3, #1]
 8001308:	001a      	movs	r2, r3
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	4293      	cmp	r3, r2
 800130e:	d3a7      	bcc.n	8001260 <ssd1306_WriteChar+0x58>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8001310:	4b0d      	ldr	r3, [pc, #52]	@ (8001348 <ssd1306_WriteChar+0x140>)
 8001312:	881a      	ldrh	r2, [r3, #0]
 8001314:	003b      	movs	r3, r7
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d008      	beq.n	800132e <ssd1306_WriteChar+0x126>
 800131c:	003b      	movs	r3, r7
 800131e:	6899      	ldr	r1, [r3, #8]
 8001320:	230f      	movs	r3, #15
 8001322:	18fb      	adds	r3, r7, r3
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	3b20      	subs	r3, #32
 8001328:	18cb      	adds	r3, r1, r3
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	e001      	b.n	8001332 <ssd1306_WriteChar+0x12a>
 800132e:	003b      	movs	r3, r7
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	189b      	adds	r3, r3, r2
 8001334:	b29a      	uxth	r2, r3
 8001336:	4b04      	ldr	r3, [pc, #16]	@ (8001348 <ssd1306_WriteChar+0x140>)
 8001338:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 800133a:	230f      	movs	r3, #15
 800133c:	18fb      	adds	r3, r7, r3
 800133e:	781b      	ldrb	r3, [r3, #0]
}
 8001340:	0018      	movs	r0, r3
 8001342:	46bd      	mov	sp, r7
 8001344:	b009      	add	sp, #36	@ 0x24
 8001346:	bd90      	pop	{r4, r7, pc}
 8001348:	2000062c 	.word	0x2000062c

0800134c <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 800134c:	b580      	push	{r7, lr}
 800134e:	b086      	sub	sp, #24
 8001350:	af02      	add	r7, sp, #8
 8001352:	60f8      	str	r0, [r7, #12]
 8001354:	0038      	movs	r0, r7
 8001356:	6001      	str	r1, [r0, #0]
 8001358:	6042      	str	r2, [r0, #4]
 800135a:	6083      	str	r3, [r0, #8]
    while (*str) {
 800135c:	e017      	b.n	800138e <ssd1306_WriteString+0x42>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	7818      	ldrb	r0, [r3, #0]
 8001362:	003b      	movs	r3, r7
 8001364:	2218      	movs	r2, #24
 8001366:	18ba      	adds	r2, r7, r2
 8001368:	7812      	ldrb	r2, [r2, #0]
 800136a:	9200      	str	r2, [sp, #0]
 800136c:	6819      	ldr	r1, [r3, #0]
 800136e:	685a      	ldr	r2, [r3, #4]
 8001370:	689b      	ldr	r3, [r3, #8]
 8001372:	f7ff ff49 	bl	8001208 <ssd1306_WriteChar>
 8001376:	0003      	movs	r3, r0
 8001378:	001a      	movs	r2, r3
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	429a      	cmp	r2, r3
 8001380:	d002      	beq.n	8001388 <ssd1306_WriteString+0x3c>
            // Char could not be written
            return *str;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	e008      	b.n	800139a <ssd1306_WriteString+0x4e>
        }
        str++;
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	3301      	adds	r3, #1
 800138c:	60fb      	str	r3, [r7, #12]
    while (*str) {
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d1e3      	bne.n	800135e <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	781b      	ldrb	r3, [r3, #0]
}
 800139a:	0018      	movs	r0, r3
 800139c:	46bd      	mov	sp, r7
 800139e:	b004      	add	sp, #16
 80013a0:	bd80      	pop	{r7, pc}
	...

080013a4 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	0002      	movs	r2, r0
 80013ac:	1dfb      	adds	r3, r7, #7
 80013ae:	701a      	strb	r2, [r3, #0]
 80013b0:	1dbb      	adds	r3, r7, #6
 80013b2:	1c0a      	adds	r2, r1, #0
 80013b4:	701a      	strb	r2, [r3, #0]
    SSD1306.CurrentX = x;
 80013b6:	1dfb      	adds	r3, r7, #7
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	b29a      	uxth	r2, r3
 80013bc:	4b05      	ldr	r3, [pc, #20]	@ (80013d4 <ssd1306_SetCursor+0x30>)
 80013be:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80013c0:	1dbb      	adds	r3, r7, #6
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	b29a      	uxth	r2, r3
 80013c6:	4b03      	ldr	r3, [pc, #12]	@ (80013d4 <ssd1306_SetCursor+0x30>)
 80013c8:	805a      	strh	r2, [r3, #2]
}
 80013ca:	46c0      	nop			@ (mov r8, r8)
 80013cc:	46bd      	mov	sp, r7
 80013ce:	b002      	add	sp, #8
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	46c0      	nop			@ (mov r8, r8)
 80013d4:	2000062c 	.word	0x2000062c

080013d8 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	0002      	movs	r2, r0
 80013e0:	1dfb      	adds	r3, r7, #7
 80013e2:	701a      	strb	r2, [r3, #0]
    const uint8_t kSetContrastControlRegister = 0x81;
 80013e4:	210f      	movs	r1, #15
 80013e6:	187b      	adds	r3, r7, r1
 80013e8:	2281      	movs	r2, #129	@ 0x81
 80013ea:	701a      	strb	r2, [r3, #0]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80013ec:	187b      	adds	r3, r7, r1
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	0018      	movs	r0, r3
 80013f2:	f7ff fd9f 	bl	8000f34 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80013f6:	1dfb      	adds	r3, r7, #7
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	0018      	movs	r0, r3
 80013fc:	f7ff fd9a 	bl	8000f34 <ssd1306_WriteCommand>
}
 8001400:	46c0      	nop			@ (mov r8, r8)
 8001402:	46bd      	mov	sp, r7
 8001404:	b004      	add	sp, #16
 8001406:	bd80      	pop	{r7, pc}

08001408 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001408:	b580      	push	{r7, lr}
 800140a:	b084      	sub	sp, #16
 800140c:	af00      	add	r7, sp, #0
 800140e:	0002      	movs	r2, r0
 8001410:	1dfb      	adds	r3, r7, #7
 8001412:	701a      	strb	r2, [r3, #0]
    uint8_t value;
    if (on) {
 8001414:	1dfb      	adds	r3, r7, #7
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d007      	beq.n	800142c <ssd1306_SetDisplayOn+0x24>
        value = 0xAF;   // Display on
 800141c:	230f      	movs	r3, #15
 800141e:	18fb      	adds	r3, r7, r3
 8001420:	22af      	movs	r2, #175	@ 0xaf
 8001422:	701a      	strb	r2, [r3, #0]
        SSD1306.DisplayOn = 1;
 8001424:	4b0a      	ldr	r3, [pc, #40]	@ (8001450 <ssd1306_SetDisplayOn+0x48>)
 8001426:	2201      	movs	r2, #1
 8001428:	715a      	strb	r2, [r3, #5]
 800142a:	e006      	b.n	800143a <ssd1306_SetDisplayOn+0x32>
    } else {
        value = 0xAE;   // Display off
 800142c:	230f      	movs	r3, #15
 800142e:	18fb      	adds	r3, r7, r3
 8001430:	22ae      	movs	r2, #174	@ 0xae
 8001432:	701a      	strb	r2, [r3, #0]
        SSD1306.DisplayOn = 0;
 8001434:	4b06      	ldr	r3, [pc, #24]	@ (8001450 <ssd1306_SetDisplayOn+0x48>)
 8001436:	2200      	movs	r2, #0
 8001438:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800143a:	230f      	movs	r3, #15
 800143c:	18fb      	adds	r3, r7, r3
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	0018      	movs	r0, r3
 8001442:	f7ff fd77 	bl	8000f34 <ssd1306_WriteCommand>
}
 8001446:	46c0      	nop			@ (mov r8, r8)
 8001448:	46bd      	mov	sp, r7
 800144a:	b004      	add	sp, #16
 800144c:	bd80      	pop	{r7, pc}
 800144e:	46c0      	nop			@ (mov r8, r8)
 8001450:	2000062c 	.word	0x2000062c

08001454 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800145a:	4b0f      	ldr	r3, [pc, #60]	@ (8001498 <HAL_MspInit+0x44>)
 800145c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800145e:	4b0e      	ldr	r3, [pc, #56]	@ (8001498 <HAL_MspInit+0x44>)
 8001460:	2101      	movs	r1, #1
 8001462:	430a      	orrs	r2, r1
 8001464:	641a      	str	r2, [r3, #64]	@ 0x40
 8001466:	4b0c      	ldr	r3, [pc, #48]	@ (8001498 <HAL_MspInit+0x44>)
 8001468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800146a:	2201      	movs	r2, #1
 800146c:	4013      	ands	r3, r2
 800146e:	607b      	str	r3, [r7, #4]
 8001470:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001472:	4b09      	ldr	r3, [pc, #36]	@ (8001498 <HAL_MspInit+0x44>)
 8001474:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001476:	4b08      	ldr	r3, [pc, #32]	@ (8001498 <HAL_MspInit+0x44>)
 8001478:	2180      	movs	r1, #128	@ 0x80
 800147a:	0549      	lsls	r1, r1, #21
 800147c:	430a      	orrs	r2, r1
 800147e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001480:	4b05      	ldr	r3, [pc, #20]	@ (8001498 <HAL_MspInit+0x44>)
 8001482:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001484:	2380      	movs	r3, #128	@ 0x80
 8001486:	055b      	lsls	r3, r3, #21
 8001488:	4013      	ands	r3, r2
 800148a:	603b      	str	r3, [r7, #0]
 800148c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800148e:	46c0      	nop			@ (mov r8, r8)
 8001490:	46bd      	mov	sp, r7
 8001492:	b002      	add	sp, #8
 8001494:	bd80      	pop	{r7, pc}
 8001496:	46c0      	nop			@ (mov r8, r8)
 8001498:	40021000 	.word	0x40021000

0800149c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014a0:	46c0      	nop			@ (mov r8, r8)
 80014a2:	e7fd      	b.n	80014a0 <NMI_Handler+0x4>

080014a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014a8:	46c0      	nop			@ (mov r8, r8)
 80014aa:	e7fd      	b.n	80014a8 <HardFault_Handler+0x4>

080014ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014b0:	46c0      	nop			@ (mov r8, r8)
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}

080014b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014b6:	b580      	push	{r7, lr}
 80014b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014ba:	46c0      	nop			@ (mov r8, r8)
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014c4:	f000 fc0e 	bl	8001ce4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014c8:	46c0      	nop			@ (mov r8, r8)
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}

080014ce <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80014ce:	b580      	push	{r7, lr}
 80014d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW3_Pin);
 80014d2:	2380      	movs	r3, #128	@ 0x80
 80014d4:	00db      	lsls	r3, r3, #3
 80014d6:	0018      	movs	r0, r3
 80014d8:	f002 f832 	bl	8003540 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80014dc:	46c0      	nop			@ (mov r8, r8)
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
	...

080014e4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80014e8:	4b03      	ldr	r3, [pc, #12]	@ (80014f8 <DMA1_Channel1_IRQHandler+0x14>)
 80014ea:	0018      	movs	r0, r3
 80014ec:	f001 fd12 	bl	8002f14 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80014f0:	46c0      	nop			@ (mov r8, r8)
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	46c0      	nop			@ (mov r8, r8)
 80014f8:	2000010c 	.word	0x2000010c

080014fc <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001500:	4b03      	ldr	r3, [pc, #12]	@ (8001510 <DMA1_Channel2_3_IRQHandler+0x14>)
 8001502:	0018      	movs	r0, r3
 8001504:	f001 fd06 	bl	8002f14 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8001508:	46c0      	nop			@ (mov r8, r8)
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	46c0      	nop			@ (mov r8, r8)
 8001510:	200001cc 	.word	0x200001cc

08001514 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 interrupt (combined with EXTI 23).
  */
void I2C1_IRQHandler(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8001518:	4b09      	ldr	r3, [pc, #36]	@ (8001540 <I2C1_IRQHandler+0x2c>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	699a      	ldr	r2, [r3, #24]
 800151e:	23e0      	movs	r3, #224	@ 0xe0
 8001520:	00db      	lsls	r3, r3, #3
 8001522:	4013      	ands	r3, r2
 8001524:	d004      	beq.n	8001530 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8001526:	4b06      	ldr	r3, [pc, #24]	@ (8001540 <I2C1_IRQHandler+0x2c>)
 8001528:	0018      	movs	r0, r3
 800152a:	f002 fb37 	bl	8003b9c <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 800152e:	e003      	b.n	8001538 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8001530:	4b03      	ldr	r3, [pc, #12]	@ (8001540 <I2C1_IRQHandler+0x2c>)
 8001532:	0018      	movs	r0, r3
 8001534:	f002 fb18 	bl	8003b68 <HAL_I2C_EV_IRQHandler>
}
 8001538:	46c0      	nop			@ (mov r8, r8)
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	46c0      	nop			@ (mov r8, r8)
 8001540:	20000178 	.word	0x20000178

08001544 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b086      	sub	sp, #24
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800154c:	4a14      	ldr	r2, [pc, #80]	@ (80015a0 <_sbrk+0x5c>)
 800154e:	4b15      	ldr	r3, [pc, #84]	@ (80015a4 <_sbrk+0x60>)
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001558:	4b13      	ldr	r3, [pc, #76]	@ (80015a8 <_sbrk+0x64>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d102      	bne.n	8001566 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001560:	4b11      	ldr	r3, [pc, #68]	@ (80015a8 <_sbrk+0x64>)
 8001562:	4a12      	ldr	r2, [pc, #72]	@ (80015ac <_sbrk+0x68>)
 8001564:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001566:	4b10      	ldr	r3, [pc, #64]	@ (80015a8 <_sbrk+0x64>)
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	18d3      	adds	r3, r2, r3
 800156e:	693a      	ldr	r2, [r7, #16]
 8001570:	429a      	cmp	r2, r3
 8001572:	d207      	bcs.n	8001584 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001574:	f006 fa7e 	bl	8007a74 <__errno>
 8001578:	0003      	movs	r3, r0
 800157a:	220c      	movs	r2, #12
 800157c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800157e:	2301      	movs	r3, #1
 8001580:	425b      	negs	r3, r3
 8001582:	e009      	b.n	8001598 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001584:	4b08      	ldr	r3, [pc, #32]	@ (80015a8 <_sbrk+0x64>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800158a:	4b07      	ldr	r3, [pc, #28]	@ (80015a8 <_sbrk+0x64>)
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	18d2      	adds	r2, r2, r3
 8001592:	4b05      	ldr	r3, [pc, #20]	@ (80015a8 <_sbrk+0x64>)
 8001594:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001596:	68fb      	ldr	r3, [r7, #12]
}
 8001598:	0018      	movs	r0, r3
 800159a:	46bd      	mov	sp, r7
 800159c:	b006      	add	sp, #24
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	20006000 	.word	0x20006000
 80015a4:	00000400 	.word	0x00000400
 80015a8:	20000634 	.word	0x20000634
 80015ac:	20000868 	.word	0x20000868

080015b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80015b4:	4b03      	ldr	r3, [pc, #12]	@ (80015c4 <SystemInit+0x14>)
 80015b6:	2280      	movs	r2, #128	@ 0x80
 80015b8:	0512      	lsls	r2, r2, #20
 80015ba:	609a      	str	r2, [r3, #8]
#endif
}
 80015bc:	46c0      	nop			@ (mov r8, r8)
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	46c0      	nop			@ (mov r8, r8)
 80015c4:	e000ed00 	.word	0xe000ed00

080015c8 <blinky_task_execute>:
#include "task_blinky.h"
#include "gpio.h"

void blinky_task_execute(void) {
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
	// Toggle LD1
	HAL_GPIO_TogglePin(NUCLEO_LD1_GPIO_Port, NUCLEO_LD1_Pin);
 80015cc:	23a0      	movs	r3, #160	@ 0xa0
 80015ce:	05db      	lsls	r3, r3, #23
 80015d0:	2120      	movs	r1, #32
 80015d2:	0018      	movs	r0, r3
 80015d4:	f001 ff98 	bl	8003508 <HAL_GPIO_TogglePin>
}
 80015d8:	46c0      	nop			@ (mov r8, r8)
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
	...

080015e0 <buttons_task_init>:
#include "buttons.h"
#include "rgb.h"
#include "tim.h"
#include "pwm.h"

void buttons_task_init(void) {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
	// Initialise the upstream button driver, enable all RGB LED colour channels.
	buttons_init();
 80015e4:	f7ff f882 	bl	80006ec <buttons_init>
	rgb_colour_on(RGB_RED);
 80015e8:	2000      	movs	r0, #0
 80015ea:	f7ff fc59 	bl	8000ea0 <rgb_colour_on>
	rgb_colour_on(RGB_GREEN);
 80015ee:	2001      	movs	r0, #1
 80015f0:	f7ff fc56 	bl	8000ea0 <rgb_colour_on>
	rgb_colour_on(RGB_BLUE);
 80015f4:	2002      	movs	r0, #2
 80015f6:	f7ff fc53 	bl	8000ea0 <rgb_colour_on>

	// Start the PWM timer associated with RGB_UP (DS3)
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80015fa:	4b04      	ldr	r3, [pc, #16]	@ (800160c <buttons_task_init+0x2c>)
 80015fc:	2108      	movs	r1, #8
 80015fe:	0018      	movs	r0, r3
 8001600:	f004 fe72 	bl	80062e8 <HAL_TIM_PWM_Start>
}
 8001604:	46c0      	nop			@ (mov r8, r8)
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	46c0      	nop			@ (mov r8, r8)
 800160c:	2000063c 	.word	0x2000063c

08001610 <buttons_task_execute>:

void buttons_task_execute(void) {
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
	static uint8_t dutyCycle = 0;

	// Update the RGB LEDs depending on which button is pressed.
	buttons_update();
 8001614:	f7ff f8a4 	bl	8000760 <buttons_update>

	// This is disabled to allow PWM control of RGB_UP (DS3)
	if (buttons_checkButton(UP) == PUSHED) {
 8001618:	2000      	movs	r0, #0
 800161a:	f7ff f921 	bl	8000860 <buttons_checkButton>
 800161e:	0003      	movs	r3, r0
 8001620:	2b01      	cmp	r3, #1
 8001622:	d118      	bne.n	8001656 <buttons_task_execute+0x46>
		dutyCycle = (dutyCycle + 25) % 125;
 8001624:	4b1b      	ldr	r3, [pc, #108]	@ (8001694 <buttons_task_execute+0x84>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	3319      	adds	r3, #25
 800162a:	217d      	movs	r1, #125	@ 0x7d
 800162c:	0018      	movs	r0, r3
 800162e:	f7fe feef 	bl	8000410 <__aeabi_idivmod>
 8001632:	000b      	movs	r3, r1
 8001634:	b2da      	uxtb	r2, r3
 8001636:	4b17      	ldr	r3, [pc, #92]	@ (8001694 <buttons_task_execute+0x84>)
 8001638:	701a      	strb	r2, [r3, #0]
		if (dutyCycle > 100) dutyCycle = 0;
 800163a:	4b16      	ldr	r3, [pc, #88]	@ (8001694 <buttons_task_execute+0x84>)
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	2b64      	cmp	r3, #100	@ 0x64
 8001640:	d902      	bls.n	8001648 <buttons_task_execute+0x38>
 8001642:	4b14      	ldr	r3, [pc, #80]	@ (8001694 <buttons_task_execute+0x84>)
 8001644:	2200      	movs	r2, #0
 8001646:	701a      	strb	r2, [r3, #0]
		pwm_setDutyCycle(&htim2, TIM_CHANNEL_3, dutyCycle);
 8001648:	4b12      	ldr	r3, [pc, #72]	@ (8001694 <buttons_task_execute+0x84>)
 800164a:	781a      	ldrb	r2, [r3, #0]
 800164c:	4b12      	ldr	r3, [pc, #72]	@ (8001698 <buttons_task_execute+0x88>)
 800164e:	2108      	movs	r1, #8
 8001650:	0018      	movs	r0, r3
 8001652:	f7ff fbd0 	bl	8000df6 <pwm_setDutyCycle>
	}

	if (buttons_checkButton(DOWN) == PUSHED) {
 8001656:	2001      	movs	r0, #1
 8001658:	f7ff f902 	bl	8000860 <buttons_checkButton>
 800165c:	0003      	movs	r3, r0
 800165e:	2b01      	cmp	r3, #1
 8001660:	d102      	bne.n	8001668 <buttons_task_execute+0x58>
		rgb_led_toggle(RGB_DOWN);
 8001662:	2003      	movs	r0, #3
 8001664:	f7ff fc44 	bl	8000ef0 <rgb_led_toggle>
	}

	if (buttons_checkButton(LEFT) == PUSHED) {
 8001668:	2002      	movs	r0, #2
 800166a:	f7ff f8f9 	bl	8000860 <buttons_checkButton>
 800166e:	0003      	movs	r3, r0
 8001670:	2b01      	cmp	r3, #1
 8001672:	d102      	bne.n	800167a <buttons_task_execute+0x6a>
		rgb_led_toggle(RGB_LEFT);
 8001674:	2000      	movs	r0, #0
 8001676:	f7ff fc3b 	bl	8000ef0 <rgb_led_toggle>
	}

	if (buttons_checkButton(RIGHT) == PUSHED) {
 800167a:	2003      	movs	r0, #3
 800167c:	f7ff f8f0 	bl	8000860 <buttons_checkButton>
 8001680:	0003      	movs	r3, r0
 8001682:	2b01      	cmp	r3, #1
 8001684:	d102      	bne.n	800168c <buttons_task_execute+0x7c>
		rgb_led_toggle(RGB_RIGHT);
 8001686:	2001      	movs	r0, #1
 8001688:	f7ff fc32 	bl	8000ef0 <rgb_led_toggle>
	}
}
 800168c:	46c0      	nop			@ (mov r8, r8)
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	46c0      	nop			@ (mov r8, r8)
 8001694:	20000638 	.word	0x20000638
 8001698:	2000063c 	.word	0x2000063c

0800169c <display_task_init>:

#include <stdio.h>
#include <stdlib.h>
#include <stdint.h>

void display_task_init(void) {
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
	ssd1306_Init();
 80016a0:	f7ff fcca 	bl	8001038 <ssd1306_Init>
	ssd1306_SetCursor(0, 0);
 80016a4:	2100      	movs	r1, #0
 80016a6:	2000      	movs	r0, #0
 80016a8:	f7ff fe7c 	bl	80013a4 <ssd1306_SetCursor>
}
 80016ac:	46c0      	nop			@ (mov r8, r8)
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
	...

080016b4 <display_task_execute>:

void display_task_execute(void) {
 80016b4:	b590      	push	{r4, r7, lr}
 80016b6:	b093      	sub	sp, #76	@ 0x4c
 80016b8:	af02      	add	r7, sp, #8
	uint16_t *raw_adc = get_raw_values();
 80016ba:	f7ff fb35 	bl	8000d28 <get_raw_values>
 80016be:	0003      	movs	r3, r0
 80016c0:	637b      	str	r3, [r7, #52]	@ 0x34

	// Convert raw values to percentage
	int8_t x_percentage = (((int16_t)raw_adc[1] - 2047) *100) / 2047;
 80016c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016c4:	3302      	adds	r3, #2
 80016c6:	881b      	ldrh	r3, [r3, #0]
 80016c8:	b21b      	sxth	r3, r3
 80016ca:	4a86      	ldr	r2, [pc, #536]	@ (80018e4 <display_task_execute+0x230>)
 80016cc:	4694      	mov	ip, r2
 80016ce:	4463      	add	r3, ip
 80016d0:	2264      	movs	r2, #100	@ 0x64
 80016d2:	4353      	muls	r3, r2
 80016d4:	4984      	ldr	r1, [pc, #528]	@ (80018e8 <display_task_execute+0x234>)
 80016d6:	0018      	movs	r0, r3
 80016d8:	f7fe fdb4 	bl	8000244 <__divsi3>
 80016dc:	0003      	movs	r3, r0
 80016de:	001a      	movs	r2, r3
 80016e0:	2433      	movs	r4, #51	@ 0x33
 80016e2:	193b      	adds	r3, r7, r4
 80016e4:	701a      	strb	r2, [r3, #0]
	int8_t y_percentage = (((int16_t)raw_adc[0] - 2047) *100) / 2047;
 80016e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016e8:	881b      	ldrh	r3, [r3, #0]
 80016ea:	b21b      	sxth	r3, r3
 80016ec:	4a7d      	ldr	r2, [pc, #500]	@ (80018e4 <display_task_execute+0x230>)
 80016ee:	4694      	mov	ip, r2
 80016f0:	4463      	add	r3, ip
 80016f2:	2264      	movs	r2, #100	@ 0x64
 80016f4:	4353      	muls	r3, r2
 80016f6:	497c      	ldr	r1, [pc, #496]	@ (80018e8 <display_task_execute+0x234>)
 80016f8:	0018      	movs	r0, r3
 80016fa:	f7fe fda3 	bl	8000244 <__divsi3>
 80016fe:	0003      	movs	r3, r0
 8001700:	001a      	movs	r2, r3
 8001702:	2332      	movs	r3, #50	@ 0x32
 8001704:	18fb      	adds	r3, r7, r3
 8001706:	701a      	strb	r2, [r3, #0]

	const char *x_direction;
	const char *y_direction;

	if (x_percentage > 10) {
 8001708:	193b      	adds	r3, r7, r4
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	b25b      	sxtb	r3, r3
 800170e:	2b0a      	cmp	r3, #10
 8001710:	dd02      	ble.n	8001718 <display_task_execute+0x64>
	    x_direction = "Left";
 8001712:	4b76      	ldr	r3, [pc, #472]	@ (80018ec <display_task_execute+0x238>)
 8001714:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001716:	e00a      	b.n	800172e <display_task_execute+0x7a>
	} else if (x_percentage < -10) {
 8001718:	2333      	movs	r3, #51	@ 0x33
 800171a:	18fb      	adds	r3, r7, r3
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	b25b      	sxtb	r3, r3
 8001720:	330a      	adds	r3, #10
 8001722:	da02      	bge.n	800172a <display_task_execute+0x76>
	    x_direction = "Right";
 8001724:	4b72      	ldr	r3, [pc, #456]	@ (80018f0 <display_task_execute+0x23c>)
 8001726:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001728:	e001      	b.n	800172e <display_task_execute+0x7a>
	} else {
	    x_direction = "Rest";
 800172a:	4b72      	ldr	r3, [pc, #456]	@ (80018f4 <display_task_execute+0x240>)
 800172c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	}

	if (y_percentage > 10) {
 800172e:	2332      	movs	r3, #50	@ 0x32
 8001730:	18fb      	adds	r3, r7, r3
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	b25b      	sxtb	r3, r3
 8001736:	2b0a      	cmp	r3, #10
 8001738:	dd02      	ble.n	8001740 <display_task_execute+0x8c>
	    y_direction = "Down";
 800173a:	4b6f      	ldr	r3, [pc, #444]	@ (80018f8 <display_task_execute+0x244>)
 800173c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800173e:	e00a      	b.n	8001756 <display_task_execute+0xa2>
	} else if (y_percentage < -10) {
 8001740:	2332      	movs	r3, #50	@ 0x32
 8001742:	18fb      	adds	r3, r7, r3
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	b25b      	sxtb	r3, r3
 8001748:	330a      	adds	r3, #10
 800174a:	da02      	bge.n	8001752 <display_task_execute+0x9e>
	    y_direction = "Up";
 800174c:	4b6b      	ldr	r3, [pc, #428]	@ (80018fc <display_task_execute+0x248>)
 800174e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001750:	e001      	b.n	8001756 <display_task_execute+0xa2>
	} else {
	    y_direction = "Rest";
 8001752:	4b68      	ldr	r3, [pc, #416]	@ (80018f4 <display_task_execute+0x240>)
 8001754:	63bb      	str	r3, [r7, #56]	@ 0x38
	}

	// Create formatted strings
	char result[14] = "";
 8001756:	2424      	movs	r4, #36	@ 0x24
 8001758:	193b      	adds	r3, r7, r4
 800175a:	2200      	movs	r2, #0
 800175c:	601a      	str	r2, [r3, #0]
 800175e:	3304      	adds	r3, #4
 8001760:	220a      	movs	r2, #10
 8001762:	2100      	movs	r1, #0
 8001764:	0018      	movs	r0, r3
 8001766:	f006 f97d 	bl	8007a64 <memset>
	snprintf(result, sizeof(result), "%u,%u\r\n", raw_adc[0], raw_adc[1]);
 800176a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800176c:	881b      	ldrh	r3, [r3, #0]
 800176e:	0019      	movs	r1, r3
 8001770:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001772:	3302      	adds	r3, #2
 8001774:	881b      	ldrh	r3, [r3, #0]
 8001776:	4a62      	ldr	r2, [pc, #392]	@ (8001900 <display_task_execute+0x24c>)
 8001778:	1938      	adds	r0, r7, r4
 800177a:	9300      	str	r3, [sp, #0]
 800177c:	000b      	movs	r3, r1
 800177e:	210e      	movs	r1, #14
 8001780:	f006 f93c 	bl	80079fc <sniprintf>

	char x_string[14] = "";
 8001784:	2314      	movs	r3, #20
 8001786:	18fb      	adds	r3, r7, r3
 8001788:	2200      	movs	r2, #0
 800178a:	601a      	str	r2, [r3, #0]
 800178c:	3304      	adds	r3, #4
 800178e:	220a      	movs	r2, #10
 8001790:	2100      	movs	r1, #0
 8001792:	0018      	movs	r0, r3
 8001794:	f006 f966 	bl	8007a64 <memset>
	char y_string[14] = "";
 8001798:	1d3b      	adds	r3, r7, #4
 800179a:	2200      	movs	r2, #0
 800179c:	601a      	str	r2, [r3, #0]
 800179e:	3304      	adds	r3, #4
 80017a0:	220a      	movs	r2, #10
 80017a2:	2100      	movs	r1, #0
 80017a4:	0018      	movs	r0, r3
 80017a6:	f006 f95d 	bl	8007a64 <memset>

	if(strcmp(y_direction, "Rest") == 0){
 80017aa:	4a52      	ldr	r2, [pc, #328]	@ (80018f4 <display_task_execute+0x240>)
 80017ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017ae:	0011      	movs	r1, r2
 80017b0:	0018      	movs	r0, r3
 80017b2:	f7fe fca9 	bl	8000108 <strcmp>
 80017b6:	1e03      	subs	r3, r0, #0
 80017b8:	d106      	bne.n	80017c8 <display_task_execute+0x114>
		snprintf(y_string, sizeof(y_string), "%s", y_direction);
 80017ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017bc:	4a51      	ldr	r2, [pc, #324]	@ (8001904 <display_task_execute+0x250>)
 80017be:	1d38      	adds	r0, r7, #4
 80017c0:	210e      	movs	r1, #14
 80017c2:	f006 f91b 	bl	80079fc <sniprintf>
 80017c6:	e00f      	b.n	80017e8 <display_task_execute+0x134>
	}else{
		snprintf(y_string, sizeof(y_string), "%s,%u%%\r\n", y_direction, abs(y_percentage));
 80017c8:	2332      	movs	r3, #50	@ 0x32
 80017ca:	18fb      	adds	r3, r7, r3
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	b25b      	sxtb	r3, r3
 80017d0:	17da      	asrs	r2, r3, #31
 80017d2:	189b      	adds	r3, r3, r2
 80017d4:	4053      	eors	r3, r2
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	0019      	movs	r1, r3
 80017da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017dc:	4a4a      	ldr	r2, [pc, #296]	@ (8001908 <display_task_execute+0x254>)
 80017de:	1d38      	adds	r0, r7, #4
 80017e0:	9100      	str	r1, [sp, #0]
 80017e2:	210e      	movs	r1, #14
 80017e4:	f006 f90a 	bl	80079fc <sniprintf>
	}

	if(strcmp(x_direction, "Rest") == 0){
 80017e8:	4a42      	ldr	r2, [pc, #264]	@ (80018f4 <display_task_execute+0x240>)
 80017ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80017ec:	0011      	movs	r1, r2
 80017ee:	0018      	movs	r0, r3
 80017f0:	f7fe fc8a 	bl	8000108 <strcmp>
 80017f4:	1e03      	subs	r3, r0, #0
 80017f6:	d107      	bne.n	8001808 <display_task_execute+0x154>
		snprintf(x_string, sizeof(x_string), "%s", x_direction);
 80017f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80017fa:	4a42      	ldr	r2, [pc, #264]	@ (8001904 <display_task_execute+0x250>)
 80017fc:	2114      	movs	r1, #20
 80017fe:	1878      	adds	r0, r7, r1
 8001800:	210e      	movs	r1, #14
 8001802:	f006 f8fb 	bl	80079fc <sniprintf>
 8001806:	e010      	b.n	800182a <display_task_execute+0x176>
	}else{
		snprintf(x_string, sizeof(x_string), "%s,%u%%\r\n", x_direction, abs(x_percentage));
 8001808:	2333      	movs	r3, #51	@ 0x33
 800180a:	18fb      	adds	r3, r7, r3
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	b25b      	sxtb	r3, r3
 8001810:	17da      	asrs	r2, r3, #31
 8001812:	189b      	adds	r3, r3, r2
 8001814:	4053      	eors	r3, r2
 8001816:	b2db      	uxtb	r3, r3
 8001818:	0019      	movs	r1, r3
 800181a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800181c:	4a3a      	ldr	r2, [pc, #232]	@ (8001908 <display_task_execute+0x254>)
 800181e:	2014      	movs	r0, #20
 8001820:	1838      	adds	r0, r7, r0
 8001822:	9100      	str	r1, [sp, #0]
 8001824:	210e      	movs	r1, #14
 8001826:	f006 f8e9 	bl	80079fc <sniprintf>
	}


	// Display on OLED
	ssd1306_SetCursor(0, 0);
 800182a:	2100      	movs	r1, #0
 800182c:	2000      	movs	r0, #0
 800182e:	f7ff fdb9 	bl	80013a4 <ssd1306_SetCursor>
	ssd1306_WriteString("                    ", Font_7x10, White); // Clear previous text
 8001832:	4b36      	ldr	r3, [pc, #216]	@ (800190c <display_task_execute+0x258>)
 8001834:	4836      	ldr	r0, [pc, #216]	@ (8001910 <display_task_execute+0x25c>)
 8001836:	2201      	movs	r2, #1
 8001838:	9200      	str	r2, [sp, #0]
 800183a:	6819      	ldr	r1, [r3, #0]
 800183c:	685a      	ldr	r2, [r3, #4]
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	f7ff fd84 	bl	800134c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 0);
 8001844:	2100      	movs	r1, #0
 8001846:	2000      	movs	r0, #0
 8001848:	f7ff fdac 	bl	80013a4 <ssd1306_SetCursor>
	ssd1306_WriteString(result, Font_7x10, White);
 800184c:	4b2f      	ldr	r3, [pc, #188]	@ (800190c <display_task_execute+0x258>)
 800184e:	2424      	movs	r4, #36	@ 0x24
 8001850:	1938      	adds	r0, r7, r4
 8001852:	2201      	movs	r2, #1
 8001854:	9200      	str	r2, [sp, #0]
 8001856:	6819      	ldr	r1, [r3, #0]
 8001858:	685a      	ldr	r2, [r3, #4]
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	f7ff fd76 	bl	800134c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 13);
 8001860:	210d      	movs	r1, #13
 8001862:	2000      	movs	r0, #0
 8001864:	f7ff fd9e 	bl	80013a4 <ssd1306_SetCursor>
	ssd1306_WriteString("                    ", Font_7x10, White); // Clear previous text
 8001868:	4b28      	ldr	r3, [pc, #160]	@ (800190c <display_task_execute+0x258>)
 800186a:	4829      	ldr	r0, [pc, #164]	@ (8001910 <display_task_execute+0x25c>)
 800186c:	2201      	movs	r2, #1
 800186e:	9200      	str	r2, [sp, #0]
 8001870:	6819      	ldr	r1, [r3, #0]
 8001872:	685a      	ldr	r2, [r3, #4]
 8001874:	689b      	ldr	r3, [r3, #8]
 8001876:	f7ff fd69 	bl	800134c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 13);
 800187a:	210d      	movs	r1, #13
 800187c:	2000      	movs	r0, #0
 800187e:	f7ff fd91 	bl	80013a4 <ssd1306_SetCursor>
	ssd1306_WriteString(x_string, Font_7x10, White);
 8001882:	4b22      	ldr	r3, [pc, #136]	@ (800190c <display_task_execute+0x258>)
 8001884:	2214      	movs	r2, #20
 8001886:	18b8      	adds	r0, r7, r2
 8001888:	2201      	movs	r2, #1
 800188a:	9200      	str	r2, [sp, #0]
 800188c:	6819      	ldr	r1, [r3, #0]
 800188e:	685a      	ldr	r2, [r3, #4]
 8001890:	689b      	ldr	r3, [r3, #8]
 8001892:	f7ff fd5b 	bl	800134c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 26);
 8001896:	211a      	movs	r1, #26
 8001898:	2000      	movs	r0, #0
 800189a:	f7ff fd83 	bl	80013a4 <ssd1306_SetCursor>
	ssd1306_WriteString("                    ", Font_7x10, White); // Clear previous text
 800189e:	4b1b      	ldr	r3, [pc, #108]	@ (800190c <display_task_execute+0x258>)
 80018a0:	481b      	ldr	r0, [pc, #108]	@ (8001910 <display_task_execute+0x25c>)
 80018a2:	2201      	movs	r2, #1
 80018a4:	9200      	str	r2, [sp, #0]
 80018a6:	6819      	ldr	r1, [r3, #0]
 80018a8:	685a      	ldr	r2, [r3, #4]
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	f7ff fd4e 	bl	800134c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 26);
 80018b0:	211a      	movs	r1, #26
 80018b2:	2000      	movs	r0, #0
 80018b4:	f7ff fd76 	bl	80013a4 <ssd1306_SetCursor>
	ssd1306_WriteString(y_string, Font_7x10, White);
 80018b8:	4b14      	ldr	r3, [pc, #80]	@ (800190c <display_task_execute+0x258>)
 80018ba:	1d38      	adds	r0, r7, #4
 80018bc:	2201      	movs	r2, #1
 80018be:	9200      	str	r2, [sp, #0]
 80018c0:	6819      	ldr	r1, [r3, #0]
 80018c2:	685a      	ldr	r2, [r3, #4]
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	f7ff fd41 	bl	800134c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80018ca:	f7ff fb85 	bl	8000fd8 <ssd1306_UpdateScreen>
	HAL_UART_Transmit(&huart2, &result, 12, 10000);
 80018ce:	4b11      	ldr	r3, [pc, #68]	@ (8001914 <display_task_execute+0x260>)
 80018d0:	1939      	adds	r1, r7, r4
 80018d2:	4811      	ldr	r0, [pc, #68]	@ (8001918 <display_task_execute+0x264>)
 80018d4:	220c      	movs	r2, #12
 80018d6:	f005 fb21 	bl	8006f1c <HAL_UART_Transmit>
}
 80018da:	46c0      	nop			@ (mov r8, r8)
 80018dc:	46bd      	mov	sp, r7
 80018de:	b011      	add	sp, #68	@ 0x44
 80018e0:	bd90      	pop	{r4, r7, pc}
 80018e2:	46c0      	nop			@ (mov r8, r8)
 80018e4:	fffff801 	.word	0xfffff801
 80018e8:	000007ff 	.word	0x000007ff
 80018ec:	08008378 	.word	0x08008378
 80018f0:	08008380 	.word	0x08008380
 80018f4:	08008388 	.word	0x08008388
 80018f8:	08008390 	.word	0x08008390
 80018fc:	08008398 	.word	0x08008398
 8001900:	0800839c 	.word	0x0800839c
 8001904:	080083a4 	.word	0x080083a4
 8001908:	080083a8 	.word	0x080083a8
 800190c:	08008b70 	.word	0x08008b70
 8001910:	080083b4 	.word	0x080083b4
 8001914:	00002710 	.word	0x00002710
 8001918:	20000688 	.word	0x20000688

0800191c <joystick_task_execute>:

#include "adc.h"
#include "task_joystick.h"
#include "joystick.h"

void joystick_task_execute(void) {
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
	// Update the ADC values of the JoyStick X and Y axis inputs
	update_joystick();
 8001920:	f7ff f9ea 	bl	8000cf8 <update_joystick>
}
 8001924:	46c0      	nop			@ (mov r8, r8)
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
	...

0800192c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b08a      	sub	sp, #40	@ 0x28
 8001930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001932:	231c      	movs	r3, #28
 8001934:	18fb      	adds	r3, r7, r3
 8001936:	0018      	movs	r0, r3
 8001938:	230c      	movs	r3, #12
 800193a:	001a      	movs	r2, r3
 800193c:	2100      	movs	r1, #0
 800193e:	f006 f891 	bl	8007a64 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001942:	003b      	movs	r3, r7
 8001944:	0018      	movs	r0, r3
 8001946:	231c      	movs	r3, #28
 8001948:	001a      	movs	r2, r3
 800194a:	2100      	movs	r1, #0
 800194c:	f006 f88a 	bl	8007a64 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001950:	4b24      	ldr	r3, [pc, #144]	@ (80019e4 <MX_TIM2_Init+0xb8>)
 8001952:	2280      	movs	r2, #128	@ 0x80
 8001954:	05d2      	lsls	r2, r2, #23
 8001956:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001958:	4b22      	ldr	r3, [pc, #136]	@ (80019e4 <MX_TIM2_Init+0xb8>)
 800195a:	2200      	movs	r2, #0
 800195c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800195e:	4b21      	ldr	r3, [pc, #132]	@ (80019e4 <MX_TIM2_Init+0xb8>)
 8001960:	2200      	movs	r2, #0
 8001962:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100000;
 8001964:	4b1f      	ldr	r3, [pc, #124]	@ (80019e4 <MX_TIM2_Init+0xb8>)
 8001966:	4a20      	ldr	r2, [pc, #128]	@ (80019e8 <MX_TIM2_Init+0xbc>)
 8001968:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800196a:	4b1e      	ldr	r3, [pc, #120]	@ (80019e4 <MX_TIM2_Init+0xb8>)
 800196c:	2200      	movs	r2, #0
 800196e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001970:	4b1c      	ldr	r3, [pc, #112]	@ (80019e4 <MX_TIM2_Init+0xb8>)
 8001972:	2200      	movs	r2, #0
 8001974:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001976:	4b1b      	ldr	r3, [pc, #108]	@ (80019e4 <MX_TIM2_Init+0xb8>)
 8001978:	0018      	movs	r0, r3
 800197a:	f004 fc5d 	bl	8006238 <HAL_TIM_PWM_Init>
 800197e:	1e03      	subs	r3, r0, #0
 8001980:	d001      	beq.n	8001986 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001982:	f7ff fa32 	bl	8000dea <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001986:	211c      	movs	r1, #28
 8001988:	187b      	adds	r3, r7, r1
 800198a:	2200      	movs	r2, #0
 800198c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800198e:	187b      	adds	r3, r7, r1
 8001990:	2200      	movs	r2, #0
 8001992:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001994:	187a      	adds	r2, r7, r1
 8001996:	4b13      	ldr	r3, [pc, #76]	@ (80019e4 <MX_TIM2_Init+0xb8>)
 8001998:	0011      	movs	r1, r2
 800199a:	0018      	movs	r0, r3
 800199c:	f005 fa00 	bl	8006da0 <HAL_TIMEx_MasterConfigSynchronization>
 80019a0:	1e03      	subs	r3, r0, #0
 80019a2:	d001      	beq.n	80019a8 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 80019a4:	f7ff fa21 	bl	8000dea <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019a8:	003b      	movs	r3, r7
 80019aa:	2260      	movs	r2, #96	@ 0x60
 80019ac:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 15000;
 80019ae:	003b      	movs	r3, r7
 80019b0:	4a0e      	ldr	r2, [pc, #56]	@ (80019ec <MX_TIM2_Init+0xc0>)
 80019b2:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80019b4:	003b      	movs	r3, r7
 80019b6:	2202      	movs	r2, #2
 80019b8:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019ba:	003b      	movs	r3, r7
 80019bc:	2200      	movs	r2, #0
 80019be:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80019c0:	0039      	movs	r1, r7
 80019c2:	4b08      	ldr	r3, [pc, #32]	@ (80019e4 <MX_TIM2_Init+0xb8>)
 80019c4:	2208      	movs	r2, #8
 80019c6:	0018      	movs	r0, r3
 80019c8:	f004 fd6c 	bl	80064a4 <HAL_TIM_PWM_ConfigChannel>
 80019cc:	1e03      	subs	r3, r0, #0
 80019ce:	d001      	beq.n	80019d4 <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 80019d0:	f7ff fa0b 	bl	8000dea <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80019d4:	4b03      	ldr	r3, [pc, #12]	@ (80019e4 <MX_TIM2_Init+0xb8>)
 80019d6:	0018      	movs	r0, r3
 80019d8:	f000 f826 	bl	8001a28 <HAL_TIM_MspPostInit>

}
 80019dc:	46c0      	nop			@ (mov r8, r8)
 80019de:	46bd      	mov	sp, r7
 80019e0:	b00a      	add	sp, #40	@ 0x28
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	2000063c 	.word	0x2000063c
 80019e8:	000186a0 	.word	0x000186a0
 80019ec:	00003a98 	.word	0x00003a98

080019f0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	2380      	movs	r3, #128	@ 0x80
 80019fe:	05db      	lsls	r3, r3, #23
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d10b      	bne.n	8001a1c <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a04:	4b07      	ldr	r3, [pc, #28]	@ (8001a24 <HAL_TIM_PWM_MspInit+0x34>)
 8001a06:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001a08:	4b06      	ldr	r3, [pc, #24]	@ (8001a24 <HAL_TIM_PWM_MspInit+0x34>)
 8001a0a:	2101      	movs	r1, #1
 8001a0c:	430a      	orrs	r2, r1
 8001a0e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001a10:	4b04      	ldr	r3, [pc, #16]	@ (8001a24 <HAL_TIM_PWM_MspInit+0x34>)
 8001a12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a14:	2201      	movs	r2, #1
 8001a16:	4013      	ands	r3, r2
 8001a18:	60fb      	str	r3, [r7, #12]
 8001a1a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001a1c:	46c0      	nop			@ (mov r8, r8)
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	b004      	add	sp, #16
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	40021000 	.word	0x40021000

08001a28 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001a28:	b590      	push	{r4, r7, lr}
 8001a2a:	b089      	sub	sp, #36	@ 0x24
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a30:	240c      	movs	r4, #12
 8001a32:	193b      	adds	r3, r7, r4
 8001a34:	0018      	movs	r0, r3
 8001a36:	2314      	movs	r3, #20
 8001a38:	001a      	movs	r2, r3
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	f006 f812 	bl	8007a64 <memset>
  if(timHandle->Instance==TIM2)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	2380      	movs	r3, #128	@ 0x80
 8001a46:	05db      	lsls	r3, r3, #23
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	d121      	bne.n	8001a90 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a4c:	4b12      	ldr	r3, [pc, #72]	@ (8001a98 <HAL_TIM_MspPostInit+0x70>)
 8001a4e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001a50:	4b11      	ldr	r3, [pc, #68]	@ (8001a98 <HAL_TIM_MspPostInit+0x70>)
 8001a52:	2104      	movs	r1, #4
 8001a54:	430a      	orrs	r2, r1
 8001a56:	635a      	str	r2, [r3, #52]	@ 0x34
 8001a58:	4b0f      	ldr	r3, [pc, #60]	@ (8001a98 <HAL_TIM_MspPostInit+0x70>)
 8001a5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a5c:	2204      	movs	r2, #4
 8001a5e:	4013      	ands	r3, r2
 8001a60:	60bb      	str	r3, [r7, #8]
 8001a62:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PC6     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001a64:	0021      	movs	r1, r4
 8001a66:	187b      	adds	r3, r7, r1
 8001a68:	2240      	movs	r2, #64	@ 0x40
 8001a6a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a6c:	187b      	adds	r3, r7, r1
 8001a6e:	2202      	movs	r2, #2
 8001a70:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a72:	187b      	adds	r3, r7, r1
 8001a74:	2200      	movs	r2, #0
 8001a76:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a78:	187b      	adds	r3, r7, r1
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM2;
 8001a7e:	187b      	adds	r3, r7, r1
 8001a80:	2203      	movs	r2, #3
 8001a82:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a84:	187b      	adds	r3, r7, r1
 8001a86:	4a05      	ldr	r2, [pc, #20]	@ (8001a9c <HAL_TIM_MspPostInit+0x74>)
 8001a88:	0019      	movs	r1, r3
 8001a8a:	0010      	movs	r0, r2
 8001a8c:	f001 fb90 	bl	80031b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001a90:	46c0      	nop			@ (mov r8, r8)
 8001a92:	46bd      	mov	sp, r7
 8001a94:	b009      	add	sp, #36	@ 0x24
 8001a96:	bd90      	pop	{r4, r7, pc}
 8001a98:	40021000 	.word	0x40021000
 8001a9c:	50000800 	.word	0x50000800

08001aa0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001aa4:	4b23      	ldr	r3, [pc, #140]	@ (8001b34 <MX_USART2_UART_Init+0x94>)
 8001aa6:	4a24      	ldr	r2, [pc, #144]	@ (8001b38 <MX_USART2_UART_Init+0x98>)
 8001aa8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001aaa:	4b22      	ldr	r3, [pc, #136]	@ (8001b34 <MX_USART2_UART_Init+0x94>)
 8001aac:	22e1      	movs	r2, #225	@ 0xe1
 8001aae:	0252      	lsls	r2, r2, #9
 8001ab0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ab2:	4b20      	ldr	r3, [pc, #128]	@ (8001b34 <MX_USART2_UART_Init+0x94>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ab8:	4b1e      	ldr	r3, [pc, #120]	@ (8001b34 <MX_USART2_UART_Init+0x94>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001abe:	4b1d      	ldr	r3, [pc, #116]	@ (8001b34 <MX_USART2_UART_Init+0x94>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ac4:	4b1b      	ldr	r3, [pc, #108]	@ (8001b34 <MX_USART2_UART_Init+0x94>)
 8001ac6:	220c      	movs	r2, #12
 8001ac8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001aca:	4b1a      	ldr	r3, [pc, #104]	@ (8001b34 <MX_USART2_UART_Init+0x94>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ad0:	4b18      	ldr	r3, [pc, #96]	@ (8001b34 <MX_USART2_UART_Init+0x94>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ad6:	4b17      	ldr	r3, [pc, #92]	@ (8001b34 <MX_USART2_UART_Init+0x94>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001adc:	4b15      	ldr	r3, [pc, #84]	@ (8001b34 <MX_USART2_UART_Init+0x94>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ae2:	4b14      	ldr	r3, [pc, #80]	@ (8001b34 <MX_USART2_UART_Init+0x94>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ae8:	4b12      	ldr	r3, [pc, #72]	@ (8001b34 <MX_USART2_UART_Init+0x94>)
 8001aea:	0018      	movs	r0, r3
 8001aec:	f005 f9c0 	bl	8006e70 <HAL_UART_Init>
 8001af0:	1e03      	subs	r3, r0, #0
 8001af2:	d001      	beq.n	8001af8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001af4:	f7ff f979 	bl	8000dea <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001af8:	4b0e      	ldr	r3, [pc, #56]	@ (8001b34 <MX_USART2_UART_Init+0x94>)
 8001afa:	2100      	movs	r1, #0
 8001afc:	0018      	movs	r0, r3
 8001afe:	f005 fe9d 	bl	800783c <HAL_UARTEx_SetTxFifoThreshold>
 8001b02:	1e03      	subs	r3, r0, #0
 8001b04:	d001      	beq.n	8001b0a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001b06:	f7ff f970 	bl	8000dea <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001b34 <MX_USART2_UART_Init+0x94>)
 8001b0c:	2100      	movs	r1, #0
 8001b0e:	0018      	movs	r0, r3
 8001b10:	f005 fed4 	bl	80078bc <HAL_UARTEx_SetRxFifoThreshold>
 8001b14:	1e03      	subs	r3, r0, #0
 8001b16:	d001      	beq.n	8001b1c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001b18:	f7ff f967 	bl	8000dea <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001b1c:	4b05      	ldr	r3, [pc, #20]	@ (8001b34 <MX_USART2_UART_Init+0x94>)
 8001b1e:	0018      	movs	r0, r3
 8001b20:	f005 fe52 	bl	80077c8 <HAL_UARTEx_DisableFifoMode>
 8001b24:	1e03      	subs	r3, r0, #0
 8001b26:	d001      	beq.n	8001b2c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001b28:	f7ff f95f 	bl	8000dea <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b2c:	46c0      	nop			@ (mov r8, r8)
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	46c0      	nop			@ (mov r8, r8)
 8001b34:	20000688 	.word	0x20000688
 8001b38:	40004400 	.word	0x40004400

08001b3c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b3c:	b590      	push	{r4, r7, lr}
 8001b3e:	b08b      	sub	sp, #44	@ 0x2c
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b44:	2414      	movs	r4, #20
 8001b46:	193b      	adds	r3, r7, r4
 8001b48:	0018      	movs	r0, r3
 8001b4a:	2314      	movs	r3, #20
 8001b4c:	001a      	movs	r2, r3
 8001b4e:	2100      	movs	r1, #0
 8001b50:	f005 ff88 	bl	8007a64 <memset>
  if(uartHandle->Instance==USART2)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a1b      	ldr	r2, [pc, #108]	@ (8001bc8 <HAL_UART_MspInit+0x8c>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d130      	bne.n	8001bc0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b5e:	4b1b      	ldr	r3, [pc, #108]	@ (8001bcc <HAL_UART_MspInit+0x90>)
 8001b60:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001b62:	4b1a      	ldr	r3, [pc, #104]	@ (8001bcc <HAL_UART_MspInit+0x90>)
 8001b64:	2180      	movs	r1, #128	@ 0x80
 8001b66:	0289      	lsls	r1, r1, #10
 8001b68:	430a      	orrs	r2, r1
 8001b6a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001b6c:	4b17      	ldr	r3, [pc, #92]	@ (8001bcc <HAL_UART_MspInit+0x90>)
 8001b6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001b70:	2380      	movs	r3, #128	@ 0x80
 8001b72:	029b      	lsls	r3, r3, #10
 8001b74:	4013      	ands	r3, r2
 8001b76:	613b      	str	r3, [r7, #16]
 8001b78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b7a:	4b14      	ldr	r3, [pc, #80]	@ (8001bcc <HAL_UART_MspInit+0x90>)
 8001b7c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b7e:	4b13      	ldr	r3, [pc, #76]	@ (8001bcc <HAL_UART_MspInit+0x90>)
 8001b80:	2101      	movs	r1, #1
 8001b82:	430a      	orrs	r2, r1
 8001b84:	635a      	str	r2, [r3, #52]	@ 0x34
 8001b86:	4b11      	ldr	r3, [pc, #68]	@ (8001bcc <HAL_UART_MspInit+0x90>)
 8001b88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001b92:	0021      	movs	r1, r4
 8001b94:	187b      	adds	r3, r7, r1
 8001b96:	220c      	movs	r2, #12
 8001b98:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b9a:	187b      	adds	r3, r7, r1
 8001b9c:	2202      	movs	r2, #2
 8001b9e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba0:	187b      	adds	r3, r7, r1
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ba6:	187b      	adds	r3, r7, r1
 8001ba8:	2200      	movs	r2, #0
 8001baa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001bac:	187b      	adds	r3, r7, r1
 8001bae:	2201      	movs	r2, #1
 8001bb0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb2:	187a      	adds	r2, r7, r1
 8001bb4:	23a0      	movs	r3, #160	@ 0xa0
 8001bb6:	05db      	lsls	r3, r3, #23
 8001bb8:	0011      	movs	r1, r2
 8001bba:	0018      	movs	r0, r3
 8001bbc:	f001 faf8 	bl	80031b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001bc0:	46c0      	nop			@ (mov r8, r8)
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	b00b      	add	sp, #44	@ 0x2c
 8001bc6:	bd90      	pop	{r4, r7, pc}
 8001bc8:	40004400 	.word	0x40004400
 8001bcc:	40021000 	.word	0x40021000

08001bd0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001bd0:	480d      	ldr	r0, [pc, #52]	@ (8001c08 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001bd2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001bd4:	f7ff fcec 	bl	80015b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001bd8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001bda:	e003      	b.n	8001be4 <LoopCopyDataInit>

08001bdc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001bdc:	4b0b      	ldr	r3, [pc, #44]	@ (8001c0c <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8001bde:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001be0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001be2:	3104      	adds	r1, #4

08001be4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001be4:	480a      	ldr	r0, [pc, #40]	@ (8001c10 <LoopForever+0xa>)
  ldr r3, =_edata
 8001be6:	4b0b      	ldr	r3, [pc, #44]	@ (8001c14 <LoopForever+0xe>)
  adds r2, r0, r1
 8001be8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001bea:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001bec:	d3f6      	bcc.n	8001bdc <CopyDataInit>
  ldr r2, =_sbss
 8001bee:	4a0a      	ldr	r2, [pc, #40]	@ (8001c18 <LoopForever+0x12>)
  b LoopFillZerobss
 8001bf0:	e002      	b.n	8001bf8 <LoopFillZerobss>

08001bf2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001bf2:	2300      	movs	r3, #0
  str  r3, [r2]
 8001bf4:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bf6:	3204      	adds	r2, #4

08001bf8 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8001bf8:	4b08      	ldr	r3, [pc, #32]	@ (8001c1c <LoopForever+0x16>)
  cmp r2, r3
 8001bfa:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001bfc:	d3f9      	bcc.n	8001bf2 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8001bfe:	f005 ff3f 	bl	8007a80 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c02:	f7ff f899 	bl	8000d38 <main>

08001c06 <LoopForever>:

LoopForever:
    b LoopForever
 8001c06:	e7fe      	b.n	8001c06 <LoopForever>
  ldr   r0, =_estack
 8001c08:	20006000 	.word	0x20006000
  ldr r3, =_sidata
 8001c0c:	08008c94 	.word	0x08008c94
  ldr r0, =_sdata
 8001c10:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001c14:	2000008c 	.word	0x2000008c
  ldr r2, =_sbss
 8001c18:	2000008c 	.word	0x2000008c
  ldr r3, = _ebss
 8001c1c:	20000868 	.word	0x20000868

08001c20 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c20:	e7fe      	b.n	8001c20 <ADC1_IRQHandler>

08001c22 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c22:	b580      	push	{r7, lr}
 8001c24:	b082      	sub	sp, #8
 8001c26:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c28:	1dfb      	adds	r3, r7, #7
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c2e:	2003      	movs	r0, #3
 8001c30:	f000 f80e 	bl	8001c50 <HAL_InitTick>
 8001c34:	1e03      	subs	r3, r0, #0
 8001c36:	d003      	beq.n	8001c40 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8001c38:	1dfb      	adds	r3, r7, #7
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	701a      	strb	r2, [r3, #0]
 8001c3e:	e001      	b.n	8001c44 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c40:	f7ff fc08 	bl	8001454 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c44:	1dfb      	adds	r3, r7, #7
 8001c46:	781b      	ldrb	r3, [r3, #0]
}
 8001c48:	0018      	movs	r0, r3
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	b002      	add	sp, #8
 8001c4e:	bd80      	pop	{r7, pc}

08001c50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c50:	b590      	push	{r4, r7, lr}
 8001c52:	b085      	sub	sp, #20
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c58:	230f      	movs	r3, #15
 8001c5a:	18fb      	adds	r3, r7, r3
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8001c60:	4b1d      	ldr	r3, [pc, #116]	@ (8001cd8 <HAL_InitTick+0x88>)
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d02b      	beq.n	8001cc0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8001c68:	4b1c      	ldr	r3, [pc, #112]	@ (8001cdc <HAL_InitTick+0x8c>)
 8001c6a:	681c      	ldr	r4, [r3, #0]
 8001c6c:	4b1a      	ldr	r3, [pc, #104]	@ (8001cd8 <HAL_InitTick+0x88>)
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	0019      	movs	r1, r3
 8001c72:	23fa      	movs	r3, #250	@ 0xfa
 8001c74:	0098      	lsls	r0, r3, #2
 8001c76:	f7fe fa5b 	bl	8000130 <__udivsi3>
 8001c7a:	0003      	movs	r3, r0
 8001c7c:	0019      	movs	r1, r3
 8001c7e:	0020      	movs	r0, r4
 8001c80:	f7fe fa56 	bl	8000130 <__udivsi3>
 8001c84:	0003      	movs	r3, r0
 8001c86:	0018      	movs	r0, r3
 8001c88:	f000 ffab 	bl	8002be2 <HAL_SYSTICK_Config>
 8001c8c:	1e03      	subs	r3, r0, #0
 8001c8e:	d112      	bne.n	8001cb6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2b03      	cmp	r3, #3
 8001c94:	d80a      	bhi.n	8001cac <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c96:	6879      	ldr	r1, [r7, #4]
 8001c98:	2301      	movs	r3, #1
 8001c9a:	425b      	negs	r3, r3
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	0018      	movs	r0, r3
 8001ca0:	f000 ff7a 	bl	8002b98 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ca4:	4b0e      	ldr	r3, [pc, #56]	@ (8001ce0 <HAL_InitTick+0x90>)
 8001ca6:	687a      	ldr	r2, [r7, #4]
 8001ca8:	601a      	str	r2, [r3, #0]
 8001caa:	e00d      	b.n	8001cc8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001cac:	230f      	movs	r3, #15
 8001cae:	18fb      	adds	r3, r7, r3
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	701a      	strb	r2, [r3, #0]
 8001cb4:	e008      	b.n	8001cc8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001cb6:	230f      	movs	r3, #15
 8001cb8:	18fb      	adds	r3, r7, r3
 8001cba:	2201      	movs	r2, #1
 8001cbc:	701a      	strb	r2, [r3, #0]
 8001cbe:	e003      	b.n	8001cc8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001cc0:	230f      	movs	r3, #15
 8001cc2:	18fb      	adds	r3, r7, r3
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001cc8:	230f      	movs	r3, #15
 8001cca:	18fb      	adds	r3, r7, r3
 8001ccc:	781b      	ldrb	r3, [r3, #0]
}
 8001cce:	0018      	movs	r0, r3
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	b005      	add	sp, #20
 8001cd4:	bd90      	pop	{r4, r7, pc}
 8001cd6:	46c0      	nop			@ (mov r8, r8)
 8001cd8:	20000038 	.word	0x20000038
 8001cdc:	20000030 	.word	0x20000030
 8001ce0:	20000034 	.word	0x20000034

08001ce4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ce8:	4b05      	ldr	r3, [pc, #20]	@ (8001d00 <HAL_IncTick+0x1c>)
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	001a      	movs	r2, r3
 8001cee:	4b05      	ldr	r3, [pc, #20]	@ (8001d04 <HAL_IncTick+0x20>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	18d2      	adds	r2, r2, r3
 8001cf4:	4b03      	ldr	r3, [pc, #12]	@ (8001d04 <HAL_IncTick+0x20>)
 8001cf6:	601a      	str	r2, [r3, #0]
}
 8001cf8:	46c0      	nop			@ (mov r8, r8)
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	46c0      	nop			@ (mov r8, r8)
 8001d00:	20000038 	.word	0x20000038
 8001d04:	2000071c 	.word	0x2000071c

08001d08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d0c:	4b02      	ldr	r3, [pc, #8]	@ (8001d18 <HAL_GetTick+0x10>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
}
 8001d10:	0018      	movs	r0, r3
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	46c0      	nop			@ (mov r8, r8)
 8001d18:	2000071c 	.word	0x2000071c

08001d1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b084      	sub	sp, #16
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d24:	f7ff fff0 	bl	8001d08 <HAL_GetTick>
 8001d28:	0003      	movs	r3, r0
 8001d2a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	3301      	adds	r3, #1
 8001d34:	d005      	beq.n	8001d42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d36:	4b0a      	ldr	r3, [pc, #40]	@ (8001d60 <HAL_Delay+0x44>)
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	001a      	movs	r2, r3
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	189b      	adds	r3, r3, r2
 8001d40:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d42:	46c0      	nop			@ (mov r8, r8)
 8001d44:	f7ff ffe0 	bl	8001d08 <HAL_GetTick>
 8001d48:	0002      	movs	r2, r0
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	1ad3      	subs	r3, r2, r3
 8001d4e:	68fa      	ldr	r2, [r7, #12]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d8f7      	bhi.n	8001d44 <HAL_Delay+0x28>
  {
  }
}
 8001d54:	46c0      	nop			@ (mov r8, r8)
 8001d56:	46c0      	nop			@ (mov r8, r8)
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	b004      	add	sp, #16
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	46c0      	nop			@ (mov r8, r8)
 8001d60:	20000038 	.word	0x20000038

08001d64 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a05      	ldr	r2, [pc, #20]	@ (8001d88 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001d74:	401a      	ands	r2, r3
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	431a      	orrs	r2, r3
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	601a      	str	r2, [r3, #0]
}
 8001d7e:	46c0      	nop			@ (mov r8, r8)
 8001d80:	46bd      	mov	sp, r7
 8001d82:	b002      	add	sp, #8
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	46c0      	nop			@ (mov r8, r8)
 8001d88:	ff3fffff 	.word	0xff3fffff

08001d8c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b082      	sub	sp, #8
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	23c0      	movs	r3, #192	@ 0xc0
 8001d9a:	041b      	lsls	r3, r3, #16
 8001d9c:	4013      	ands	r3, r2
}
 8001d9e:	0018      	movs	r0, r3
 8001da0:	46bd      	mov	sp, r7
 8001da2:	b002      	add	sp, #8
 8001da4:	bd80      	pop	{r7, pc}

08001da6 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001da6:	b580      	push	{r7, lr}
 8001da8:	b084      	sub	sp, #16
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	60f8      	str	r0, [r7, #12]
 8001dae:	60b9      	str	r1, [r7, #8]
 8001db0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	695b      	ldr	r3, [r3, #20]
 8001db6:	68ba      	ldr	r2, [r7, #8]
 8001db8:	2104      	movs	r1, #4
 8001dba:	400a      	ands	r2, r1
 8001dbc:	2107      	movs	r1, #7
 8001dbe:	4091      	lsls	r1, r2
 8001dc0:	000a      	movs	r2, r1
 8001dc2:	43d2      	mvns	r2, r2
 8001dc4:	401a      	ands	r2, r3
 8001dc6:	68bb      	ldr	r3, [r7, #8]
 8001dc8:	2104      	movs	r1, #4
 8001dca:	400b      	ands	r3, r1
 8001dcc:	6879      	ldr	r1, [r7, #4]
 8001dce:	4099      	lsls	r1, r3
 8001dd0:	000b      	movs	r3, r1
 8001dd2:	431a      	orrs	r2, r3
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001dd8:	46c0      	nop			@ (mov r8, r8)
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	b004      	add	sp, #16
 8001dde:	bd80      	pop	{r7, pc}

08001de0 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	695b      	ldr	r3, [r3, #20]
 8001dee:	683a      	ldr	r2, [r7, #0]
 8001df0:	2104      	movs	r1, #4
 8001df2:	400a      	ands	r2, r1
 8001df4:	2107      	movs	r1, #7
 8001df6:	4091      	lsls	r1, r2
 8001df8:	000a      	movs	r2, r1
 8001dfa:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	2104      	movs	r1, #4
 8001e00:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001e02:	40da      	lsrs	r2, r3
 8001e04:	0013      	movs	r3, r2
}
 8001e06:	0018      	movs	r0, r3
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	b002      	add	sp, #8
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b082      	sub	sp, #8
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	68da      	ldr	r2, [r3, #12]
 8001e1a:	23c0      	movs	r3, #192	@ 0xc0
 8001e1c:	011b      	lsls	r3, r3, #4
 8001e1e:	4013      	ands	r3, r2
 8001e20:	d101      	bne.n	8001e26 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001e22:	2301      	movs	r3, #1
 8001e24:	e000      	b.n	8001e28 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001e26:	2300      	movs	r3, #0
}
 8001e28:	0018      	movs	r0, r3
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	b002      	add	sp, #8
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <LL_ADC_REG_SetSequencerRanks>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	60f8      	str	r0, [r7, #12]
 8001e38:	60b9      	str	r1, [r7, #8]
 8001e3a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e40:	68ba      	ldr	r2, [r7, #8]
 8001e42:	211f      	movs	r1, #31
 8001e44:	400a      	ands	r2, r1
 8001e46:	210f      	movs	r1, #15
 8001e48:	4091      	lsls	r1, r2
 8001e4a:	000a      	movs	r2, r1
 8001e4c:	43d2      	mvns	r2, r2
 8001e4e:	401a      	ands	r2, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	0e9b      	lsrs	r3, r3, #26
 8001e54:	210f      	movs	r1, #15
 8001e56:	4019      	ands	r1, r3
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	201f      	movs	r0, #31
 8001e5c:	4003      	ands	r3, r0
 8001e5e:	4099      	lsls	r1, r3
 8001e60:	000b      	movs	r3, r1
 8001e62:	431a      	orrs	r2, r3
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001e68:	46c0      	nop			@ (mov r8, r8)
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	b004      	add	sp, #16
 8001e6e:	bd80      	pop	{r7, pc}

08001e70 <LL_ADC_REG_SetSequencerChAdd>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	025b      	lsls	r3, r3, #9
 8001e82:	0a5b      	lsrs	r3, r3, #9
 8001e84:	431a      	orrs	r2, r3
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001e8a:	46c0      	nop			@ (mov r8, r8)
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	b002      	add	sp, #8
 8001e90:	bd80      	pop	{r7, pc}

08001e92 <LL_ADC_REG_SetSequencerChRem>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001e92:	b580      	push	{r7, lr}
 8001e94:	b082      	sub	sp, #8
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	6078      	str	r0, [r7, #4]
 8001e9a:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ea0:	683a      	ldr	r2, [r7, #0]
 8001ea2:	0252      	lsls	r2, r2, #9
 8001ea4:	0a52      	lsrs	r2, r2, #9
 8001ea6:	43d2      	mvns	r2, r2
 8001ea8:	401a      	ands	r2, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001eae:	46c0      	nop			@ (mov r8, r8)
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	b002      	add	sp, #8
 8001eb4:	bd80      	pop	{r7, pc}
	...

08001eb8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	60f8      	str	r0, [r7, #12]
 8001ec0:	60b9      	str	r1, [r7, #8]
 8001ec2:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	695b      	ldr	r3, [r3, #20]
 8001ec8:	68ba      	ldr	r2, [r7, #8]
 8001eca:	0212      	lsls	r2, r2, #8
 8001ecc:	43d2      	mvns	r2, r2
 8001ece:	401a      	ands	r2, r3
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	021b      	lsls	r3, r3, #8
 8001ed4:	6879      	ldr	r1, [r7, #4]
 8001ed6:	400b      	ands	r3, r1
 8001ed8:	4904      	ldr	r1, [pc, #16]	@ (8001eec <LL_ADC_SetChannelSamplingTime+0x34>)
 8001eda:	400b      	ands	r3, r1
 8001edc:	431a      	orrs	r2, r3
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8001ee2:	46c0      	nop			@ (mov r8, r8)
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	b004      	add	sp, #16
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	46c0      	nop			@ (mov r8, r8)
 8001eec:	7fffff00 	.word	0x7fffff00

08001ef0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	4a05      	ldr	r2, [pc, #20]	@ (8001f14 <LL_ADC_EnableInternalRegulator+0x24>)
 8001efe:	4013      	ands	r3, r2
 8001f00:	2280      	movs	r2, #128	@ 0x80
 8001f02:	0552      	lsls	r2, r2, #21
 8001f04:	431a      	orrs	r2, r3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001f0a:	46c0      	nop			@ (mov r8, r8)
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	b002      	add	sp, #8
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	46c0      	nop			@ (mov r8, r8)
 8001f14:	6fffffe8 	.word	0x6fffffe8

08001f18 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	689a      	ldr	r2, [r3, #8]
 8001f24:	2380      	movs	r3, #128	@ 0x80
 8001f26:	055b      	lsls	r3, r3, #21
 8001f28:	401a      	ands	r2, r3
 8001f2a:	2380      	movs	r3, #128	@ 0x80
 8001f2c:	055b      	lsls	r3, r3, #21
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	d101      	bne.n	8001f36 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8001f32:	2301      	movs	r3, #1
 8001f34:	e000      	b.n	8001f38 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001f36:	2300      	movs	r3, #0
}
 8001f38:	0018      	movs	r0, r3
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	b002      	add	sp, #8
 8001f3e:	bd80      	pop	{r7, pc}

08001f40 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	4a04      	ldr	r2, [pc, #16]	@ (8001f60 <LL_ADC_Enable+0x20>)
 8001f4e:	4013      	ands	r3, r2
 8001f50:	2201      	movs	r2, #1
 8001f52:	431a      	orrs	r2, r3
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001f58:	46c0      	nop			@ (mov r8, r8)
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	b002      	add	sp, #8
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	7fffffe8 	.word	0x7fffffe8

08001f64 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	4a04      	ldr	r2, [pc, #16]	@ (8001f84 <LL_ADC_Disable+0x20>)
 8001f72:	4013      	ands	r3, r2
 8001f74:	2202      	movs	r2, #2
 8001f76:	431a      	orrs	r2, r3
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001f7c:	46c0      	nop			@ (mov r8, r8)
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	b002      	add	sp, #8
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	7fffffe8 	.word	0x7fffffe8

08001f88 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	2201      	movs	r2, #1
 8001f96:	4013      	ands	r3, r2
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d101      	bne.n	8001fa0 <LL_ADC_IsEnabled+0x18>
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	e000      	b.n	8001fa2 <LL_ADC_IsEnabled+0x1a>
 8001fa0:	2300      	movs	r3, #0
}
 8001fa2:	0018      	movs	r0, r3
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	b002      	add	sp, #8
 8001fa8:	bd80      	pop	{r7, pc}
	...

08001fac <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	4a04      	ldr	r2, [pc, #16]	@ (8001fcc <LL_ADC_REG_StartConversion+0x20>)
 8001fba:	4013      	ands	r3, r2
 8001fbc:	2204      	movs	r2, #4
 8001fbe:	431a      	orrs	r2, r3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001fc4:	46c0      	nop			@ (mov r8, r8)
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	b002      	add	sp, #8
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	7fffffe8 	.word	0x7fffffe8

08001fd0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	2204      	movs	r2, #4
 8001fde:	4013      	ands	r3, r2
 8001fe0:	2b04      	cmp	r3, #4
 8001fe2:	d101      	bne.n	8001fe8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e000      	b.n	8001fea <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001fe8:	2300      	movs	r3, #0
}
 8001fea:	0018      	movs	r0, r3
 8001fec:	46bd      	mov	sp, r7
 8001fee:	b002      	add	sp, #8
 8001ff0:	bd80      	pop	{r7, pc}
	...

08001ff4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b088      	sub	sp, #32
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ffc:	231f      	movs	r3, #31
 8001ffe:	18fb      	adds	r3, r7, r3
 8002000:	2200      	movs	r2, #0
 8002002:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8002004:	2300      	movs	r3, #0
 8002006:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8002008:	2300      	movs	r3, #0
 800200a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800200c:	2300      	movs	r3, #0
 800200e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d101      	bne.n	800201a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e17e      	b.n	8002318 <HAL_ADC_Init+0x324>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800201e:	2b00      	cmp	r3, #0
 8002020:	d10a      	bne.n	8002038 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	0018      	movs	r0, r3
 8002026:	f7fe fa6f 	bl	8000508 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2254      	movs	r2, #84	@ 0x54
 8002034:	2100      	movs	r1, #0
 8002036:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	0018      	movs	r0, r3
 800203e:	f7ff ff6b 	bl	8001f18 <LL_ADC_IsInternalRegulatorEnabled>
 8002042:	1e03      	subs	r3, r0, #0
 8002044:	d114      	bne.n	8002070 <HAL_ADC_Init+0x7c>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	0018      	movs	r0, r3
 800204c:	f7ff ff50 	bl	8001ef0 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002050:	4bb3      	ldr	r3, [pc, #716]	@ (8002320 <HAL_ADC_Init+0x32c>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	49b3      	ldr	r1, [pc, #716]	@ (8002324 <HAL_ADC_Init+0x330>)
 8002056:	0018      	movs	r0, r3
 8002058:	f7fe f86a 	bl	8000130 <__udivsi3>
 800205c:	0003      	movs	r3, r0
 800205e:	005b      	lsls	r3, r3, #1
 8002060:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002062:	e002      	b.n	800206a <HAL_ADC_Init+0x76>
    {
      wait_loop_index--;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	3b01      	subs	r3, #1
 8002068:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d1f9      	bne.n	8002064 <HAL_ADC_Init+0x70>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	0018      	movs	r0, r3
 8002076:	f7ff ff4f 	bl	8001f18 <LL_ADC_IsInternalRegulatorEnabled>
 800207a:	1e03      	subs	r3, r0, #0
 800207c:	d10f      	bne.n	800209e <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002082:	2210      	movs	r2, #16
 8002084:	431a      	orrs	r2, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800208e:	2201      	movs	r2, #1
 8002090:	431a      	orrs	r2, r3
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002096:	231f      	movs	r3, #31
 8002098:	18fb      	adds	r3, r7, r3
 800209a:	2201      	movs	r2, #1
 800209c:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	0018      	movs	r0, r3
 80020a4:	f7ff ff94 	bl	8001fd0 <LL_ADC_REG_IsConversionOngoing>
 80020a8:	0003      	movs	r3, r0
 80020aa:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020b0:	2210      	movs	r2, #16
 80020b2:	4013      	ands	r3, r2
 80020b4:	d000      	beq.n	80020b8 <HAL_ADC_Init+0xc4>
 80020b6:	e122      	b.n	80022fe <HAL_ADC_Init+0x30a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d000      	beq.n	80020c0 <HAL_ADC_Init+0xcc>
 80020be:	e11e      	b.n	80022fe <HAL_ADC_Init+0x30a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020c4:	4a98      	ldr	r2, [pc, #608]	@ (8002328 <HAL_ADC_Init+0x334>)
 80020c6:	4013      	ands	r3, r2
 80020c8:	2202      	movs	r2, #2
 80020ca:	431a      	orrs	r2, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	0018      	movs	r0, r3
 80020d6:	f7ff ff57 	bl	8001f88 <LL_ADC_IsEnabled>
 80020da:	1e03      	subs	r3, r0, #0
 80020dc:	d000      	beq.n	80020e0 <HAL_ADC_Init+0xec>
 80020de:	e0ad      	b.n	800223c <HAL_ADC_Init+0x248>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths: temperature sensor, Vref             */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	7e1b      	ldrb	r3, [r3, #24]
 80020e8:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80020ea:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	7e5b      	ldrb	r3, [r3, #25]
 80020f0:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80020f2:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	7e9b      	ldrb	r3, [r3, #26]
 80020f8:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80020fa:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002100:	2b00      	cmp	r3, #0
 8002102:	d002      	beq.n	800210a <HAL_ADC_Init+0x116>
 8002104:	2380      	movs	r3, #128	@ 0x80
 8002106:	015b      	lsls	r3, r3, #5
 8002108:	e000      	b.n	800210c <HAL_ADC_Init+0x118>
 800210a:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800210c:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002112:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	691b      	ldr	r3, [r3, #16]
 8002118:	2b00      	cmp	r3, #0
 800211a:	da04      	bge.n	8002126 <HAL_ADC_Init+0x132>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	691b      	ldr	r3, [r3, #16]
 8002120:	005b      	lsls	r3, r3, #1
 8002122:	085b      	lsrs	r3, r3, #1
 8002124:	e001      	b.n	800212a <HAL_ADC_Init+0x136>
 8002126:	2380      	movs	r3, #128	@ 0x80
 8002128:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 800212a:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	212c      	movs	r1, #44	@ 0x2c
 8002130:	5c5b      	ldrb	r3, [r3, r1]
 8002132:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002134:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8002136:	69ba      	ldr	r2, [r7, #24]
 8002138:	4313      	orrs	r3, r2
 800213a:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2220      	movs	r2, #32
 8002140:	5c9b      	ldrb	r3, [r3, r2]
 8002142:	2b01      	cmp	r3, #1
 8002144:	d115      	bne.n	8002172 <HAL_ADC_Init+0x17e>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	7e9b      	ldrb	r3, [r3, #26]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d105      	bne.n	800215a <HAL_ADC_Init+0x166>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800214e:	69bb      	ldr	r3, [r7, #24]
 8002150:	2280      	movs	r2, #128	@ 0x80
 8002152:	0252      	lsls	r2, r2, #9
 8002154:	4313      	orrs	r3, r2
 8002156:	61bb      	str	r3, [r7, #24]
 8002158:	e00b      	b.n	8002172 <HAL_ADC_Init+0x17e>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800215e:	2220      	movs	r2, #32
 8002160:	431a      	orrs	r2, r3
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800216a:	2201      	movs	r2, #1
 800216c:	431a      	orrs	r2, r3
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002176:	2b00      	cmp	r3, #0
 8002178:	d00a      	beq.n	8002190 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800217e:	23e0      	movs	r3, #224	@ 0xe0
 8002180:	005b      	lsls	r3, r3, #1
 8002182:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002188:	4313      	orrs	r3, r2
 800218a:	69ba      	ldr	r2, [r7, #24]
 800218c:	4313      	orrs	r3, r2
 800218e:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	68db      	ldr	r3, [r3, #12]
 8002196:	4a65      	ldr	r2, [pc, #404]	@ (800232c <HAL_ADC_Init+0x338>)
 8002198:	4013      	ands	r3, r2
 800219a:	0019      	movs	r1, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	69ba      	ldr	r2, [r7, #24]
 80021a2:	430a      	orrs	r2, r1
 80021a4:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	0f9b      	lsrs	r3, r3, #30
 80021ac:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80021b2:	4313      	orrs	r3, r2
 80021b4:	697a      	ldr	r2, [r7, #20]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	223c      	movs	r2, #60	@ 0x3c
 80021be:	5c9b      	ldrb	r3, [r3, r2]
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d111      	bne.n	80021e8 <HAL_ADC_Init+0x1f4>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	0f9b      	lsrs	r3, r3, #30
 80021ca:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80021d0:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 80021d6:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 80021dc:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	2201      	movs	r2, #1
 80021e4:	4313      	orrs	r3, r2
 80021e6:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	691b      	ldr	r3, [r3, #16]
 80021ee:	4a50      	ldr	r2, [pc, #320]	@ (8002330 <HAL_ADC_Init+0x33c>)
 80021f0:	4013      	ands	r3, r2
 80021f2:	0019      	movs	r1, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	697a      	ldr	r2, [r7, #20]
 80021fa:	430a      	orrs	r2, r1
 80021fc:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	685a      	ldr	r2, [r3, #4]
 8002202:	23c0      	movs	r3, #192	@ 0xc0
 8002204:	061b      	lsls	r3, r3, #24
 8002206:	429a      	cmp	r2, r3
 8002208:	d018      	beq.n	800223c <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800220e:	2380      	movs	r3, #128	@ 0x80
 8002210:	05db      	lsls	r3, r3, #23
 8002212:	429a      	cmp	r2, r3
 8002214:	d012      	beq.n	800223c <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800221a:	2380      	movs	r3, #128	@ 0x80
 800221c:	061b      	lsls	r3, r3, #24
 800221e:	429a      	cmp	r2, r3
 8002220:	d00c      	beq.n	800223c <HAL_ADC_Init+0x248>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8002222:	4b44      	ldr	r3, [pc, #272]	@ (8002334 <HAL_ADC_Init+0x340>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a44      	ldr	r2, [pc, #272]	@ (8002338 <HAL_ADC_Init+0x344>)
 8002228:	4013      	ands	r3, r2
 800222a:	0019      	movs	r1, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	685a      	ldr	r2, [r3, #4]
 8002230:	23f0      	movs	r3, #240	@ 0xf0
 8002232:	039b      	lsls	r3, r3, #14
 8002234:	401a      	ands	r2, r3
 8002236:	4b3f      	ldr	r3, [pc, #252]	@ (8002334 <HAL_ADC_Init+0x340>)
 8002238:	430a      	orrs	r2, r1
 800223a:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6818      	ldr	r0, [r3, #0]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002244:	001a      	movs	r2, r3
 8002246:	2100      	movs	r1, #0
 8002248:	f7ff fdad 	bl	8001da6 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6818      	ldr	r0, [r3, #0]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002254:	4939      	ldr	r1, [pc, #228]	@ (800233c <HAL_ADC_Init+0x348>)
 8002256:	001a      	movs	r2, r3
 8002258:	f7ff fda5 	bl	8001da6 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	691b      	ldr	r3, [r3, #16]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d109      	bne.n	8002278 <HAL_ADC_Init+0x284>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2110      	movs	r1, #16
 8002270:	4249      	negs	r1, r1
 8002272:	430a      	orrs	r2, r1
 8002274:	629a      	str	r2, [r3, #40]	@ 0x28
 8002276:	e018      	b.n	80022aa <HAL_ADC_Init+0x2b6>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	691a      	ldr	r2, [r3, #16]
 800227c:	2380      	movs	r3, #128	@ 0x80
 800227e:	039b      	lsls	r3, r3, #14
 8002280:	429a      	cmp	r2, r3
 8002282:	d112      	bne.n	80022aa <HAL_ADC_Init+0x2b6>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	69db      	ldr	r3, [r3, #28]
 800228e:	3b01      	subs	r3, #1
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	221c      	movs	r2, #28
 8002294:	4013      	ands	r3, r2
 8002296:	2210      	movs	r2, #16
 8002298:	4252      	negs	r2, r2
 800229a:	409a      	lsls	r2, r3
 800229c:	0011      	movs	r1, r2
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	430a      	orrs	r2, r1
 80022a8:	629a      	str	r2, [r3, #40]	@ 0x28
    {
      /* Nothing to do */
    }
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	2100      	movs	r1, #0
 80022b0:	0018      	movs	r0, r3
 80022b2:	f7ff fd95 	bl	8001de0 <LL_ADC_GetSamplingTimeCommonChannels>
 80022b6:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80022bc:	429a      	cmp	r2, r3
 80022be:	d10b      	bne.n	80022d8 <HAL_ADC_Init+0x2e4>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022ca:	2203      	movs	r2, #3
 80022cc:	4393      	bics	r3, r2
 80022ce:	2201      	movs	r2, #1
 80022d0:	431a      	orrs	r2, r3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80022d6:	e01c      	b.n	8002312 <HAL_ADC_Init+0x31e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022dc:	2212      	movs	r2, #18
 80022de:	4393      	bics	r3, r2
 80022e0:	2210      	movs	r2, #16
 80022e2:	431a      	orrs	r2, r3
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022ec:	2201      	movs	r2, #1
 80022ee:	431a      	orrs	r2, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 80022f4:	231f      	movs	r3, #31
 80022f6:	18fb      	adds	r3, r7, r3
 80022f8:	2201      	movs	r2, #1
 80022fa:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80022fc:	e009      	b.n	8002312 <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002302:	2210      	movs	r2, #16
 8002304:	431a      	orrs	r2, r3
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800230a:	231f      	movs	r3, #31
 800230c:	18fb      	adds	r3, r7, r3
 800230e:	2201      	movs	r2, #1
 8002310:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8002312:	231f      	movs	r3, #31
 8002314:	18fb      	adds	r3, r7, r3
 8002316:	781b      	ldrb	r3, [r3, #0]
}
 8002318:	0018      	movs	r0, r3
 800231a:	46bd      	mov	sp, r7
 800231c:	b008      	add	sp, #32
 800231e:	bd80      	pop	{r7, pc}
 8002320:	20000030 	.word	0x20000030
 8002324:	00030d40 	.word	0x00030d40
 8002328:	fffffefd 	.word	0xfffffefd
 800232c:	ffde0201 	.word	0xffde0201
 8002330:	1ffffc02 	.word	0x1ffffc02
 8002334:	40012708 	.word	0x40012708
 8002338:	ffc3ffff 	.word	0xffc3ffff
 800233c:	7fffff04 	.word	0x7fffff04

08002340 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002340:	b5b0      	push	{r4, r5, r7, lr}
 8002342:	b086      	sub	sp, #24
 8002344:	af00      	add	r7, sp, #0
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	0018      	movs	r0, r3
 8002352:	f7ff fe3d 	bl	8001fd0 <LL_ADC_REG_IsConversionOngoing>
 8002356:	1e03      	subs	r3, r0, #0
 8002358:	d16c      	bne.n	8002434 <HAL_ADC_Start_DMA+0xf4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	2254      	movs	r2, #84	@ 0x54
 800235e:	5c9b      	ldrb	r3, [r3, r2]
 8002360:	2b01      	cmp	r3, #1
 8002362:	d101      	bne.n	8002368 <HAL_ADC_Start_DMA+0x28>
 8002364:	2302      	movs	r3, #2
 8002366:	e06c      	b.n	8002442 <HAL_ADC_Start_DMA+0x102>
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2254      	movs	r2, #84	@ 0x54
 800236c:	2101      	movs	r1, #1
 800236e:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	68db      	ldr	r3, [r3, #12]
 8002376:	2201      	movs	r2, #1
 8002378:	4013      	ands	r3, r2
 800237a:	d113      	bne.n	80023a4 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	0018      	movs	r0, r3
 8002382:	f7ff fe01 	bl	8001f88 <LL_ADC_IsEnabled>
 8002386:	1e03      	subs	r3, r0, #0
 8002388:	d004      	beq.n	8002394 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	0018      	movs	r0, r3
 8002390:	f7ff fde8 	bl	8001f64 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	68da      	ldr	r2, [r3, #12]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	2101      	movs	r1, #1
 80023a0:	430a      	orrs	r2, r1
 80023a2:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80023a4:	2517      	movs	r5, #23
 80023a6:	197c      	adds	r4, r7, r5
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	0018      	movs	r0, r3
 80023ac:	f000 fa3c 	bl	8002828 <ADC_Enable>
 80023b0:	0003      	movs	r3, r0
 80023b2:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80023b4:	002c      	movs	r4, r5
 80023b6:	193b      	adds	r3, r7, r4
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d13e      	bne.n	800243c <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023c2:	4a22      	ldr	r2, [pc, #136]	@ (800244c <HAL_ADC_Start_DMA+0x10c>)
 80023c4:	4013      	ands	r3, r2
 80023c6:	2280      	movs	r2, #128	@ 0x80
 80023c8:	0052      	lsls	r2, r2, #1
 80023ca:	431a      	orrs	r2, r3
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2200      	movs	r2, #0
 80023d4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023da:	4a1d      	ldr	r2, [pc, #116]	@ (8002450 <HAL_ADC_Start_DMA+0x110>)
 80023dc:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023e2:	4a1c      	ldr	r2, [pc, #112]	@ (8002454 <HAL_ADC_Start_DMA+0x114>)
 80023e4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023ea:	4a1b      	ldr	r2, [pc, #108]	@ (8002458 <HAL_ADC_Start_DMA+0x118>)
 80023ec:	635a      	str	r2, [r3, #52]	@ 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	221c      	movs	r2, #28
 80023f4:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	2254      	movs	r2, #84	@ 0x54
 80023fa:	2100      	movs	r1, #0
 80023fc:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	685a      	ldr	r2, [r3, #4]
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2110      	movs	r1, #16
 800240a:	430a      	orrs	r2, r1
 800240c:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	3340      	adds	r3, #64	@ 0x40
 8002418:	0019      	movs	r1, r3
 800241a:	68ba      	ldr	r2, [r7, #8]
 800241c:	193c      	adds	r4, r7, r4
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	f000 fc76 	bl	8002d10 <HAL_DMA_Start_IT>
 8002424:	0003      	movs	r3, r0
 8002426:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	0018      	movs	r0, r3
 800242e:	f7ff fdbd 	bl	8001fac <LL_ADC_REG_StartConversion>
 8002432:	e003      	b.n	800243c <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002434:	2317      	movs	r3, #23
 8002436:	18fb      	adds	r3, r7, r3
 8002438:	2202      	movs	r2, #2
 800243a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 800243c:	2317      	movs	r3, #23
 800243e:	18fb      	adds	r3, r7, r3
 8002440:	781b      	ldrb	r3, [r3, #0]
}
 8002442:	0018      	movs	r0, r3
 8002444:	46bd      	mov	sp, r7
 8002446:	b006      	add	sp, #24
 8002448:	bdb0      	pop	{r4, r5, r7, pc}
 800244a:	46c0      	nop			@ (mov r8, r8)
 800244c:	fffff0fe 	.word	0xfffff0fe
 8002450:	08002925 	.word	0x08002925
 8002454:	080029ed 	.word	0x080029ed
 8002458:	08002a0b 	.word	0x08002a0b

0800245c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002464:	46c0      	nop			@ (mov r8, r8)
 8002466:	46bd      	mov	sp, r7
 8002468:	b002      	add	sp, #8
 800246a:	bd80      	pop	{r7, pc}

0800246c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b082      	sub	sp, #8
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002474:	46c0      	nop			@ (mov r8, r8)
 8002476:	46bd      	mov	sp, r7
 8002478:	b002      	add	sp, #8
 800247a:	bd80      	pop	{r7, pc}

0800247c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b086      	sub	sp, #24
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
 8002484:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002486:	2317      	movs	r3, #23
 8002488:	18fb      	adds	r3, r7, r3
 800248a:	2200      	movs	r2, #0
 800248c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800248e:	2300      	movs	r3, #0
 8002490:	60fb      	str	r3, [r7, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2254      	movs	r2, #84	@ 0x54
 8002496:	5c9b      	ldrb	r3, [r3, r2]
 8002498:	2b01      	cmp	r3, #1
 800249a:	d101      	bne.n	80024a0 <HAL_ADC_ConfigChannel+0x24>
 800249c:	2302      	movs	r3, #2
 800249e:	e1be      	b.n	800281e <HAL_ADC_ConfigChannel+0x3a2>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2254      	movs	r2, #84	@ 0x54
 80024a4:	2101      	movs	r1, #1
 80024a6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	0018      	movs	r0, r3
 80024ae:	f7ff fd8f 	bl	8001fd0 <LL_ADC_REG_IsConversionOngoing>
 80024b2:	1e03      	subs	r3, r0, #0
 80024b4:	d000      	beq.n	80024b8 <HAL_ADC_ConfigChannel+0x3c>
 80024b6:	e1a1      	b.n	80027fc <HAL_ADC_ConfigChannel+0x380>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	2b02      	cmp	r3, #2
 80024be:	d100      	bne.n	80024c2 <HAL_ADC_ConfigChannel+0x46>
 80024c0:	e152      	b.n	8002768 <HAL_ADC_ConfigChannel+0x2ec>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	691a      	ldr	r2, [r3, #16]
 80024c6:	2380      	movs	r3, #128	@ 0x80
 80024c8:	061b      	lsls	r3, r3, #24
 80024ca:	429a      	cmp	r2, r3
 80024cc:	d004      	beq.n	80024d8 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80024d2:	4ac2      	ldr	r2, [pc, #776]	@ (80027dc <HAL_ADC_ConfigChannel+0x360>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d108      	bne.n	80024ea <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	0019      	movs	r1, r3
 80024e2:	0010      	movs	r0, r2
 80024e4:	f7ff fcc4 	bl	8001e70 <LL_ADC_REG_SetSequencerChAdd>
 80024e8:	e0ed      	b.n	80026c6 <HAL_ADC_ConfigChannel+0x24a>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	211f      	movs	r1, #31
 80024f4:	400b      	ands	r3, r1
 80024f6:	210f      	movs	r1, #15
 80024f8:	4099      	lsls	r1, r3
 80024fa:	000b      	movs	r3, r1
 80024fc:	43db      	mvns	r3, r3
 80024fe:	4013      	ands	r3, r2
 8002500:	0019      	movs	r1, r3
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	025b      	lsls	r3, r3, #9
 8002508:	0a5b      	lsrs	r3, r3, #9
 800250a:	d105      	bne.n	8002518 <HAL_ADC_ConfigChannel+0x9c>
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	0e9b      	lsrs	r3, r3, #26
 8002512:	221f      	movs	r2, #31
 8002514:	4013      	ands	r3, r2
 8002516:	e0bc      	b.n	8002692 <HAL_ADC_ConfigChannel+0x216>
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	2201      	movs	r2, #1
 800251e:	4013      	ands	r3, r2
 8002520:	d000      	beq.n	8002524 <HAL_ADC_ConfigChannel+0xa8>
 8002522:	e0b5      	b.n	8002690 <HAL_ADC_ConfigChannel+0x214>
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2202      	movs	r2, #2
 800252a:	4013      	ands	r3, r2
 800252c:	d000      	beq.n	8002530 <HAL_ADC_ConfigChannel+0xb4>
 800252e:	e0ad      	b.n	800268c <HAL_ADC_ConfigChannel+0x210>
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2204      	movs	r2, #4
 8002536:	4013      	ands	r3, r2
 8002538:	d000      	beq.n	800253c <HAL_ADC_ConfigChannel+0xc0>
 800253a:	e0a5      	b.n	8002688 <HAL_ADC_ConfigChannel+0x20c>
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	2208      	movs	r2, #8
 8002542:	4013      	ands	r3, r2
 8002544:	d000      	beq.n	8002548 <HAL_ADC_ConfigChannel+0xcc>
 8002546:	e09d      	b.n	8002684 <HAL_ADC_ConfigChannel+0x208>
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2210      	movs	r2, #16
 800254e:	4013      	ands	r3, r2
 8002550:	d000      	beq.n	8002554 <HAL_ADC_ConfigChannel+0xd8>
 8002552:	e095      	b.n	8002680 <HAL_ADC_ConfigChannel+0x204>
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	2220      	movs	r2, #32
 800255a:	4013      	ands	r3, r2
 800255c:	d000      	beq.n	8002560 <HAL_ADC_ConfigChannel+0xe4>
 800255e:	e08d      	b.n	800267c <HAL_ADC_ConfigChannel+0x200>
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	2240      	movs	r2, #64	@ 0x40
 8002566:	4013      	ands	r3, r2
 8002568:	d000      	beq.n	800256c <HAL_ADC_ConfigChannel+0xf0>
 800256a:	e085      	b.n	8002678 <HAL_ADC_ConfigChannel+0x1fc>
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2280      	movs	r2, #128	@ 0x80
 8002572:	4013      	ands	r3, r2
 8002574:	d000      	beq.n	8002578 <HAL_ADC_ConfigChannel+0xfc>
 8002576:	e07d      	b.n	8002674 <HAL_ADC_ConfigChannel+0x1f8>
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	2380      	movs	r3, #128	@ 0x80
 800257e:	005b      	lsls	r3, r3, #1
 8002580:	4013      	ands	r3, r2
 8002582:	d000      	beq.n	8002586 <HAL_ADC_ConfigChannel+0x10a>
 8002584:	e074      	b.n	8002670 <HAL_ADC_ConfigChannel+0x1f4>
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	2380      	movs	r3, #128	@ 0x80
 800258c:	009b      	lsls	r3, r3, #2
 800258e:	4013      	ands	r3, r2
 8002590:	d000      	beq.n	8002594 <HAL_ADC_ConfigChannel+0x118>
 8002592:	e06b      	b.n	800266c <HAL_ADC_ConfigChannel+0x1f0>
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	2380      	movs	r3, #128	@ 0x80
 800259a:	00db      	lsls	r3, r3, #3
 800259c:	4013      	ands	r3, r2
 800259e:	d000      	beq.n	80025a2 <HAL_ADC_ConfigChannel+0x126>
 80025a0:	e062      	b.n	8002668 <HAL_ADC_ConfigChannel+0x1ec>
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	2380      	movs	r3, #128	@ 0x80
 80025a8:	011b      	lsls	r3, r3, #4
 80025aa:	4013      	ands	r3, r2
 80025ac:	d000      	beq.n	80025b0 <HAL_ADC_ConfigChannel+0x134>
 80025ae:	e059      	b.n	8002664 <HAL_ADC_ConfigChannel+0x1e8>
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	2380      	movs	r3, #128	@ 0x80
 80025b6:	015b      	lsls	r3, r3, #5
 80025b8:	4013      	ands	r3, r2
 80025ba:	d151      	bne.n	8002660 <HAL_ADC_ConfigChannel+0x1e4>
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	2380      	movs	r3, #128	@ 0x80
 80025c2:	019b      	lsls	r3, r3, #6
 80025c4:	4013      	ands	r3, r2
 80025c6:	d149      	bne.n	800265c <HAL_ADC_ConfigChannel+0x1e0>
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	2380      	movs	r3, #128	@ 0x80
 80025ce:	01db      	lsls	r3, r3, #7
 80025d0:	4013      	ands	r3, r2
 80025d2:	d141      	bne.n	8002658 <HAL_ADC_ConfigChannel+0x1dc>
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	2380      	movs	r3, #128	@ 0x80
 80025da:	021b      	lsls	r3, r3, #8
 80025dc:	4013      	ands	r3, r2
 80025de:	d139      	bne.n	8002654 <HAL_ADC_ConfigChannel+0x1d8>
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	2380      	movs	r3, #128	@ 0x80
 80025e6:	025b      	lsls	r3, r3, #9
 80025e8:	4013      	ands	r3, r2
 80025ea:	d131      	bne.n	8002650 <HAL_ADC_ConfigChannel+0x1d4>
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	2380      	movs	r3, #128	@ 0x80
 80025f2:	029b      	lsls	r3, r3, #10
 80025f4:	4013      	ands	r3, r2
 80025f6:	d129      	bne.n	800264c <HAL_ADC_ConfigChannel+0x1d0>
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	2380      	movs	r3, #128	@ 0x80
 80025fe:	02db      	lsls	r3, r3, #11
 8002600:	4013      	ands	r3, r2
 8002602:	d121      	bne.n	8002648 <HAL_ADC_ConfigChannel+0x1cc>
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	2380      	movs	r3, #128	@ 0x80
 800260a:	031b      	lsls	r3, r3, #12
 800260c:	4013      	ands	r3, r2
 800260e:	d119      	bne.n	8002644 <HAL_ADC_ConfigChannel+0x1c8>
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	2380      	movs	r3, #128	@ 0x80
 8002616:	035b      	lsls	r3, r3, #13
 8002618:	4013      	ands	r3, r2
 800261a:	d111      	bne.n	8002640 <HAL_ADC_ConfigChannel+0x1c4>
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	2380      	movs	r3, #128	@ 0x80
 8002622:	039b      	lsls	r3, r3, #14
 8002624:	4013      	ands	r3, r2
 8002626:	d109      	bne.n	800263c <HAL_ADC_ConfigChannel+0x1c0>
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	2380      	movs	r3, #128	@ 0x80
 800262e:	03db      	lsls	r3, r3, #15
 8002630:	4013      	ands	r3, r2
 8002632:	d001      	beq.n	8002638 <HAL_ADC_ConfigChannel+0x1bc>
 8002634:	2316      	movs	r3, #22
 8002636:	e02c      	b.n	8002692 <HAL_ADC_ConfigChannel+0x216>
 8002638:	2300      	movs	r3, #0
 800263a:	e02a      	b.n	8002692 <HAL_ADC_ConfigChannel+0x216>
 800263c:	2315      	movs	r3, #21
 800263e:	e028      	b.n	8002692 <HAL_ADC_ConfigChannel+0x216>
 8002640:	2314      	movs	r3, #20
 8002642:	e026      	b.n	8002692 <HAL_ADC_ConfigChannel+0x216>
 8002644:	2313      	movs	r3, #19
 8002646:	e024      	b.n	8002692 <HAL_ADC_ConfigChannel+0x216>
 8002648:	2312      	movs	r3, #18
 800264a:	e022      	b.n	8002692 <HAL_ADC_ConfigChannel+0x216>
 800264c:	2311      	movs	r3, #17
 800264e:	e020      	b.n	8002692 <HAL_ADC_ConfigChannel+0x216>
 8002650:	2310      	movs	r3, #16
 8002652:	e01e      	b.n	8002692 <HAL_ADC_ConfigChannel+0x216>
 8002654:	230f      	movs	r3, #15
 8002656:	e01c      	b.n	8002692 <HAL_ADC_ConfigChannel+0x216>
 8002658:	230e      	movs	r3, #14
 800265a:	e01a      	b.n	8002692 <HAL_ADC_ConfigChannel+0x216>
 800265c:	230d      	movs	r3, #13
 800265e:	e018      	b.n	8002692 <HAL_ADC_ConfigChannel+0x216>
 8002660:	230c      	movs	r3, #12
 8002662:	e016      	b.n	8002692 <HAL_ADC_ConfigChannel+0x216>
 8002664:	230b      	movs	r3, #11
 8002666:	e014      	b.n	8002692 <HAL_ADC_ConfigChannel+0x216>
 8002668:	230a      	movs	r3, #10
 800266a:	e012      	b.n	8002692 <HAL_ADC_ConfigChannel+0x216>
 800266c:	2309      	movs	r3, #9
 800266e:	e010      	b.n	8002692 <HAL_ADC_ConfigChannel+0x216>
 8002670:	2308      	movs	r3, #8
 8002672:	e00e      	b.n	8002692 <HAL_ADC_ConfigChannel+0x216>
 8002674:	2307      	movs	r3, #7
 8002676:	e00c      	b.n	8002692 <HAL_ADC_ConfigChannel+0x216>
 8002678:	2306      	movs	r3, #6
 800267a:	e00a      	b.n	8002692 <HAL_ADC_ConfigChannel+0x216>
 800267c:	2305      	movs	r3, #5
 800267e:	e008      	b.n	8002692 <HAL_ADC_ConfigChannel+0x216>
 8002680:	2304      	movs	r3, #4
 8002682:	e006      	b.n	8002692 <HAL_ADC_ConfigChannel+0x216>
 8002684:	2303      	movs	r3, #3
 8002686:	e004      	b.n	8002692 <HAL_ADC_ConfigChannel+0x216>
 8002688:	2302      	movs	r3, #2
 800268a:	e002      	b.n	8002692 <HAL_ADC_ConfigChannel+0x216>
 800268c:	2301      	movs	r3, #1
 800268e:	e000      	b.n	8002692 <HAL_ADC_ConfigChannel+0x216>
 8002690:	2300      	movs	r3, #0
 8002692:	683a      	ldr	r2, [r7, #0]
 8002694:	6852      	ldr	r2, [r2, #4]
 8002696:	201f      	movs	r0, #31
 8002698:	4002      	ands	r2, r0
 800269a:	4093      	lsls	r3, r2
 800269c:	000a      	movs	r2, r1
 800269e:	431a      	orrs	r2, r3
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	089b      	lsrs	r3, r3, #2
 80026aa:	1c5a      	adds	r2, r3, #1
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	69db      	ldr	r3, [r3, #28]
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d808      	bhi.n	80026c6 <HAL_ADC_ConfigChannel+0x24a>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6818      	ldr	r0, [r3, #0]
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	6859      	ldr	r1, [r3, #4]
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	001a      	movs	r2, r3
 80026c2:	f7ff fbb5 	bl	8001e30 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6818      	ldr	r0, [r3, #0]
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	6819      	ldr	r1, [r3, #0]
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	001a      	movs	r2, r3
 80026d4:	f7ff fbf0 	bl	8001eb8 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	db00      	blt.n	80026e2 <HAL_ADC_ConfigChannel+0x266>
 80026e0:	e096      	b.n	8002810 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80026e2:	4b3f      	ldr	r3, [pc, #252]	@ (80027e0 <HAL_ADC_ConfigChannel+0x364>)
 80026e4:	0018      	movs	r0, r3
 80026e6:	f7ff fb51 	bl	8001d8c <LL_ADC_GetCommonPathInternalCh>
 80026ea:	0003      	movs	r3, r0
 80026ec:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a3c      	ldr	r2, [pc, #240]	@ (80027e4 <HAL_ADC_ConfigChannel+0x368>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d123      	bne.n	8002740 <HAL_ADC_ConfigChannel+0x2c4>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80026f8:	693a      	ldr	r2, [r7, #16]
 80026fa:	2380      	movs	r3, #128	@ 0x80
 80026fc:	041b      	lsls	r3, r3, #16
 80026fe:	4013      	ands	r3, r2
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002700:	d11e      	bne.n	8002740 <HAL_ADC_ConfigChannel+0x2c4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	2280      	movs	r2, #128	@ 0x80
 8002706:	0412      	lsls	r2, r2, #16
 8002708:	4313      	orrs	r3, r2
 800270a:	4a35      	ldr	r2, [pc, #212]	@ (80027e0 <HAL_ADC_ConfigChannel+0x364>)
 800270c:	0019      	movs	r1, r3
 800270e:	0010      	movs	r0, r2
 8002710:	f7ff fb28 	bl	8001d64 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8002714:	4b34      	ldr	r3, [pc, #208]	@ (80027e8 <HAL_ADC_ConfigChannel+0x36c>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4934      	ldr	r1, [pc, #208]	@ (80027ec <HAL_ADC_ConfigChannel+0x370>)
 800271a:	0018      	movs	r0, r3
 800271c:	f7fd fd08 	bl	8000130 <__udivsi3>
 8002720:	0003      	movs	r3, r0
 8002722:	001a      	movs	r2, r3
 8002724:	0013      	movs	r3, r2
 8002726:	005b      	lsls	r3, r3, #1
 8002728:	189b      	adds	r3, r3, r2
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	3301      	adds	r3, #1
 800272e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002730:	e002      	b.n	8002738 <HAL_ADC_ConfigChannel+0x2bc>
          {
            wait_loop_index--;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	3b01      	subs	r3, #1
 8002736:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d1f9      	bne.n	8002732 <HAL_ADC_ConfigChannel+0x2b6>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800273e:	e067      	b.n	8002810 <HAL_ADC_ConfigChannel+0x394>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a2a      	ldr	r2, [pc, #168]	@ (80027f0 <HAL_ADC_ConfigChannel+0x374>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d162      	bne.n	8002810 <HAL_ADC_ConfigChannel+0x394>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800274a:	693a      	ldr	r2, [r7, #16]
 800274c:	2380      	movs	r3, #128	@ 0x80
 800274e:	03db      	lsls	r3, r3, #15
 8002750:	4013      	ands	r3, r2
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002752:	d15d      	bne.n	8002810 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	2280      	movs	r2, #128	@ 0x80
 8002758:	03d2      	lsls	r2, r2, #15
 800275a:	4313      	orrs	r3, r2
 800275c:	4a20      	ldr	r2, [pc, #128]	@ (80027e0 <HAL_ADC_ConfigChannel+0x364>)
 800275e:	0019      	movs	r1, r3
 8002760:	0010      	movs	r0, r2
 8002762:	f7ff faff 	bl	8001d64 <LL_ADC_SetCommonPathInternalCh>
 8002766:	e053      	b.n	8002810 <HAL_ADC_ConfigChannel+0x394>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	691a      	ldr	r2, [r3, #16]
 800276c:	2380      	movs	r3, #128	@ 0x80
 800276e:	061b      	lsls	r3, r3, #24
 8002770:	429a      	cmp	r2, r3
 8002772:	d004      	beq.n	800277e <HAL_ADC_ConfigChannel+0x302>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002778:	4a18      	ldr	r2, [pc, #96]	@ (80027dc <HAL_ADC_ConfigChannel+0x360>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d107      	bne.n	800278e <HAL_ADC_ConfigChannel+0x312>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	0019      	movs	r1, r3
 8002788:	0010      	movs	r0, r2
 800278a:	f7ff fb82 	bl	8001e92 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: VrefInt/TempSensor.       */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	2b00      	cmp	r3, #0
 8002794:	da3c      	bge.n	8002810 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002796:	4b12      	ldr	r3, [pc, #72]	@ (80027e0 <HAL_ADC_ConfigChannel+0x364>)
 8002798:	0018      	movs	r0, r3
 800279a:	f7ff faf7 	bl	8001d8c <LL_ADC_GetCommonPathInternalCh>
 800279e:	0003      	movs	r3, r0
 80027a0:	613b      	str	r3, [r7, #16]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a0f      	ldr	r2, [pc, #60]	@ (80027e4 <HAL_ADC_ConfigChannel+0x368>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d108      	bne.n	80027be <HAL_ADC_ConfigChannel+0x342>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80027ac:	693b      	ldr	r3, [r7, #16]
 80027ae:	4a11      	ldr	r2, [pc, #68]	@ (80027f4 <HAL_ADC_ConfigChannel+0x378>)
 80027b0:	4013      	ands	r3, r2
 80027b2:	4a0b      	ldr	r2, [pc, #44]	@ (80027e0 <HAL_ADC_ConfigChannel+0x364>)
 80027b4:	0019      	movs	r1, r3
 80027b6:	0010      	movs	r0, r2
 80027b8:	f7ff fad4 	bl	8001d64 <LL_ADC_SetCommonPathInternalCh>
 80027bc:	e028      	b.n	8002810 <HAL_ADC_ConfigChannel+0x394>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a0b      	ldr	r2, [pc, #44]	@ (80027f0 <HAL_ADC_ConfigChannel+0x374>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d123      	bne.n	8002810 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	4a0b      	ldr	r2, [pc, #44]	@ (80027f8 <HAL_ADC_ConfigChannel+0x37c>)
 80027cc:	4013      	ands	r3, r2
 80027ce:	4a04      	ldr	r2, [pc, #16]	@ (80027e0 <HAL_ADC_ConfigChannel+0x364>)
 80027d0:	0019      	movs	r1, r3
 80027d2:	0010      	movs	r0, r2
 80027d4:	f7ff fac6 	bl	8001d64 <LL_ADC_SetCommonPathInternalCh>
 80027d8:	e01a      	b.n	8002810 <HAL_ADC_ConfigChannel+0x394>
 80027da:	46c0      	nop			@ (mov r8, r8)
 80027dc:	80000004 	.word	0x80000004
 80027e0:	40012708 	.word	0x40012708
 80027e4:	a4000200 	.word	0xa4000200
 80027e8:	20000030 	.word	0x20000030
 80027ec:	00030d40 	.word	0x00030d40
 80027f0:	a8000400 	.word	0xa8000400
 80027f4:	ff7fffff 	.word	0xff7fffff
 80027f8:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002800:	2220      	movs	r2, #32
 8002802:	431a      	orrs	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002808:	2317      	movs	r3, #23
 800280a:	18fb      	adds	r3, r7, r3
 800280c:	2201      	movs	r2, #1
 800280e:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2254      	movs	r2, #84	@ 0x54
 8002814:	2100      	movs	r1, #0
 8002816:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8002818:	2317      	movs	r3, #23
 800281a:	18fb      	adds	r3, r7, r3
 800281c:	781b      	ldrb	r3, [r3, #0]
}
 800281e:	0018      	movs	r0, r3
 8002820:	46bd      	mov	sp, r7
 8002822:	b006      	add	sp, #24
 8002824:	bd80      	pop	{r7, pc}
 8002826:	46c0      	nop			@ (mov r8, r8)

08002828 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002830:	2300      	movs	r3, #0
 8002832:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	0018      	movs	r0, r3
 800283a:	f7ff fba5 	bl	8001f88 <LL_ADC_IsEnabled>
 800283e:	1e03      	subs	r3, r0, #0
 8002840:	d162      	bne.n	8002908 <ADC_Enable+0xe0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	4a32      	ldr	r2, [pc, #200]	@ (8002914 <ADC_Enable+0xec>)
 800284a:	4013      	ands	r3, r2
 800284c:	d00d      	beq.n	800286a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002852:	2210      	movs	r2, #16
 8002854:	431a      	orrs	r2, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800285e:	2201      	movs	r2, #1
 8002860:	431a      	orrs	r2, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e04f      	b.n	800290a <ADC_Enable+0xe2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	0018      	movs	r0, r3
 8002870:	f7ff fb66 	bl	8001f40 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8002874:	4b28      	ldr	r3, [pc, #160]	@ (8002918 <ADC_Enable+0xf0>)
 8002876:	0018      	movs	r0, r3
 8002878:	f7ff fa88 	bl	8001d8c <LL_ADC_GetCommonPathInternalCh>
 800287c:	0002      	movs	r2, r0
 800287e:	2380      	movs	r3, #128	@ 0x80
 8002880:	041b      	lsls	r3, r3, #16
 8002882:	4013      	ands	r3, r2
 8002884:	d00f      	beq.n	80028a6 <ADC_Enable+0x7e>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002886:	4b25      	ldr	r3, [pc, #148]	@ (800291c <ADC_Enable+0xf4>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4925      	ldr	r1, [pc, #148]	@ (8002920 <ADC_Enable+0xf8>)
 800288c:	0018      	movs	r0, r3
 800288e:	f7fd fc4f 	bl	8000130 <__udivsi3>
 8002892:	0003      	movs	r3, r0
 8002894:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8002896:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002898:	e002      	b.n	80028a0 <ADC_Enable+0x78>
      {
        wait_loop_index--;
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	3b01      	subs	r3, #1
 800289e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d1f9      	bne.n	800289a <ADC_Enable+0x72>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	7e5b      	ldrb	r3, [r3, #25]
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	d02c      	beq.n	8002908 <ADC_Enable+0xe0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80028ae:	f7ff fa2b 	bl	8001d08 <HAL_GetTick>
 80028b2:	0003      	movs	r3, r0
 80028b4:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80028b6:	e020      	b.n	80028fa <ADC_Enable+0xd2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	0018      	movs	r0, r3
 80028be:	f7ff fb63 	bl	8001f88 <LL_ADC_IsEnabled>
 80028c2:	1e03      	subs	r3, r0, #0
 80028c4:	d104      	bne.n	80028d0 <ADC_Enable+0xa8>
        {
          LL_ADC_Enable(hadc->Instance);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	0018      	movs	r0, r3
 80028cc:	f7ff fb38 	bl	8001f40 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80028d0:	f7ff fa1a 	bl	8001d08 <HAL_GetTick>
 80028d4:	0002      	movs	r2, r0
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	1ad3      	subs	r3, r2, r3
 80028da:	2b02      	cmp	r3, #2
 80028dc:	d90d      	bls.n	80028fa <ADC_Enable+0xd2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028e2:	2210      	movs	r2, #16
 80028e4:	431a      	orrs	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ee:	2201      	movs	r2, #1
 80028f0:	431a      	orrs	r2, r3
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	e007      	b.n	800290a <ADC_Enable+0xe2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2201      	movs	r2, #1
 8002902:	4013      	ands	r3, r2
 8002904:	2b01      	cmp	r3, #1
 8002906:	d1d7      	bne.n	80028b8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002908:	2300      	movs	r3, #0
}
 800290a:	0018      	movs	r0, r3
 800290c:	46bd      	mov	sp, r7
 800290e:	b004      	add	sp, #16
 8002910:	bd80      	pop	{r7, pc}
 8002912:	46c0      	nop			@ (mov r8, r8)
 8002914:	80000017 	.word	0x80000017
 8002918:	40012708 	.word	0x40012708
 800291c:	20000030 	.word	0x20000030
 8002920:	00030d40 	.word	0x00030d40

08002924 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b084      	sub	sp, #16
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002930:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002936:	2250      	movs	r2, #80	@ 0x50
 8002938:	4013      	ands	r3, r2
 800293a:	d141      	bne.n	80029c0 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002940:	2280      	movs	r2, #128	@ 0x80
 8002942:	0092      	lsls	r2, r2, #2
 8002944:	431a      	orrs	r2, r3
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	0018      	movs	r0, r3
 8002950:	f7ff fa5d 	bl	8001e0e <LL_ADC_REG_IsTriggerSourceSWStart>
 8002954:	1e03      	subs	r3, r0, #0
 8002956:	d02e      	beq.n	80029b6 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	7e9b      	ldrb	r3, [r3, #26]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d12a      	bne.n	80029b6 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	2208      	movs	r2, #8
 8002968:	4013      	ands	r3, r2
 800296a:	2b08      	cmp	r3, #8
 800296c:	d123      	bne.n	80029b6 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	0018      	movs	r0, r3
 8002974:	f7ff fb2c 	bl	8001fd0 <LL_ADC_REG_IsConversionOngoing>
 8002978:	1e03      	subs	r3, r0, #0
 800297a:	d110      	bne.n	800299e <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	685a      	ldr	r2, [r3, #4]
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	210c      	movs	r1, #12
 8002988:	438a      	bics	r2, r1
 800298a:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002990:	4a15      	ldr	r2, [pc, #84]	@ (80029e8 <ADC_DMAConvCplt+0xc4>)
 8002992:	4013      	ands	r3, r2
 8002994:	2201      	movs	r2, #1
 8002996:	431a      	orrs	r2, r3
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	659a      	str	r2, [r3, #88]	@ 0x58
 800299c:	e00b      	b.n	80029b6 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029a2:	2220      	movs	r2, #32
 80029a4:	431a      	orrs	r2, r3
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029ae:	2201      	movs	r2, #1
 80029b0:	431a      	orrs	r2, r3
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	0018      	movs	r0, r3
 80029ba:	f7fe f9ad 	bl	8000d18 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80029be:	e00f      	b.n	80029e0 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029c4:	2210      	movs	r2, #16
 80029c6:	4013      	ands	r3, r2
 80029c8:	d004      	beq.n	80029d4 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	0018      	movs	r0, r3
 80029ce:	f7ff fd4d 	bl	800246c <HAL_ADC_ErrorCallback>
}
 80029d2:	e005      	b.n	80029e0 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029da:	687a      	ldr	r2, [r7, #4]
 80029dc:	0010      	movs	r0, r2
 80029de:	4798      	blx	r3
}
 80029e0:	46c0      	nop			@ (mov r8, r8)
 80029e2:	46bd      	mov	sp, r7
 80029e4:	b004      	add	sp, #16
 80029e6:	bd80      	pop	{r7, pc}
 80029e8:	fffffefe 	.word	0xfffffefe

080029ec <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b084      	sub	sp, #16
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029f8:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	0018      	movs	r0, r3
 80029fe:	f7ff fd2d 	bl	800245c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002a02:	46c0      	nop			@ (mov r8, r8)
 8002a04:	46bd      	mov	sp, r7
 8002a06:	b004      	add	sp, #16
 8002a08:	bd80      	pop	{r7, pc}

08002a0a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002a0a:	b580      	push	{r7, lr}
 8002a0c:	b084      	sub	sp, #16
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a16:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a1c:	2240      	movs	r2, #64	@ 0x40
 8002a1e:	431a      	orrs	r2, r3
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a28:	2204      	movs	r2, #4
 8002a2a:	431a      	orrs	r2, r3
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	0018      	movs	r0, r3
 8002a34:	f7ff fd1a 	bl	800246c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002a38:	46c0      	nop			@ (mov r8, r8)
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	b004      	add	sp, #16
 8002a3e:	bd80      	pop	{r7, pc}

08002a40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b082      	sub	sp, #8
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	0002      	movs	r2, r0
 8002a48:	1dfb      	adds	r3, r7, #7
 8002a4a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002a4c:	1dfb      	adds	r3, r7, #7
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	2b7f      	cmp	r3, #127	@ 0x7f
 8002a52:	d809      	bhi.n	8002a68 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a54:	1dfb      	adds	r3, r7, #7
 8002a56:	781b      	ldrb	r3, [r3, #0]
 8002a58:	001a      	movs	r2, r3
 8002a5a:	231f      	movs	r3, #31
 8002a5c:	401a      	ands	r2, r3
 8002a5e:	4b04      	ldr	r3, [pc, #16]	@ (8002a70 <__NVIC_EnableIRQ+0x30>)
 8002a60:	2101      	movs	r1, #1
 8002a62:	4091      	lsls	r1, r2
 8002a64:	000a      	movs	r2, r1
 8002a66:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002a68:	46c0      	nop			@ (mov r8, r8)
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	b002      	add	sp, #8
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	e000e100 	.word	0xe000e100

08002a74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a74:	b590      	push	{r4, r7, lr}
 8002a76:	b083      	sub	sp, #12
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	0002      	movs	r2, r0
 8002a7c:	6039      	str	r1, [r7, #0]
 8002a7e:	1dfb      	adds	r3, r7, #7
 8002a80:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002a82:	1dfb      	adds	r3, r7, #7
 8002a84:	781b      	ldrb	r3, [r3, #0]
 8002a86:	2b7f      	cmp	r3, #127	@ 0x7f
 8002a88:	d828      	bhi.n	8002adc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a8a:	4a2f      	ldr	r2, [pc, #188]	@ (8002b48 <__NVIC_SetPriority+0xd4>)
 8002a8c:	1dfb      	adds	r3, r7, #7
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	b25b      	sxtb	r3, r3
 8002a92:	089b      	lsrs	r3, r3, #2
 8002a94:	33c0      	adds	r3, #192	@ 0xc0
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	589b      	ldr	r3, [r3, r2]
 8002a9a:	1dfa      	adds	r2, r7, #7
 8002a9c:	7812      	ldrb	r2, [r2, #0]
 8002a9e:	0011      	movs	r1, r2
 8002aa0:	2203      	movs	r2, #3
 8002aa2:	400a      	ands	r2, r1
 8002aa4:	00d2      	lsls	r2, r2, #3
 8002aa6:	21ff      	movs	r1, #255	@ 0xff
 8002aa8:	4091      	lsls	r1, r2
 8002aaa:	000a      	movs	r2, r1
 8002aac:	43d2      	mvns	r2, r2
 8002aae:	401a      	ands	r2, r3
 8002ab0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	019b      	lsls	r3, r3, #6
 8002ab6:	22ff      	movs	r2, #255	@ 0xff
 8002ab8:	401a      	ands	r2, r3
 8002aba:	1dfb      	adds	r3, r7, #7
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	0018      	movs	r0, r3
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	4003      	ands	r3, r0
 8002ac4:	00db      	lsls	r3, r3, #3
 8002ac6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ac8:	481f      	ldr	r0, [pc, #124]	@ (8002b48 <__NVIC_SetPriority+0xd4>)
 8002aca:	1dfb      	adds	r3, r7, #7
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	b25b      	sxtb	r3, r3
 8002ad0:	089b      	lsrs	r3, r3, #2
 8002ad2:	430a      	orrs	r2, r1
 8002ad4:	33c0      	adds	r3, #192	@ 0xc0
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002ada:	e031      	b.n	8002b40 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002adc:	4a1b      	ldr	r2, [pc, #108]	@ (8002b4c <__NVIC_SetPriority+0xd8>)
 8002ade:	1dfb      	adds	r3, r7, #7
 8002ae0:	781b      	ldrb	r3, [r3, #0]
 8002ae2:	0019      	movs	r1, r3
 8002ae4:	230f      	movs	r3, #15
 8002ae6:	400b      	ands	r3, r1
 8002ae8:	3b08      	subs	r3, #8
 8002aea:	089b      	lsrs	r3, r3, #2
 8002aec:	3306      	adds	r3, #6
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	18d3      	adds	r3, r2, r3
 8002af2:	3304      	adds	r3, #4
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	1dfa      	adds	r2, r7, #7
 8002af8:	7812      	ldrb	r2, [r2, #0]
 8002afa:	0011      	movs	r1, r2
 8002afc:	2203      	movs	r2, #3
 8002afe:	400a      	ands	r2, r1
 8002b00:	00d2      	lsls	r2, r2, #3
 8002b02:	21ff      	movs	r1, #255	@ 0xff
 8002b04:	4091      	lsls	r1, r2
 8002b06:	000a      	movs	r2, r1
 8002b08:	43d2      	mvns	r2, r2
 8002b0a:	401a      	ands	r2, r3
 8002b0c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	019b      	lsls	r3, r3, #6
 8002b12:	22ff      	movs	r2, #255	@ 0xff
 8002b14:	401a      	ands	r2, r3
 8002b16:	1dfb      	adds	r3, r7, #7
 8002b18:	781b      	ldrb	r3, [r3, #0]
 8002b1a:	0018      	movs	r0, r3
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	4003      	ands	r3, r0
 8002b20:	00db      	lsls	r3, r3, #3
 8002b22:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b24:	4809      	ldr	r0, [pc, #36]	@ (8002b4c <__NVIC_SetPriority+0xd8>)
 8002b26:	1dfb      	adds	r3, r7, #7
 8002b28:	781b      	ldrb	r3, [r3, #0]
 8002b2a:	001c      	movs	r4, r3
 8002b2c:	230f      	movs	r3, #15
 8002b2e:	4023      	ands	r3, r4
 8002b30:	3b08      	subs	r3, #8
 8002b32:	089b      	lsrs	r3, r3, #2
 8002b34:	430a      	orrs	r2, r1
 8002b36:	3306      	adds	r3, #6
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	18c3      	adds	r3, r0, r3
 8002b3c:	3304      	adds	r3, #4
 8002b3e:	601a      	str	r2, [r3, #0]
}
 8002b40:	46c0      	nop			@ (mov r8, r8)
 8002b42:	46bd      	mov	sp, r7
 8002b44:	b003      	add	sp, #12
 8002b46:	bd90      	pop	{r4, r7, pc}
 8002b48:	e000e100 	.word	0xe000e100
 8002b4c:	e000ed00 	.word	0xe000ed00

08002b50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	1e5a      	subs	r2, r3, #1
 8002b5c:	2380      	movs	r3, #128	@ 0x80
 8002b5e:	045b      	lsls	r3, r3, #17
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d301      	bcc.n	8002b68 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b64:	2301      	movs	r3, #1
 8002b66:	e010      	b.n	8002b8a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b68:	4b0a      	ldr	r3, [pc, #40]	@ (8002b94 <SysTick_Config+0x44>)
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	3a01      	subs	r2, #1
 8002b6e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b70:	2301      	movs	r3, #1
 8002b72:	425b      	negs	r3, r3
 8002b74:	2103      	movs	r1, #3
 8002b76:	0018      	movs	r0, r3
 8002b78:	f7ff ff7c 	bl	8002a74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b7c:	4b05      	ldr	r3, [pc, #20]	@ (8002b94 <SysTick_Config+0x44>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b82:	4b04      	ldr	r3, [pc, #16]	@ (8002b94 <SysTick_Config+0x44>)
 8002b84:	2207      	movs	r2, #7
 8002b86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b88:	2300      	movs	r3, #0
}
 8002b8a:	0018      	movs	r0, r3
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	b002      	add	sp, #8
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	46c0      	nop			@ (mov r8, r8)
 8002b94:	e000e010 	.word	0xe000e010

08002b98 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	60b9      	str	r1, [r7, #8]
 8002ba0:	607a      	str	r2, [r7, #4]
 8002ba2:	210f      	movs	r1, #15
 8002ba4:	187b      	adds	r3, r7, r1
 8002ba6:	1c02      	adds	r2, r0, #0
 8002ba8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002baa:	68ba      	ldr	r2, [r7, #8]
 8002bac:	187b      	adds	r3, r7, r1
 8002bae:	781b      	ldrb	r3, [r3, #0]
 8002bb0:	b25b      	sxtb	r3, r3
 8002bb2:	0011      	movs	r1, r2
 8002bb4:	0018      	movs	r0, r3
 8002bb6:	f7ff ff5d 	bl	8002a74 <__NVIC_SetPriority>
}
 8002bba:	46c0      	nop			@ (mov r8, r8)
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	b004      	add	sp, #16
 8002bc0:	bd80      	pop	{r7, pc}

08002bc2 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bc2:	b580      	push	{r7, lr}
 8002bc4:	b082      	sub	sp, #8
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	0002      	movs	r2, r0
 8002bca:	1dfb      	adds	r3, r7, #7
 8002bcc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bce:	1dfb      	adds	r3, r7, #7
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	b25b      	sxtb	r3, r3
 8002bd4:	0018      	movs	r0, r3
 8002bd6:	f7ff ff33 	bl	8002a40 <__NVIC_EnableIRQ>
}
 8002bda:	46c0      	nop			@ (mov r8, r8)
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	b002      	add	sp, #8
 8002be0:	bd80      	pop	{r7, pc}

08002be2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002be2:	b580      	push	{r7, lr}
 8002be4:	b082      	sub	sp, #8
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	0018      	movs	r0, r3
 8002bee:	f7ff ffaf 	bl	8002b50 <SysTick_Config>
 8002bf2:	0003      	movs	r3, r0
}
 8002bf4:	0018      	movs	r0, r3
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	b002      	add	sp, #8
 8002bfa:	bd80      	pop	{r7, pc}

08002bfc <HAL_DMA_Init>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b082      	sub	sp, #8
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d101      	bne.n	8002c0e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e077      	b.n	8002cfe <HAL_DMA_Init+0x102>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4a3d      	ldr	r2, [pc, #244]	@ (8002d08 <HAL_DMA_Init+0x10c>)
 8002c14:	4694      	mov	ip, r2
 8002c16:	4463      	add	r3, ip
 8002c18:	2114      	movs	r1, #20
 8002c1a:	0018      	movs	r0, r3
 8002c1c:	f7fd fa88 	bl	8000130 <__udivsi3>
 8002c20:	0003      	movs	r3, r0
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 8002c22:	009a      	lsls	r2, r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2225      	movs	r2, #37	@ 0x25
 8002c2c:	2102      	movs	r1, #2
 8002c2e:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4934      	ldr	r1, [pc, #208]	@ (8002d0c <HAL_DMA_Init+0x110>)
 8002c3c:	400a      	ands	r2, r1
 8002c3e:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	6819      	ldr	r1, [r3, #0]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	689a      	ldr	r2, [r3, #8]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	68db      	ldr	r3, [r3, #12]
 8002c4e:	431a      	orrs	r2, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	691b      	ldr	r3, [r3, #16]
 8002c54:	431a      	orrs	r2, r3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	695b      	ldr	r3, [r3, #20]
 8002c5a:	431a      	orrs	r2, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	699b      	ldr	r3, [r3, #24]
 8002c60:	431a      	orrs	r2, r3
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	69db      	ldr	r3, [r3, #28]
 8002c66:	431a      	orrs	r2, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6a1b      	ldr	r3, [r3, #32]
 8002c6c:	431a      	orrs	r2, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	430a      	orrs	r2, r1
 8002c74:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	0018      	movs	r0, r3
 8002c7a:	f000 fa49 	bl	8003110 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	689a      	ldr	r2, [r3, #8]
 8002c82:	2380      	movs	r3, #128	@ 0x80
 8002c84:	01db      	lsls	r3, r3, #7
 8002c86:	429a      	cmp	r2, r3
 8002c88:	d102      	bne.n	8002c90 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	685a      	ldr	r2, [r3, #4]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c98:	21ff      	movs	r1, #255	@ 0xff
 8002c9a:	400a      	ands	r2, r1
 8002c9c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002ca6:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d011      	beq.n	8002cd4 <HAL_DMA_Init+0xd8>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	2b04      	cmp	r3, #4
 8002cb6:	d80d      	bhi.n	8002cd4 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	0018      	movs	r0, r3
 8002cbc:	f000 fa54 	bl	8003168 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002cd0:	605a      	str	r2, [r3, #4]
 8002cd2:	e008      	b.n	8002ce6 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2225      	movs	r2, #37	@ 0x25
 8002cf0:	2101      	movs	r1, #1
 8002cf2:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2224      	movs	r2, #36	@ 0x24
 8002cf8:	2100      	movs	r1, #0
 8002cfa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002cfc:	2300      	movs	r3, #0
}
 8002cfe:	0018      	movs	r0, r3
 8002d00:	46bd      	mov	sp, r7
 8002d02:	b002      	add	sp, #8
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	46c0      	nop			@ (mov r8, r8)
 8002d08:	bffdfff8 	.word	0xbffdfff8
 8002d0c:	ffff800f 	.word	0xffff800f

08002d10 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b086      	sub	sp, #24
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	60f8      	str	r0, [r7, #12]
 8002d18:	60b9      	str	r1, [r7, #8]
 8002d1a:	607a      	str	r2, [r7, #4]
 8002d1c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d1e:	2317      	movs	r3, #23
 8002d20:	18fb      	adds	r3, r7, r3
 8002d22:	2200      	movs	r2, #0
 8002d24:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	2224      	movs	r2, #36	@ 0x24
 8002d2a:	5c9b      	ldrb	r3, [r3, r2]
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d101      	bne.n	8002d34 <HAL_DMA_Start_IT+0x24>
 8002d30:	2302      	movs	r3, #2
 8002d32:	e070      	b.n	8002e16 <HAL_DMA_Start_IT+0x106>
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2224      	movs	r2, #36	@ 0x24
 8002d38:	2101      	movs	r1, #1
 8002d3a:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2225      	movs	r2, #37	@ 0x25
 8002d40:	5c9b      	ldrb	r3, [r3, r2]
 8002d42:	b2db      	uxtb	r3, r3
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d157      	bne.n	8002df8 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2225      	movs	r2, #37	@ 0x25
 8002d4c:	2102      	movs	r1, #2
 8002d4e:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2200      	movs	r2, #0
 8002d54:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	2101      	movs	r1, #1
 8002d62:	438a      	bics	r2, r1
 8002d64:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	687a      	ldr	r2, [r7, #4]
 8002d6a:	68b9      	ldr	r1, [r7, #8]
 8002d6c:	68f8      	ldr	r0, [r7, #12]
 8002d6e:	f000 f98f 	bl	8003090 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d008      	beq.n	8002d8c <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	210e      	movs	r1, #14
 8002d86:	430a      	orrs	r2, r1
 8002d88:	601a      	str	r2, [r3, #0]
 8002d8a:	e00f      	b.n	8002dac <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	2104      	movs	r1, #4
 8002d98:	438a      	bics	r2, r1
 8002d9a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	210a      	movs	r1, #10
 8002da8:	430a      	orrs	r2, r1
 8002daa:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	2380      	movs	r3, #128	@ 0x80
 8002db4:	025b      	lsls	r3, r3, #9
 8002db6:	4013      	ands	r3, r2
 8002db8:	d008      	beq.n	8002dcc <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dc4:	2180      	movs	r1, #128	@ 0x80
 8002dc6:	0049      	lsls	r1, r1, #1
 8002dc8:	430a      	orrs	r2, r1
 8002dca:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d008      	beq.n	8002de6 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002dde:	2180      	movs	r1, #128	@ 0x80
 8002de0:	0049      	lsls	r1, r1, #1
 8002de2:	430a      	orrs	r2, r1
 8002de4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	2101      	movs	r1, #1
 8002df2:	430a      	orrs	r2, r1
 8002df4:	601a      	str	r2, [r3, #0]
 8002df6:	e007      	b.n	8002e08 <HAL_DMA_Start_IT+0xf8>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2224      	movs	r2, #36	@ 0x24
 8002dfc:	2100      	movs	r1, #0
 8002dfe:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002e00:	2317      	movs	r3, #23
 8002e02:	18fb      	adds	r3, r7, r3
 8002e04:	2202      	movs	r2, #2
 8002e06:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hdma);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	2224      	movs	r2, #36	@ 0x24
 8002e0c:	2100      	movs	r1, #0
 8002e0e:	5499      	strb	r1, [r3, r2]

  return status;
 8002e10:	2317      	movs	r3, #23
 8002e12:	18fb      	adds	r3, r7, r3
 8002e14:	781b      	ldrb	r3, [r3, #0]
}
 8002e16:	0018      	movs	r0, r3
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	b006      	add	sp, #24
 8002e1c:	bd80      	pop	{r7, pc}
	...

08002e20 <HAL_DMA_Abort_IT>:
  * @param  hdma    pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b084      	sub	sp, #16
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e28:	230f      	movs	r3, #15
 8002e2a:	18fb      	adds	r3, r7, r3
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	701a      	strb	r2, [r3, #0]

  /* Process Unlocked/locked */
  __HAL_UNLOCK(hdma);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2224      	movs	r2, #36	@ 0x24
 8002e34:	2100      	movs	r1, #0
 8002e36:	5499      	strb	r1, [r3, r2]
  __HAL_LOCK(hdma);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2224      	movs	r2, #36	@ 0x24
 8002e3c:	5c9b      	ldrb	r3, [r3, r2]
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d101      	bne.n	8002e46 <HAL_DMA_Abort_IT+0x26>
 8002e42:	2302      	movs	r3, #2
 8002e44:	e05e      	b.n	8002f04 <HAL_DMA_Abort_IT+0xe4>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2224      	movs	r2, #36	@ 0x24
 8002e4a:	2101      	movs	r1, #1
 8002e4c:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2225      	movs	r2, #37	@ 0x25
 8002e52:	5c9b      	ldrb	r3, [r3, r2]
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d007      	beq.n	8002e6a <HAL_DMA_Abort_IT+0x4a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2204      	movs	r2, #4
 8002e5e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002e60:	230f      	movs	r3, #15
 8002e62:	18fb      	adds	r3, r7, r3
 8002e64:	2201      	movs	r2, #1
 8002e66:	701a      	strb	r2, [r3, #0]
 8002e68:	e049      	b.n	8002efe <HAL_DMA_Abort_IT+0xde>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	210e      	movs	r1, #14
 8002e76:	438a      	bics	r2, r1
 8002e78:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2101      	movs	r1, #1
 8002e86:	438a      	bics	r2, r1
 8002e88:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e94:	491d      	ldr	r1, [pc, #116]	@ (8002f0c <HAL_DMA_Abort_IT+0xec>)
 8002e96:	400a      	ands	r2, r1
 8002e98:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1cU)));
 8002e9a:	4b1d      	ldr	r3, [pc, #116]	@ (8002f10 <HAL_DMA_Abort_IT+0xf0>)
 8002e9c:	6859      	ldr	r1, [r3, #4]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea2:	221c      	movs	r2, #28
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	409a      	lsls	r2, r3
 8002eaa:	4b19      	ldr	r3, [pc, #100]	@ (8002f10 <HAL_DMA_Abort_IT+0xf0>)
 8002eac:	430a      	orrs	r2, r1
 8002eae:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002eb4:	687a      	ldr	r2, [r7, #4]
 8002eb6:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002eb8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d00c      	beq.n	8002edc <HAL_DMA_Abort_IT+0xbc>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ecc:	490f      	ldr	r1, [pc, #60]	@ (8002f0c <HAL_DMA_Abort_IT+0xec>)
 8002ece:	400a      	ands	r2, r1
 8002ed0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002eda:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2225      	movs	r2, #37	@ 0x25
 8002ee0:	2101      	movs	r1, #1
 8002ee2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2224      	movs	r2, #36	@ 0x24
 8002ee8:	2100      	movs	r1, #0
 8002eea:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d004      	beq.n	8002efe <HAL_DMA_Abort_IT+0xde>
    {
      hdma->XferAbortCallback(hdma);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	0010      	movs	r0, r2
 8002efc:	4798      	blx	r3
    }
  }
  return status;
 8002efe:	230f      	movs	r3, #15
 8002f00:	18fb      	adds	r3, r7, r3
 8002f02:	781b      	ldrb	r3, [r3, #0]
}
 8002f04:	0018      	movs	r0, r3
 8002f06:	46bd      	mov	sp, r7
 8002f08:	b004      	add	sp, #16
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	fffffeff 	.word	0xfffffeff
 8002f10:	40020000 	.word	0x40020000

08002f14 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b084      	sub	sp, #16
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = DMA1->ISR;
 8002f1c:	4b55      	ldr	r3, [pc, #340]	@ (8003074 <HAL_DMA_IRQHandler+0x160>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f2e:	221c      	movs	r2, #28
 8002f30:	4013      	ands	r3, r2
 8002f32:	2204      	movs	r2, #4
 8002f34:	409a      	lsls	r2, r3
 8002f36:	0013      	movs	r3, r2
 8002f38:	68fa      	ldr	r2, [r7, #12]
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	d027      	beq.n	8002f8e <HAL_DMA_IRQHandler+0x7a>
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	2204      	movs	r2, #4
 8002f42:	4013      	ands	r3, r2
 8002f44:	d023      	beq.n	8002f8e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2220      	movs	r2, #32
 8002f4e:	4013      	ands	r3, r2
 8002f50:	d107      	bne.n	8002f62 <HAL_DMA_IRQHandler+0x4e>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	2104      	movs	r1, #4
 8002f5e:	438a      	bics	r2, r1
 8002f60:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 8002f62:	4b44      	ldr	r3, [pc, #272]	@ (8003074 <HAL_DMA_IRQHandler+0x160>)
 8002f64:	6859      	ldr	r1, [r3, #4]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f6a:	221c      	movs	r2, #28
 8002f6c:	4013      	ands	r3, r2
 8002f6e:	2204      	movs	r2, #4
 8002f70:	409a      	lsls	r2, r3
 8002f72:	4b40      	ldr	r3, [pc, #256]	@ (8003074 <HAL_DMA_IRQHandler+0x160>)
 8002f74:	430a      	orrs	r2, r1
 8002f76:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d100      	bne.n	8002f82 <HAL_DMA_IRQHandler+0x6e>
 8002f80:	e073      	b.n	800306a <HAL_DMA_IRQHandler+0x156>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	0010      	movs	r0, r2
 8002f8a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002f8c:	e06d      	b.n	800306a <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f92:	221c      	movs	r2, #28
 8002f94:	4013      	ands	r3, r2
 8002f96:	2202      	movs	r2, #2
 8002f98:	409a      	lsls	r2, r3
 8002f9a:	0013      	movs	r3, r2
 8002f9c:	68fa      	ldr	r2, [r7, #12]
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	d02e      	beq.n	8003000 <HAL_DMA_IRQHandler+0xec>
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	2202      	movs	r2, #2
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	d02a      	beq.n	8003000 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	2220      	movs	r2, #32
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	d10b      	bne.n	8002fce <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	210a      	movs	r1, #10
 8002fc2:	438a      	bics	r2, r1
 8002fc4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2225      	movs	r2, #37	@ 0x25
 8002fca:	2101      	movs	r1, #1
 8002fcc:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)));
 8002fce:	4b29      	ldr	r3, [pc, #164]	@ (8003074 <HAL_DMA_IRQHandler+0x160>)
 8002fd0:	6859      	ldr	r1, [r3, #4]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd6:	221c      	movs	r2, #28
 8002fd8:	4013      	ands	r3, r2
 8002fda:	2202      	movs	r2, #2
 8002fdc:	409a      	lsls	r2, r3
 8002fde:	4b25      	ldr	r3, [pc, #148]	@ (8003074 <HAL_DMA_IRQHandler+0x160>)
 8002fe0:	430a      	orrs	r2, r1
 8002fe2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2224      	movs	r2, #36	@ 0x24
 8002fe8:	2100      	movs	r1, #0
 8002fea:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d03a      	beq.n	800306a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ff8:	687a      	ldr	r2, [r7, #4]
 8002ffa:	0010      	movs	r0, r2
 8002ffc:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002ffe:	e034      	b.n	800306a <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003004:	221c      	movs	r2, #28
 8003006:	4013      	ands	r3, r2
 8003008:	2208      	movs	r2, #8
 800300a:	409a      	lsls	r2, r3
 800300c:	0013      	movs	r3, r2
 800300e:	68fa      	ldr	r2, [r7, #12]
 8003010:	4013      	ands	r3, r2
 8003012:	d02b      	beq.n	800306c <HAL_DMA_IRQHandler+0x158>
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	2208      	movs	r2, #8
 8003018:	4013      	ands	r3, r2
 800301a:	d027      	beq.n	800306c <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	210e      	movs	r1, #14
 8003028:	438a      	bics	r2, r1
 800302a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 800302c:	4b11      	ldr	r3, [pc, #68]	@ (8003074 <HAL_DMA_IRQHandler+0x160>)
 800302e:	6859      	ldr	r1, [r3, #4]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003034:	221c      	movs	r2, #28
 8003036:	4013      	ands	r3, r2
 8003038:	2201      	movs	r2, #1
 800303a:	409a      	lsls	r2, r3
 800303c:	4b0d      	ldr	r3, [pc, #52]	@ (8003074 <HAL_DMA_IRQHandler+0x160>)
 800303e:	430a      	orrs	r2, r1
 8003040:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2201      	movs	r2, #1
 8003046:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2225      	movs	r2, #37	@ 0x25
 800304c:	2101      	movs	r1, #1
 800304e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2224      	movs	r2, #36	@ 0x24
 8003054:	2100      	movs	r1, #0
 8003056:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800305c:	2b00      	cmp	r3, #0
 800305e:	d005      	beq.n	800306c <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003064:	687a      	ldr	r2, [r7, #4]
 8003066:	0010      	movs	r0, r2
 8003068:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800306a:	46c0      	nop			@ (mov r8, r8)
 800306c:	46c0      	nop			@ (mov r8, r8)
}
 800306e:	46bd      	mov	sp, r7
 8003070:	b004      	add	sp, #16
 8003072:	bd80      	pop	{r7, pc}
 8003074:	40020000 	.word	0x40020000

08003078 <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2225      	movs	r2, #37	@ 0x25
 8003084:	5c9b      	ldrb	r3, [r3, r2]
 8003086:	b2db      	uxtb	r3, r3
}
 8003088:	0018      	movs	r0, r3
 800308a:	46bd      	mov	sp, r7
 800308c:	b002      	add	sp, #8
 800308e:	bd80      	pop	{r7, pc}

08003090 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	60b9      	str	r1, [r7, #8]
 800309a:	607a      	str	r2, [r7, #4]
 800309c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030a2:	68fa      	ldr	r2, [r7, #12]
 80030a4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80030a6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d004      	beq.n	80030ba <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030b4:	68fa      	ldr	r2, [r7, #12]
 80030b6:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80030b8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 80030ba:	4b14      	ldr	r3, [pc, #80]	@ (800310c <DMA_SetConfig+0x7c>)
 80030bc:	6859      	ldr	r1, [r3, #4]
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c2:	221c      	movs	r2, #28
 80030c4:	4013      	ands	r3, r2
 80030c6:	2201      	movs	r2, #1
 80030c8:	409a      	lsls	r2, r3
 80030ca:	4b10      	ldr	r3, [pc, #64]	@ (800310c <DMA_SetConfig+0x7c>)
 80030cc:	430a      	orrs	r2, r1
 80030ce:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	683a      	ldr	r2, [r7, #0]
 80030d6:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	2b10      	cmp	r3, #16
 80030de:	d108      	bne.n	80030f2 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	687a      	ldr	r2, [r7, #4]
 80030e6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	68ba      	ldr	r2, [r7, #8]
 80030ee:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80030f0:	e007      	b.n	8003102 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	68ba      	ldr	r2, [r7, #8]
 80030f8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	687a      	ldr	r2, [r7, #4]
 8003100:	60da      	str	r2, [r3, #12]
}
 8003102:	46c0      	nop			@ (mov r8, r8)
 8003104:	46bd      	mov	sp, r7
 8003106:	b004      	add	sp, #16
 8003108:	bd80      	pop	{r7, pc}
 800310a:	46c0      	nop			@ (mov r8, r8)
 800310c:	40020000 	.word	0x40020000

08003110 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	001a      	movs	r2, r3
 800311e:	23ff      	movs	r3, #255	@ 0xff
 8003120:	4013      	ands	r3, r2
 8003122:	3b08      	subs	r3, #8
 8003124:	2114      	movs	r1, #20
 8003126:	0018      	movs	r0, r3
 8003128:	f7fd f802 	bl	8000130 <__udivsi3>
 800312c:	0003      	movs	r3, r0
 800312e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
                                                             ((hdma->ChannelIndex >> 2U) * \
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003134:	089b      	lsrs	r3, r3, #2
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 8003136:	4a0a      	ldr	r2, [pc, #40]	@ (8003160 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8003138:	4694      	mov	ip, r2
 800313a:	4463      	add	r3, ip
 800313c:	009b      	lsls	r3, r3, #2
 800313e:	001a      	movs	r2, r3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	645a      	str	r2, [r3, #68]	@ 0x44
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	4a07      	ldr	r2, [pc, #28]	@ (8003164 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8003148:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	221c      	movs	r2, #28
 800314e:	4013      	ands	r3, r2
 8003150:	2201      	movs	r2, #1
 8003152:	409a      	lsls	r2, r3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8003158:	46c0      	nop			@ (mov r8, r8)
 800315a:	46bd      	mov	sp, r7
 800315c:	b004      	add	sp, #16
 800315e:	bd80      	pop	{r7, pc}
 8003160:	10008200 	.word	0x10008200
 8003164:	40020880 	.word	0x40020880

08003168 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	22ff      	movs	r2, #255	@ 0xff
 8003176:	4013      	ands	r3, r2
 8003178:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	4a0a      	ldr	r2, [pc, #40]	@ (80031a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800317e:	4694      	mov	ip, r2
 8003180:	4463      	add	r3, ip
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	001a      	movs	r2, r3
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	651a      	str	r2, [r3, #80]	@ 0x50
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	4a07      	ldr	r2, [pc, #28]	@ (80031ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800318e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	3b01      	subs	r3, #1
 8003194:	2203      	movs	r2, #3
 8003196:	4013      	ands	r3, r2
 8003198:	2201      	movs	r2, #1
 800319a:	409a      	lsls	r2, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	659a      	str	r2, [r3, #88]	@ 0x58
}
 80031a0:	46c0      	nop			@ (mov r8, r8)
 80031a2:	46bd      	mov	sp, r7
 80031a4:	b004      	add	sp, #16
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	1000823f 	.word	0x1000823f
 80031ac:	40020940 	.word	0x40020940

080031b0 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b086      	sub	sp, #24
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80031ba:	2300      	movs	r3, #0
 80031bc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80031be:	e153      	b.n	8003468 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2101      	movs	r1, #1
 80031c6:	693a      	ldr	r2, [r7, #16]
 80031c8:	4091      	lsls	r1, r2
 80031ca:	000a      	movs	r2, r1
 80031cc:	4013      	ands	r3, r2
 80031ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d100      	bne.n	80031d8 <HAL_GPIO_Init+0x28>
 80031d6:	e144      	b.n	8003462 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	2b02      	cmp	r3, #2
 80031de:	d003      	beq.n	80031e8 <HAL_GPIO_Init+0x38>
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	2b12      	cmp	r3, #18
 80031e6:	d125      	bne.n	8003234 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	08da      	lsrs	r2, r3, #3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	3208      	adds	r2, #8
 80031f0:	0092      	lsls	r2, r2, #2
 80031f2:	58d3      	ldr	r3, [r2, r3]
 80031f4:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	2207      	movs	r2, #7
 80031fa:	4013      	ands	r3, r2
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	220f      	movs	r2, #15
 8003200:	409a      	lsls	r2, r3
 8003202:	0013      	movs	r3, r2
 8003204:	43da      	mvns	r2, r3
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	4013      	ands	r3, r2
 800320a:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	691b      	ldr	r3, [r3, #16]
 8003210:	220f      	movs	r2, #15
 8003212:	401a      	ands	r2, r3
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	2107      	movs	r1, #7
 8003218:	400b      	ands	r3, r1
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	409a      	lsls	r2, r3
 800321e:	0013      	movs	r3, r2
 8003220:	697a      	ldr	r2, [r7, #20]
 8003222:	4313      	orrs	r3, r2
 8003224:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	08da      	lsrs	r2, r3, #3
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	3208      	adds	r2, #8
 800322e:	0092      	lsls	r2, r2, #2
 8003230:	6979      	ldr	r1, [r7, #20]
 8003232:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	005b      	lsls	r3, r3, #1
 800323e:	2203      	movs	r2, #3
 8003240:	409a      	lsls	r2, r3
 8003242:	0013      	movs	r3, r2
 8003244:	43da      	mvns	r2, r3
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	4013      	ands	r3, r2
 800324a:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	2203      	movs	r2, #3
 8003252:	401a      	ands	r2, r3
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	005b      	lsls	r3, r3, #1
 8003258:	409a      	lsls	r2, r3
 800325a:	0013      	movs	r3, r2
 800325c:	697a      	ldr	r2, [r7, #20]
 800325e:	4313      	orrs	r3, r2
 8003260:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	697a      	ldr	r2, [r7, #20]
 8003266:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	2b01      	cmp	r3, #1
 800326e:	d00b      	beq.n	8003288 <HAL_GPIO_Init+0xd8>
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	2b02      	cmp	r3, #2
 8003276:	d007      	beq.n	8003288 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800327c:	2b11      	cmp	r3, #17
 800327e:	d003      	beq.n	8003288 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	2b12      	cmp	r3, #18
 8003286:	d130      	bne.n	80032ea <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	005b      	lsls	r3, r3, #1
 8003292:	2203      	movs	r2, #3
 8003294:	409a      	lsls	r2, r3
 8003296:	0013      	movs	r3, r2
 8003298:	43da      	mvns	r2, r3
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	4013      	ands	r3, r2
 800329e:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	68da      	ldr	r2, [r3, #12]
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	005b      	lsls	r3, r3, #1
 80032a8:	409a      	lsls	r2, r3
 80032aa:	0013      	movs	r3, r2
 80032ac:	697a      	ldr	r2, [r7, #20]
 80032ae:	4313      	orrs	r3, r2
 80032b0:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	697a      	ldr	r2, [r7, #20]
 80032b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80032be:	2201      	movs	r2, #1
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	409a      	lsls	r2, r3
 80032c4:	0013      	movs	r3, r2
 80032c6:	43da      	mvns	r2, r3
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	4013      	ands	r3, r2
 80032cc:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	091b      	lsrs	r3, r3, #4
 80032d4:	2201      	movs	r2, #1
 80032d6:	401a      	ands	r2, r3
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	409a      	lsls	r2, r3
 80032dc:	0013      	movs	r3, r2
 80032de:	697a      	ldr	r2, [r7, #20]
 80032e0:	4313      	orrs	r3, r2
 80032e2:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	697a      	ldr	r2, [r7, #20]
 80032e8:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	2b03      	cmp	r3, #3
 80032f0:	d017      	beq.n	8003322 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	005b      	lsls	r3, r3, #1
 80032fc:	2203      	movs	r2, #3
 80032fe:	409a      	lsls	r2, r3
 8003300:	0013      	movs	r3, r2
 8003302:	43da      	mvns	r2, r3
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	4013      	ands	r3, r2
 8003308:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	689a      	ldr	r2, [r3, #8]
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	005b      	lsls	r3, r3, #1
 8003312:	409a      	lsls	r2, r3
 8003314:	0013      	movs	r3, r2
 8003316:	697a      	ldr	r2, [r7, #20]
 8003318:	4313      	orrs	r3, r2
 800331a:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	697a      	ldr	r2, [r7, #20]
 8003320:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	685a      	ldr	r2, [r3, #4]
 8003326:	2380      	movs	r3, #128	@ 0x80
 8003328:	055b      	lsls	r3, r3, #21
 800332a:	4013      	ands	r3, r2
 800332c:	d100      	bne.n	8003330 <HAL_GPIO_Init+0x180>
 800332e:	e098      	b.n	8003462 <HAL_GPIO_Init+0x2b2>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8003330:	4a53      	ldr	r2, [pc, #332]	@ (8003480 <HAL_GPIO_Init+0x2d0>)
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	089b      	lsrs	r3, r3, #2
 8003336:	3318      	adds	r3, #24
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	589b      	ldr	r3, [r3, r2]
 800333c:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	2203      	movs	r2, #3
 8003342:	4013      	ands	r3, r2
 8003344:	00db      	lsls	r3, r3, #3
 8003346:	220f      	movs	r2, #15
 8003348:	409a      	lsls	r2, r3
 800334a:	0013      	movs	r3, r2
 800334c:	43da      	mvns	r2, r3
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	4013      	ands	r3, r2
 8003352:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8003354:	687a      	ldr	r2, [r7, #4]
 8003356:	23a0      	movs	r3, #160	@ 0xa0
 8003358:	05db      	lsls	r3, r3, #23
 800335a:	429a      	cmp	r2, r3
 800335c:	d019      	beq.n	8003392 <HAL_GPIO_Init+0x1e2>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	4a48      	ldr	r2, [pc, #288]	@ (8003484 <HAL_GPIO_Init+0x2d4>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d013      	beq.n	800338e <HAL_GPIO_Init+0x1de>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4a47      	ldr	r2, [pc, #284]	@ (8003488 <HAL_GPIO_Init+0x2d8>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d00d      	beq.n	800338a <HAL_GPIO_Init+0x1da>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	4a46      	ldr	r2, [pc, #280]	@ (800348c <HAL_GPIO_Init+0x2dc>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d007      	beq.n	8003386 <HAL_GPIO_Init+0x1d6>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4a45      	ldr	r2, [pc, #276]	@ (8003490 <HAL_GPIO_Init+0x2e0>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d101      	bne.n	8003382 <HAL_GPIO_Init+0x1d2>
 800337e:	2305      	movs	r3, #5
 8003380:	e008      	b.n	8003394 <HAL_GPIO_Init+0x1e4>
 8003382:	2306      	movs	r3, #6
 8003384:	e006      	b.n	8003394 <HAL_GPIO_Init+0x1e4>
 8003386:	2303      	movs	r3, #3
 8003388:	e004      	b.n	8003394 <HAL_GPIO_Init+0x1e4>
 800338a:	2302      	movs	r3, #2
 800338c:	e002      	b.n	8003394 <HAL_GPIO_Init+0x1e4>
 800338e:	2301      	movs	r3, #1
 8003390:	e000      	b.n	8003394 <HAL_GPIO_Init+0x1e4>
 8003392:	2300      	movs	r3, #0
 8003394:	693a      	ldr	r2, [r7, #16]
 8003396:	2103      	movs	r1, #3
 8003398:	400a      	ands	r2, r1
 800339a:	00d2      	lsls	r2, r2, #3
 800339c:	4093      	lsls	r3, r2
 800339e:	697a      	ldr	r2, [r7, #20]
 80033a0:	4313      	orrs	r3, r2
 80033a2:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80033a4:	4936      	ldr	r1, [pc, #216]	@ (8003480 <HAL_GPIO_Init+0x2d0>)
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	089b      	lsrs	r3, r3, #2
 80033aa:	3318      	adds	r3, #24
 80033ac:	009b      	lsls	r3, r3, #2
 80033ae:	697a      	ldr	r2, [r7, #20]
 80033b0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 80033b2:	4a33      	ldr	r2, [pc, #204]	@ (8003480 <HAL_GPIO_Init+0x2d0>)
 80033b4:	2380      	movs	r3, #128	@ 0x80
 80033b6:	58d3      	ldr	r3, [r2, r3]
 80033b8:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	43da      	mvns	r2, r3
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	4013      	ands	r3, r2
 80033c2:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	685a      	ldr	r2, [r3, #4]
 80033c8:	2380      	movs	r3, #128	@ 0x80
 80033ca:	025b      	lsls	r3, r3, #9
 80033cc:	4013      	ands	r3, r2
 80033ce:	d003      	beq.n	80033d8 <HAL_GPIO_Init+0x228>
        {
          tmp |= iocurrent;
 80033d0:	697a      	ldr	r2, [r7, #20]
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	4313      	orrs	r3, r2
 80033d6:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80033d8:	4929      	ldr	r1, [pc, #164]	@ (8003480 <HAL_GPIO_Init+0x2d0>)
 80033da:	2280      	movs	r2, #128	@ 0x80
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 80033e0:	4a27      	ldr	r2, [pc, #156]	@ (8003480 <HAL_GPIO_Init+0x2d0>)
 80033e2:	2384      	movs	r3, #132	@ 0x84
 80033e4:	58d3      	ldr	r3, [r2, r3]
 80033e6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	43da      	mvns	r2, r3
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	4013      	ands	r3, r2
 80033f0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	685a      	ldr	r2, [r3, #4]
 80033f6:	2380      	movs	r3, #128	@ 0x80
 80033f8:	029b      	lsls	r3, r3, #10
 80033fa:	4013      	ands	r3, r2
 80033fc:	d003      	beq.n	8003406 <HAL_GPIO_Init+0x256>
        {
          tmp |= iocurrent;
 80033fe:	697a      	ldr	r2, [r7, #20]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	4313      	orrs	r3, r2
 8003404:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8003406:	491e      	ldr	r1, [pc, #120]	@ (8003480 <HAL_GPIO_Init+0x2d0>)
 8003408:	2284      	movs	r2, #132	@ 0x84
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 800340e:	4b1c      	ldr	r3, [pc, #112]	@ (8003480 <HAL_GPIO_Init+0x2d0>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	43da      	mvns	r2, r3
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	4013      	ands	r3, r2
 800341c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	685a      	ldr	r2, [r3, #4]
 8003422:	2380      	movs	r3, #128	@ 0x80
 8003424:	035b      	lsls	r3, r3, #13
 8003426:	4013      	ands	r3, r2
 8003428:	d003      	beq.n	8003432 <HAL_GPIO_Init+0x282>
        {
          tmp |= iocurrent;
 800342a:	697a      	ldr	r2, [r7, #20]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	4313      	orrs	r3, r2
 8003430:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8003432:	4b13      	ldr	r3, [pc, #76]	@ (8003480 <HAL_GPIO_Init+0x2d0>)
 8003434:	697a      	ldr	r2, [r7, #20]
 8003436:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8003438:	4b11      	ldr	r3, [pc, #68]	@ (8003480 <HAL_GPIO_Init+0x2d0>)
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	43da      	mvns	r2, r3
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	4013      	ands	r3, r2
 8003446:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	685a      	ldr	r2, [r3, #4]
 800344c:	2380      	movs	r3, #128	@ 0x80
 800344e:	039b      	lsls	r3, r3, #14
 8003450:	4013      	ands	r3, r2
 8003452:	d003      	beq.n	800345c <HAL_GPIO_Init+0x2ac>
        {
          tmp |= iocurrent;
 8003454:	697a      	ldr	r2, [r7, #20]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	4313      	orrs	r3, r2
 800345a:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 800345c:	4b08      	ldr	r3, [pc, #32]	@ (8003480 <HAL_GPIO_Init+0x2d0>)
 800345e:	697a      	ldr	r2, [r7, #20]
 8003460:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	3301      	adds	r3, #1
 8003466:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	40da      	lsrs	r2, r3
 8003470:	1e13      	subs	r3, r2, #0
 8003472:	d000      	beq.n	8003476 <HAL_GPIO_Init+0x2c6>
 8003474:	e6a4      	b.n	80031c0 <HAL_GPIO_Init+0x10>
  }
}
 8003476:	46c0      	nop			@ (mov r8, r8)
 8003478:	46c0      	nop			@ (mov r8, r8)
 800347a:	46bd      	mov	sp, r7
 800347c:	b006      	add	sp, #24
 800347e:	bd80      	pop	{r7, pc}
 8003480:	40021800 	.word	0x40021800
 8003484:	50000400 	.word	0x50000400
 8003488:	50000800 	.word	0x50000800
 800348c:	50000c00 	.word	0x50000c00
 8003490:	50001400 	.word	0x50001400

08003494 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b084      	sub	sp, #16
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	000a      	movs	r2, r1
 800349e:	1cbb      	adds	r3, r7, #2
 80034a0:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	691b      	ldr	r3, [r3, #16]
 80034a6:	1cba      	adds	r2, r7, #2
 80034a8:	8812      	ldrh	r2, [r2, #0]
 80034aa:	4013      	ands	r3, r2
 80034ac:	d004      	beq.n	80034b8 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80034ae:	230f      	movs	r3, #15
 80034b0:	18fb      	adds	r3, r7, r3
 80034b2:	2201      	movs	r2, #1
 80034b4:	701a      	strb	r2, [r3, #0]
 80034b6:	e003      	b.n	80034c0 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80034b8:	230f      	movs	r3, #15
 80034ba:	18fb      	adds	r3, r7, r3
 80034bc:	2200      	movs	r2, #0
 80034be:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80034c0:	230f      	movs	r3, #15
 80034c2:	18fb      	adds	r3, r7, r3
 80034c4:	781b      	ldrb	r3, [r3, #0]
}
 80034c6:	0018      	movs	r0, r3
 80034c8:	46bd      	mov	sp, r7
 80034ca:	b004      	add	sp, #16
 80034cc:	bd80      	pop	{r7, pc}

080034ce <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034ce:	b580      	push	{r7, lr}
 80034d0:	b082      	sub	sp, #8
 80034d2:	af00      	add	r7, sp, #0
 80034d4:	6078      	str	r0, [r7, #4]
 80034d6:	0008      	movs	r0, r1
 80034d8:	0011      	movs	r1, r2
 80034da:	1cbb      	adds	r3, r7, #2
 80034dc:	1c02      	adds	r2, r0, #0
 80034de:	801a      	strh	r2, [r3, #0]
 80034e0:	1c7b      	adds	r3, r7, #1
 80034e2:	1c0a      	adds	r2, r1, #0
 80034e4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80034e6:	1c7b      	adds	r3, r7, #1
 80034e8:	781b      	ldrb	r3, [r3, #0]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d004      	beq.n	80034f8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80034ee:	1cbb      	adds	r3, r7, #2
 80034f0:	881a      	ldrh	r2, [r3, #0]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80034f6:	e003      	b.n	8003500 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80034f8:	1cbb      	adds	r3, r7, #2
 80034fa:	881a      	ldrh	r2, [r3, #0]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003500:	46c0      	nop			@ (mov r8, r8)
 8003502:	46bd      	mov	sp, r7
 8003504:	b002      	add	sp, #8
 8003506:	bd80      	pop	{r7, pc}

08003508 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for STM32C0 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
 8003510:	000a      	movs	r2, r1
 8003512:	1cbb      	adds	r3, r7, #2
 8003514:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	695b      	ldr	r3, [r3, #20]
 800351a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800351c:	1cbb      	adds	r3, r7, #2
 800351e:	881b      	ldrh	r3, [r3, #0]
 8003520:	68fa      	ldr	r2, [r7, #12]
 8003522:	4013      	ands	r3, r2
 8003524:	041a      	lsls	r2, r3, #16
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	43db      	mvns	r3, r3
 800352a:	1cb9      	adds	r1, r7, #2
 800352c:	8809      	ldrh	r1, [r1, #0]
 800352e:	400b      	ands	r3, r1
 8003530:	431a      	orrs	r2, r3
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	619a      	str	r2, [r3, #24]
}
 8003536:	46c0      	nop			@ (mov r8, r8)
 8003538:	46bd      	mov	sp, r7
 800353a:	b004      	add	sp, #16
 800353c:	bd80      	pop	{r7, pc}
	...

08003540 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b082      	sub	sp, #8
 8003544:	af00      	add	r7, sp, #0
 8003546:	0002      	movs	r2, r0
 8003548:	1dbb      	adds	r3, r7, #6
 800354a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 800354c:	4b10      	ldr	r3, [pc, #64]	@ (8003590 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	1dba      	adds	r2, r7, #6
 8003552:	8812      	ldrh	r2, [r2, #0]
 8003554:	4013      	ands	r3, r2
 8003556:	d008      	beq.n	800356a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8003558:	4b0d      	ldr	r3, [pc, #52]	@ (8003590 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800355a:	1dba      	adds	r2, r7, #6
 800355c:	8812      	ldrh	r2, [r2, #0]
 800355e:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8003560:	1dbb      	adds	r3, r7, #6
 8003562:	881b      	ldrh	r3, [r3, #0]
 8003564:	0018      	movs	r0, r3
 8003566:	f000 f815 	bl	8003594 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 800356a:	4b09      	ldr	r3, [pc, #36]	@ (8003590 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800356c:	691b      	ldr	r3, [r3, #16]
 800356e:	1dba      	adds	r2, r7, #6
 8003570:	8812      	ldrh	r2, [r2, #0]
 8003572:	4013      	ands	r3, r2
 8003574:	d008      	beq.n	8003588 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8003576:	4b06      	ldr	r3, [pc, #24]	@ (8003590 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003578:	1dba      	adds	r2, r7, #6
 800357a:	8812      	ldrh	r2, [r2, #0]
 800357c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800357e:	1dbb      	adds	r3, r7, #6
 8003580:	881b      	ldrh	r3, [r3, #0]
 8003582:	0018      	movs	r0, r3
 8003584:	f000 f810 	bl	80035a8 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8003588:	46c0      	nop			@ (mov r8, r8)
 800358a:	46bd      	mov	sp, r7
 800358c:	b002      	add	sp, #8
 800358e:	bd80      	pop	{r7, pc}
 8003590:	40021800 	.word	0x40021800

08003594 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b082      	sub	sp, #8
 8003598:	af00      	add	r7, sp, #0
 800359a:	0002      	movs	r2, r0
 800359c:	1dbb      	adds	r3, r7, #6
 800359e:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 80035a0:	46c0      	nop			@ (mov r8, r8)
 80035a2:	46bd      	mov	sp, r7
 80035a4:	b002      	add	sp, #8
 80035a6:	bd80      	pop	{r7, pc}

080035a8 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	0002      	movs	r2, r0
 80035b0:	1dbb      	adds	r3, r7, #6
 80035b2:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 80035b4:	46c0      	nop			@ (mov r8, r8)
 80035b6:	46bd      	mov	sp, r7
 80035b8:	b002      	add	sp, #8
 80035ba:	bd80      	pop	{r7, pc}

080035bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b082      	sub	sp, #8
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d101      	bne.n	80035ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e08f      	b.n	80036ee <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2241      	movs	r2, #65	@ 0x41
 80035d2:	5c9b      	ldrb	r3, [r3, r2]
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d107      	bne.n	80035ea <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2240      	movs	r2, #64	@ 0x40
 80035de:	2100      	movs	r1, #0
 80035e0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	0018      	movs	r0, r3
 80035e6:	f7fd faef 	bl	8000bc8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2241      	movs	r2, #65	@ 0x41
 80035ee:	2124      	movs	r1, #36	@ 0x24
 80035f0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	2101      	movs	r1, #1
 80035fe:	438a      	bics	r2, r1
 8003600:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	685a      	ldr	r2, [r3, #4]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	493b      	ldr	r1, [pc, #236]	@ (80036f8 <HAL_I2C_Init+0x13c>)
 800360c:	400a      	ands	r2, r1
 800360e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	689a      	ldr	r2, [r3, #8]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4938      	ldr	r1, [pc, #224]	@ (80036fc <HAL_I2C_Init+0x140>)
 800361c:	400a      	ands	r2, r1
 800361e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	2b01      	cmp	r3, #1
 8003626:	d108      	bne.n	800363a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	689a      	ldr	r2, [r3, #8]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	2180      	movs	r1, #128	@ 0x80
 8003632:	0209      	lsls	r1, r1, #8
 8003634:	430a      	orrs	r2, r1
 8003636:	609a      	str	r2, [r3, #8]
 8003638:	e007      	b.n	800364a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	689a      	ldr	r2, [r3, #8]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	2184      	movs	r1, #132	@ 0x84
 8003644:	0209      	lsls	r1, r1, #8
 8003646:	430a      	orrs	r2, r1
 8003648:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	68db      	ldr	r3, [r3, #12]
 800364e:	2b02      	cmp	r3, #2
 8003650:	d109      	bne.n	8003666 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	685a      	ldr	r2, [r3, #4]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	2180      	movs	r1, #128	@ 0x80
 800365e:	0109      	lsls	r1, r1, #4
 8003660:	430a      	orrs	r2, r1
 8003662:	605a      	str	r2, [r3, #4]
 8003664:	e007      	b.n	8003676 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	685a      	ldr	r2, [r3, #4]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4923      	ldr	r1, [pc, #140]	@ (8003700 <HAL_I2C_Init+0x144>)
 8003672:	400a      	ands	r2, r1
 8003674:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	685a      	ldr	r2, [r3, #4]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4920      	ldr	r1, [pc, #128]	@ (8003704 <HAL_I2C_Init+0x148>)
 8003682:	430a      	orrs	r2, r1
 8003684:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	68da      	ldr	r2, [r3, #12]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	491a      	ldr	r1, [pc, #104]	@ (80036fc <HAL_I2C_Init+0x140>)
 8003692:	400a      	ands	r2, r1
 8003694:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	691a      	ldr	r2, [r3, #16]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	695b      	ldr	r3, [r3, #20]
 800369e:	431a      	orrs	r2, r3
 80036a0:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	699b      	ldr	r3, [r3, #24]
 80036a6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	430a      	orrs	r2, r1
 80036ae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	69d9      	ldr	r1, [r3, #28]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6a1a      	ldr	r2, [r3, #32]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	430a      	orrs	r2, r1
 80036be:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	2101      	movs	r1, #1
 80036cc:	430a      	orrs	r2, r1
 80036ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2200      	movs	r2, #0
 80036d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2241      	movs	r2, #65	@ 0x41
 80036da:	2120      	movs	r1, #32
 80036dc:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2242      	movs	r2, #66	@ 0x42
 80036e8:	2100      	movs	r1, #0
 80036ea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	0018      	movs	r0, r3
 80036f0:	46bd      	mov	sp, r7
 80036f2:	b002      	add	sp, #8
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	46c0      	nop			@ (mov r8, r8)
 80036f8:	f0ffffff 	.word	0xf0ffffff
 80036fc:	ffff7fff 	.word	0xffff7fff
 8003700:	fffff7ff 	.word	0xfffff7ff
 8003704:	02008000 	.word	0x02008000

08003708 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003708:	b590      	push	{r4, r7, lr}
 800370a:	b089      	sub	sp, #36	@ 0x24
 800370c:	af02      	add	r7, sp, #8
 800370e:	60f8      	str	r0, [r7, #12]
 8003710:	000c      	movs	r4, r1
 8003712:	0010      	movs	r0, r2
 8003714:	0019      	movs	r1, r3
 8003716:	230a      	movs	r3, #10
 8003718:	18fb      	adds	r3, r7, r3
 800371a:	1c22      	adds	r2, r4, #0
 800371c:	801a      	strh	r2, [r3, #0]
 800371e:	2308      	movs	r3, #8
 8003720:	18fb      	adds	r3, r7, r3
 8003722:	1c02      	adds	r2, r0, #0
 8003724:	801a      	strh	r2, [r3, #0]
 8003726:	1dbb      	adds	r3, r7, #6
 8003728:	1c0a      	adds	r2, r1, #0
 800372a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2241      	movs	r2, #65	@ 0x41
 8003730:	5c9b      	ldrb	r3, [r3, r2]
 8003732:	b2db      	uxtb	r3, r3
 8003734:	2b20      	cmp	r3, #32
 8003736:	d000      	beq.n	800373a <HAL_I2C_Mem_Write+0x32>
 8003738:	e10c      	b.n	8003954 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 800373a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800373c:	2b00      	cmp	r3, #0
 800373e:	d004      	beq.n	800374a <HAL_I2C_Mem_Write+0x42>
 8003740:	232c      	movs	r3, #44	@ 0x2c
 8003742:	18fb      	adds	r3, r7, r3
 8003744:	881b      	ldrh	r3, [r3, #0]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d105      	bne.n	8003756 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2280      	movs	r2, #128	@ 0x80
 800374e:	0092      	lsls	r2, r2, #2
 8003750:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e0ff      	b.n	8003956 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2240      	movs	r2, #64	@ 0x40
 800375a:	5c9b      	ldrb	r3, [r3, r2]
 800375c:	2b01      	cmp	r3, #1
 800375e:	d101      	bne.n	8003764 <HAL_I2C_Mem_Write+0x5c>
 8003760:	2302      	movs	r3, #2
 8003762:	e0f8      	b.n	8003956 <HAL_I2C_Mem_Write+0x24e>
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2240      	movs	r2, #64	@ 0x40
 8003768:	2101      	movs	r1, #1
 800376a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800376c:	f7fe facc 	bl	8001d08 <HAL_GetTick>
 8003770:	0003      	movs	r3, r0
 8003772:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003774:	2380      	movs	r3, #128	@ 0x80
 8003776:	0219      	lsls	r1, r3, #8
 8003778:	68f8      	ldr	r0, [r7, #12]
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	9300      	str	r3, [sp, #0]
 800377e:	2319      	movs	r3, #25
 8003780:	2201      	movs	r2, #1
 8003782:	f001 fcf7 	bl	8005174 <I2C_WaitOnFlagUntilTimeout>
 8003786:	1e03      	subs	r3, r0, #0
 8003788:	d001      	beq.n	800378e <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e0e3      	b.n	8003956 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2241      	movs	r2, #65	@ 0x41
 8003792:	2121      	movs	r1, #33	@ 0x21
 8003794:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2242      	movs	r2, #66	@ 0x42
 800379a:	2140      	movs	r1, #64	@ 0x40
 800379c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2200      	movs	r2, #0
 80037a2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80037a8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	222c      	movs	r2, #44	@ 0x2c
 80037ae:	18ba      	adds	r2, r7, r2
 80037b0:	8812      	ldrh	r2, [r2, #0]
 80037b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	2200      	movs	r2, #0
 80037b8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80037ba:	1dbb      	adds	r3, r7, #6
 80037bc:	881c      	ldrh	r4, [r3, #0]
 80037be:	2308      	movs	r3, #8
 80037c0:	18fb      	adds	r3, r7, r3
 80037c2:	881a      	ldrh	r2, [r3, #0]
 80037c4:	230a      	movs	r3, #10
 80037c6:	18fb      	adds	r3, r7, r3
 80037c8:	8819      	ldrh	r1, [r3, #0]
 80037ca:	68f8      	ldr	r0, [r7, #12]
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	9301      	str	r3, [sp, #4]
 80037d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037d2:	9300      	str	r3, [sp, #0]
 80037d4:	0023      	movs	r3, r4
 80037d6:	f000 fe9b 	bl	8004510 <I2C_RequestMemoryWrite>
 80037da:	1e03      	subs	r3, r0, #0
 80037dc:	d005      	beq.n	80037ea <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2240      	movs	r2, #64	@ 0x40
 80037e2:	2100      	movs	r1, #0
 80037e4:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e0b5      	b.n	8003956 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037ee:	b29b      	uxth	r3, r3
 80037f0:	2bff      	cmp	r3, #255	@ 0xff
 80037f2:	d911      	bls.n	8003818 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	22ff      	movs	r2, #255	@ 0xff
 80037f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037fe:	b2da      	uxtb	r2, r3
 8003800:	2380      	movs	r3, #128	@ 0x80
 8003802:	045c      	lsls	r4, r3, #17
 8003804:	230a      	movs	r3, #10
 8003806:	18fb      	adds	r3, r7, r3
 8003808:	8819      	ldrh	r1, [r3, #0]
 800380a:	68f8      	ldr	r0, [r7, #12]
 800380c:	2300      	movs	r3, #0
 800380e:	9300      	str	r3, [sp, #0]
 8003810:	0023      	movs	r3, r4
 8003812:	f001 fe89 	bl	8005528 <I2C_TransferConfig>
 8003816:	e012      	b.n	800383e <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800381c:	b29a      	uxth	r2, r3
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003826:	b2da      	uxtb	r2, r3
 8003828:	2380      	movs	r3, #128	@ 0x80
 800382a:	049c      	lsls	r4, r3, #18
 800382c:	230a      	movs	r3, #10
 800382e:	18fb      	adds	r3, r7, r3
 8003830:	8819      	ldrh	r1, [r3, #0]
 8003832:	68f8      	ldr	r0, [r7, #12]
 8003834:	2300      	movs	r3, #0
 8003836:	9300      	str	r3, [sp, #0]
 8003838:	0023      	movs	r3, r4
 800383a:	f001 fe75 	bl	8005528 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800383e:	697a      	ldr	r2, [r7, #20]
 8003840:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	0018      	movs	r0, r3
 8003846:	f001 fced 	bl	8005224 <I2C_WaitOnTXISFlagUntilTimeout>
 800384a:	1e03      	subs	r3, r0, #0
 800384c:	d001      	beq.n	8003852 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e081      	b.n	8003956 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003856:	781a      	ldrb	r2, [r3, #0]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003862:	1c5a      	adds	r2, r3, #1
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800386c:	b29b      	uxth	r3, r3
 800386e:	3b01      	subs	r3, #1
 8003870:	b29a      	uxth	r2, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800387a:	3b01      	subs	r3, #1
 800387c:	b29a      	uxth	r2, r3
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003886:	b29b      	uxth	r3, r3
 8003888:	2b00      	cmp	r3, #0
 800388a:	d03a      	beq.n	8003902 <HAL_I2C_Mem_Write+0x1fa>
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003890:	2b00      	cmp	r3, #0
 8003892:	d136      	bne.n	8003902 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003894:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003896:	68f8      	ldr	r0, [r7, #12]
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	9300      	str	r3, [sp, #0]
 800389c:	0013      	movs	r3, r2
 800389e:	2200      	movs	r2, #0
 80038a0:	2180      	movs	r1, #128	@ 0x80
 80038a2:	f001 fc67 	bl	8005174 <I2C_WaitOnFlagUntilTimeout>
 80038a6:	1e03      	subs	r3, r0, #0
 80038a8:	d001      	beq.n	80038ae <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e053      	b.n	8003956 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038b2:	b29b      	uxth	r3, r3
 80038b4:	2bff      	cmp	r3, #255	@ 0xff
 80038b6:	d911      	bls.n	80038dc <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	22ff      	movs	r2, #255	@ 0xff
 80038bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038c2:	b2da      	uxtb	r2, r3
 80038c4:	2380      	movs	r3, #128	@ 0x80
 80038c6:	045c      	lsls	r4, r3, #17
 80038c8:	230a      	movs	r3, #10
 80038ca:	18fb      	adds	r3, r7, r3
 80038cc:	8819      	ldrh	r1, [r3, #0]
 80038ce:	68f8      	ldr	r0, [r7, #12]
 80038d0:	2300      	movs	r3, #0
 80038d2:	9300      	str	r3, [sp, #0]
 80038d4:	0023      	movs	r3, r4
 80038d6:	f001 fe27 	bl	8005528 <I2C_TransferConfig>
 80038da:	e012      	b.n	8003902 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038e0:	b29a      	uxth	r2, r3
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038ea:	b2da      	uxtb	r2, r3
 80038ec:	2380      	movs	r3, #128	@ 0x80
 80038ee:	049c      	lsls	r4, r3, #18
 80038f0:	230a      	movs	r3, #10
 80038f2:	18fb      	adds	r3, r7, r3
 80038f4:	8819      	ldrh	r1, [r3, #0]
 80038f6:	68f8      	ldr	r0, [r7, #12]
 80038f8:	2300      	movs	r3, #0
 80038fa:	9300      	str	r3, [sp, #0]
 80038fc:	0023      	movs	r3, r4
 80038fe:	f001 fe13 	bl	8005528 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003906:	b29b      	uxth	r3, r3
 8003908:	2b00      	cmp	r3, #0
 800390a:	d198      	bne.n	800383e <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800390c:	697a      	ldr	r2, [r7, #20]
 800390e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	0018      	movs	r0, r3
 8003914:	f001 fccc 	bl	80052b0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003918:	1e03      	subs	r3, r0, #0
 800391a:	d001      	beq.n	8003920 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	e01a      	b.n	8003956 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2220      	movs	r2, #32
 8003926:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	685a      	ldr	r2, [r3, #4]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	490b      	ldr	r1, [pc, #44]	@ (8003960 <HAL_I2C_Mem_Write+0x258>)
 8003934:	400a      	ands	r2, r1
 8003936:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2241      	movs	r2, #65	@ 0x41
 800393c:	2120      	movs	r1, #32
 800393e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2242      	movs	r2, #66	@ 0x42
 8003944:	2100      	movs	r1, #0
 8003946:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2240      	movs	r2, #64	@ 0x40
 800394c:	2100      	movs	r1, #0
 800394e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003950:	2300      	movs	r3, #0
 8003952:	e000      	b.n	8003956 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8003954:	2302      	movs	r3, #2
  }
}
 8003956:	0018      	movs	r0, r3
 8003958:	46bd      	mov	sp, r7
 800395a:	b007      	add	sp, #28
 800395c:	bd90      	pop	{r4, r7, pc}
 800395e:	46c0      	nop			@ (mov r8, r8)
 8003960:	fe00e800 	.word	0xfe00e800

08003964 <HAL_I2C_Mem_Write_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                        uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8003964:	b5b0      	push	{r4, r5, r7, lr}
 8003966:	b088      	sub	sp, #32
 8003968:	af02      	add	r7, sp, #8
 800396a:	60f8      	str	r0, [r7, #12]
 800396c:	000c      	movs	r4, r1
 800396e:	0010      	movs	r0, r2
 8003970:	0019      	movs	r1, r3
 8003972:	230a      	movs	r3, #10
 8003974:	18fb      	adds	r3, r7, r3
 8003976:	1c22      	adds	r2, r4, #0
 8003978:	801a      	strh	r2, [r3, #0]
 800397a:	2308      	movs	r3, #8
 800397c:	18fb      	adds	r3, r7, r3
 800397e:	1c02      	adds	r2, r0, #0
 8003980:	801a      	strh	r2, [r3, #0]
 8003982:	1dbb      	adds	r3, r7, #6
 8003984:	1c0a      	adds	r2, r1, #0
 8003986:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2241      	movs	r2, #65	@ 0x41
 800398c:	5c9b      	ldrb	r3, [r3, r2]
 800398e:	b2db      	uxtb	r3, r3
 8003990:	2b20      	cmp	r3, #32
 8003992:	d000      	beq.n	8003996 <HAL_I2C_Mem_Write_DMA+0x32>
 8003994:	e0d8      	b.n	8003b48 <HAL_I2C_Mem_Write_DMA+0x1e4>
  {
    if ((pData == NULL) || (Size == 0U))
 8003996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003998:	2b00      	cmp	r3, #0
 800399a:	d004      	beq.n	80039a6 <HAL_I2C_Mem_Write_DMA+0x42>
 800399c:	232c      	movs	r3, #44	@ 0x2c
 800399e:	18fb      	adds	r3, r7, r3
 80039a0:	881b      	ldrh	r3, [r3, #0]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d105      	bne.n	80039b2 <HAL_I2C_Mem_Write_DMA+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2280      	movs	r2, #128	@ 0x80
 80039aa:	0092      	lsls	r2, r2, #2
 80039ac:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e0cb      	b.n	8003b4a <HAL_I2C_Mem_Write_DMA+0x1e6>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	699a      	ldr	r2, [r3, #24]
 80039b8:	2380      	movs	r3, #128	@ 0x80
 80039ba:	021b      	lsls	r3, r3, #8
 80039bc:	401a      	ands	r2, r3
 80039be:	2380      	movs	r3, #128	@ 0x80
 80039c0:	021b      	lsls	r3, r3, #8
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d101      	bne.n	80039ca <HAL_I2C_Mem_Write_DMA+0x66>
    {
      return HAL_BUSY;
 80039c6:	2302      	movs	r3, #2
 80039c8:	e0bf      	b.n	8003b4a <HAL_I2C_Mem_Write_DMA+0x1e6>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2240      	movs	r2, #64	@ 0x40
 80039ce:	5c9b      	ldrb	r3, [r3, r2]
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d101      	bne.n	80039d8 <HAL_I2C_Mem_Write_DMA+0x74>
 80039d4:	2302      	movs	r3, #2
 80039d6:	e0b8      	b.n	8003b4a <HAL_I2C_Mem_Write_DMA+0x1e6>
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2240      	movs	r2, #64	@ 0x40
 80039dc:	2101      	movs	r1, #1
 80039de:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2241      	movs	r2, #65	@ 0x41
 80039e4:	2121      	movs	r1, #33	@ 0x21
 80039e6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2242      	movs	r2, #66	@ 0x42
 80039ec:	2140      	movs	r1, #64	@ 0x40
 80039ee:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2200      	movs	r2, #0
 80039f4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80039fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	222c      	movs	r2, #44	@ 0x2c
 8003a00:	18ba      	adds	r2, r7, r2
 8003a02:	8812      	ldrh	r2, [r2, #0]
 8003a04:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	4a52      	ldr	r2, [pc, #328]	@ (8003b54 <HAL_I2C_Mem_Write_DMA+0x1f0>)
 8003a0a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_DMA;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	4a52      	ldr	r2, [pc, #328]	@ (8003b58 <HAL_I2C_Mem_Write_DMA+0x1f4>)
 8003a10:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 8003a12:	230a      	movs	r3, #10
 8003a14:	18fb      	adds	r3, r7, r3
 8003a16:	881a      	ldrh	r2, [r3, #0]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	64da      	str	r2, [r3, #76]	@ 0x4c

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a20:	b29b      	uxth	r3, r3
 8003a22:	2bff      	cmp	r3, #255	@ 0xff
 8003a24:	d903      	bls.n	8003a2e <HAL_I2C_Mem_Write_DMA+0xca>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	22ff      	movs	r2, #255	@ 0xff
 8003a2a:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003a2c:	e004      	b.n	8003a38 <HAL_I2C_Mem_Write_DMA+0xd4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a32:	b29a      	uxth	r2, r3
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a38:	1dbb      	adds	r3, r7, #6
 8003a3a:	881b      	ldrh	r3, [r3, #0]
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d10b      	bne.n	8003a58 <HAL_I2C_Mem_Write_DMA+0xf4>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003a40:	2308      	movs	r3, #8
 8003a42:	18fb      	adds	r3, r7, r3
 8003a44:	881b      	ldrh	r3, [r3, #0]
 8003a46:	b2da      	uxtb	r2, r3
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2201      	movs	r2, #1
 8003a52:	4252      	negs	r2, r2
 8003a54:	651a      	str	r2, [r3, #80]	@ 0x50
 8003a56:	e00e      	b.n	8003a76 <HAL_I2C_Mem_Write_DMA+0x112>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003a58:	2108      	movs	r1, #8
 8003a5a:	187b      	adds	r3, r7, r1
 8003a5c:	881b      	ldrh	r3, [r3, #0]
 8003a5e:	0a1b      	lsrs	r3, r3, #8
 8003a60:	b29b      	uxth	r3, r3
 8003a62:	b2da      	uxtb	r2, r3
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 8003a6a:	187b      	adds	r3, r7, r1
 8003a6c:	881b      	ldrh	r3, [r3, #0]
 8003a6e:	b2db      	uxtb	r3, r3
 8003a70:	001a      	movs	r2, r3
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if (hi2c->hdmatx != NULL)
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d023      	beq.n	8003ac6 <HAL_I2C_Mem_Write_DMA+0x162>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a82:	4a36      	ldr	r2, [pc, #216]	@ (8003b5c <HAL_I2C_Mem_Write_DMA+0x1f8>)
 8003a84:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a8a:	4a35      	ldr	r2, [pc, #212]	@ (8003b60 <HAL_I2C_Mem_Write_DMA+0x1fc>)
 8003a8c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a92:	2200      	movs	r2, #0
 8003a94:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->hdmatx->XferAbortCallback = NULL;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003aa2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	3328      	adds	r3, #40	@ 0x28
 8003aaa:	001a      	movs	r2, r3
                                       hi2c->XferSize);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8003ab0:	2517      	movs	r5, #23
 8003ab2:	197c      	adds	r4, r7, r5
 8003ab4:	f7ff f92c 	bl	8002d10 <HAL_DMA_Start_IT>
 8003ab8:	0003      	movs	r3, r0
 8003aba:	7023      	strb	r3, [r4, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8003abc:	197b      	adds	r3, r7, r5
 8003abe:	781b      	ldrb	r3, [r3, #0]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d12d      	bne.n	8003b20 <HAL_I2C_Mem_Write_DMA+0x1bc>
 8003ac4:	e013      	b.n	8003aee <HAL_I2C_Mem_Write_DMA+0x18a>
      hi2c->State     = HAL_I2C_STATE_READY;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2241      	movs	r2, #65	@ 0x41
 8003aca:	2120      	movs	r1, #32
 8003acc:	5499      	strb	r1, [r3, r2]
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2242      	movs	r2, #66	@ 0x42
 8003ad2:	2100      	movs	r1, #0
 8003ad4:	5499      	strb	r1, [r3, r2]
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ada:	2280      	movs	r2, #128	@ 0x80
 8003adc:	431a      	orrs	r2, r3
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2240      	movs	r2, #64	@ 0x40
 8003ae6:	2100      	movs	r1, #0
 8003ae8:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	e02d      	b.n	8003b4a <HAL_I2C_Mem_Write_DMA+0x1e6>
    {
      /* Send Slave Address and Memory Address */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003aee:	1dbb      	adds	r3, r7, #6
 8003af0:	881b      	ldrh	r3, [r3, #0]
 8003af2:	b2da      	uxtb	r2, r3
 8003af4:	2380      	movs	r3, #128	@ 0x80
 8003af6:	045c      	lsls	r4, r3, #17
 8003af8:	230a      	movs	r3, #10
 8003afa:	18fb      	adds	r3, r7, r3
 8003afc:	8819      	ldrh	r1, [r3, #0]
 8003afe:	68f8      	ldr	r0, [r7, #12]
 8003b00:	4b18      	ldr	r3, [pc, #96]	@ (8003b64 <HAL_I2C_Mem_Write_DMA+0x200>)
 8003b02:	9300      	str	r3, [sp, #0]
 8003b04:	0023      	movs	r3, r4
 8003b06:	f001 fd0f 	bl	8005528 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2240      	movs	r2, #64	@ 0x40
 8003b0e:	2100      	movs	r1, #0
 8003b10:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2101      	movs	r1, #1
 8003b16:	0018      	movs	r0, r3
 8003b18:	f001 fd40 	bl	800559c <I2C_Enable_IRQ>
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	e014      	b.n	8003b4a <HAL_I2C_Mem_Write_DMA+0x1e6>
      hi2c->State     = HAL_I2C_STATE_READY;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2241      	movs	r2, #65	@ 0x41
 8003b24:	2120      	movs	r1, #32
 8003b26:	5499      	strb	r1, [r3, r2]
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2242      	movs	r2, #66	@ 0x42
 8003b2c:	2100      	movs	r1, #0
 8003b2e:	5499      	strb	r1, [r3, r2]
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b34:	2210      	movs	r2, #16
 8003b36:	431a      	orrs	r2, r3
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2240      	movs	r2, #64	@ 0x40
 8003b40:	2100      	movs	r1, #0
 8003b42:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e000      	b.n	8003b4a <HAL_I2C_Mem_Write_DMA+0x1e6>
  }
  else
  {
    return HAL_BUSY;
 8003b48:	2302      	movs	r3, #2
  }
}
 8003b4a:	0018      	movs	r0, r3
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	b006      	add	sp, #24
 8003b50:	bdb0      	pop	{r4, r5, r7, pc}
 8003b52:	46c0      	nop			@ (mov r8, r8)
 8003b54:	ffff0000 	.word	0xffff0000
 8003b58:	080040e9 	.word	0x080040e9
 8003b5c:	08005065 	.word	0x08005065
 8003b60:	08005105 	.word	0x08005105
 8003b64:	80002000 	.word	0x80002000

08003b68 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b084      	sub	sp, #16
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	699b      	ldr	r3, [r3, #24]
 8003b76:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d005      	beq.n	8003b94 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b8c:	68ba      	ldr	r2, [r7, #8]
 8003b8e:	68f9      	ldr	r1, [r7, #12]
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	4798      	blx	r3
  }
}
 8003b94:	46c0      	nop			@ (mov r8, r8)
 8003b96:	46bd      	mov	sp, r7
 8003b98:	b004      	add	sp, #16
 8003b9a:	bd80      	pop	{r7, pc}

08003b9c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b086      	sub	sp, #24
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	699b      	ldr	r3, [r3, #24]
 8003baa:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003bb4:	697a      	ldr	r2, [r7, #20]
 8003bb6:	2380      	movs	r3, #128	@ 0x80
 8003bb8:	005b      	lsls	r3, r3, #1
 8003bba:	4013      	ands	r3, r2
 8003bbc:	d00e      	beq.n	8003bdc <HAL_I2C_ER_IRQHandler+0x40>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	2280      	movs	r2, #128	@ 0x80
 8003bc2:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003bc4:	d00a      	beq.n	8003bdc <HAL_I2C_ER_IRQHandler+0x40>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bca:	2201      	movs	r2, #1
 8003bcc:	431a      	orrs	r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	2280      	movs	r2, #128	@ 0x80
 8003bd8:	0052      	lsls	r2, r2, #1
 8003bda:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003bdc:	697a      	ldr	r2, [r7, #20]
 8003bde:	2380      	movs	r3, #128	@ 0x80
 8003be0:	00db      	lsls	r3, r3, #3
 8003be2:	4013      	ands	r3, r2
 8003be4:	d00e      	beq.n	8003c04 <HAL_I2C_ER_IRQHandler+0x68>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	2280      	movs	r2, #128	@ 0x80
 8003bea:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003bec:	d00a      	beq.n	8003c04 <HAL_I2C_ER_IRQHandler+0x68>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bf2:	2208      	movs	r2, #8
 8003bf4:	431a      	orrs	r2, r3
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	2280      	movs	r2, #128	@ 0x80
 8003c00:	00d2      	lsls	r2, r2, #3
 8003c02:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003c04:	697a      	ldr	r2, [r7, #20]
 8003c06:	2380      	movs	r3, #128	@ 0x80
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	d00e      	beq.n	8003c2c <HAL_I2C_ER_IRQHandler+0x90>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	2280      	movs	r2, #128	@ 0x80
 8003c12:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003c14:	d00a      	beq.n	8003c2c <HAL_I2C_ER_IRQHandler+0x90>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c1a:	2202      	movs	r2, #2
 8003c1c:	431a      	orrs	r2, r3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	2280      	movs	r2, #128	@ 0x80
 8003c28:	0092      	lsls	r2, r2, #2
 8003c2a:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c30:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	220b      	movs	r2, #11
 8003c36:	4013      	ands	r3, r2
 8003c38:	d005      	beq.n	8003c46 <HAL_I2C_ER_IRQHandler+0xaa>
  {
    I2C_ITError(hi2c, tmperror);
 8003c3a:	68fa      	ldr	r2, [r7, #12]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	0011      	movs	r1, r2
 8003c40:	0018      	movs	r0, r3
 8003c42:	f001 f8c1 	bl	8004dc8 <I2C_ITError>
  }
}
 8003c46:	46c0      	nop			@ (mov r8, r8)
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	b006      	add	sp, #24
 8003c4c:	bd80      	pop	{r7, pc}

08003c4e <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003c4e:	b580      	push	{r7, lr}
 8003c50:	b082      	sub	sp, #8
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003c56:	46c0      	nop			@ (mov r8, r8)
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	b002      	add	sp, #8
 8003c5c:	bd80      	pop	{r7, pc}

08003c5e <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003c5e:	b580      	push	{r7, lr}
 8003c60:	b082      	sub	sp, #8
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003c66:	46c0      	nop			@ (mov r8, r8)
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	b002      	add	sp, #8
 8003c6c:	bd80      	pop	{r7, pc}

08003c6e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003c6e:	b580      	push	{r7, lr}
 8003c70:	b082      	sub	sp, #8
 8003c72:	af00      	add	r7, sp, #0
 8003c74:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003c76:	46c0      	nop			@ (mov r8, r8)
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	b002      	add	sp, #8
 8003c7c:	bd80      	pop	{r7, pc}

08003c7e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003c7e:	b580      	push	{r7, lr}
 8003c80:	b082      	sub	sp, #8
 8003c82:	af00      	add	r7, sp, #0
 8003c84:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003c86:	46c0      	nop			@ (mov r8, r8)
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	b002      	add	sp, #8
 8003c8c:	bd80      	pop	{r7, pc}

08003c8e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003c8e:	b580      	push	{r7, lr}
 8003c90:	b082      	sub	sp, #8
 8003c92:	af00      	add	r7, sp, #0
 8003c94:	6078      	str	r0, [r7, #4]
 8003c96:	0008      	movs	r0, r1
 8003c98:	0011      	movs	r1, r2
 8003c9a:	1cfb      	adds	r3, r7, #3
 8003c9c:	1c02      	adds	r2, r0, #0
 8003c9e:	701a      	strb	r2, [r3, #0]
 8003ca0:	003b      	movs	r3, r7
 8003ca2:	1c0a      	adds	r2, r1, #0
 8003ca4:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003ca6:	46c0      	nop			@ (mov r8, r8)
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	b002      	add	sp, #8
 8003cac:	bd80      	pop	{r7, pc}

08003cae <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003cae:	b580      	push	{r7, lr}
 8003cb0:	b082      	sub	sp, #8
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8003cb6:	46c0      	nop			@ (mov r8, r8)
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	b002      	add	sp, #8
 8003cbc:	bd80      	pop	{r7, pc}

08003cbe <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003cbe:	b580      	push	{r7, lr}
 8003cc0:	b082      	sub	sp, #8
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003cc6:	46c0      	nop			@ (mov r8, r8)
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	b002      	add	sp, #8
 8003ccc:	bd80      	pop	{r7, pc}

08003cce <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003cce:	b580      	push	{r7, lr}
 8003cd0:	b082      	sub	sp, #8
 8003cd2:	af00      	add	r7, sp, #0
 8003cd4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003cd6:	46c0      	nop			@ (mov r8, r8)
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	b002      	add	sp, #8
 8003cdc:	bd80      	pop	{r7, pc}

08003cde <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003cde:	b580      	push	{r7, lr}
 8003ce0:	b082      	sub	sp, #8
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003ce6:	46c0      	nop			@ (mov r8, r8)
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	b002      	add	sp, #8
 8003cec:	bd80      	pop	{r7, pc}
	...

08003cf0 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b086      	sub	sp, #24
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	60f8      	str	r0, [r7, #12]
 8003cf8:	60b9      	str	r1, [r7, #8]
 8003cfa:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d00:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2240      	movs	r2, #64	@ 0x40
 8003d0a:	5c9b      	ldrb	r3, [r3, r2]
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d101      	bne.n	8003d14 <I2C_Slave_ISR_IT+0x24>
 8003d10:	2302      	movs	r3, #2
 8003d12:	e0e7      	b.n	8003ee4 <I2C_Slave_ISR_IT+0x1f4>
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2240      	movs	r2, #64	@ 0x40
 8003d18:	2101      	movs	r1, #1
 8003d1a:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	2220      	movs	r2, #32
 8003d20:	4013      	ands	r3, r2
 8003d22:	d00a      	beq.n	8003d3a <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2220      	movs	r2, #32
 8003d28:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003d2a:	d006      	beq.n	8003d3a <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8003d2c:	693a      	ldr	r2, [r7, #16]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	0011      	movs	r1, r2
 8003d32:	0018      	movs	r0, r3
 8003d34:	f000 fe68 	bl	8004a08 <I2C_ITSlaveCplt>
 8003d38:	e0cf      	b.n	8003eda <I2C_Slave_ISR_IT+0x1ea>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	2210      	movs	r2, #16
 8003d3e:	4013      	ands	r3, r2
 8003d40:	d052      	beq.n	8003de8 <I2C_Slave_ISR_IT+0xf8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2210      	movs	r2, #16
 8003d46:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003d48:	d04e      	beq.n	8003de8 <I2C_Slave_ISR_IT+0xf8>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d12d      	bne.n	8003db0 <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2241      	movs	r2, #65	@ 0x41
 8003d58:	5c9b      	ldrb	r3, [r3, r2]
 8003d5a:	b2db      	uxtb	r3, r3
 8003d5c:	2b28      	cmp	r3, #40	@ 0x28
 8003d5e:	d10b      	bne.n	8003d78 <I2C_Slave_ISR_IT+0x88>
 8003d60:	697a      	ldr	r2, [r7, #20]
 8003d62:	2380      	movs	r3, #128	@ 0x80
 8003d64:	049b      	lsls	r3, r3, #18
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d106      	bne.n	8003d78 <I2C_Slave_ISR_IT+0x88>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003d6a:	693a      	ldr	r2, [r7, #16]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	0011      	movs	r1, r2
 8003d70:	0018      	movs	r0, r3
 8003d72:	f000 ffd1 	bl	8004d18 <I2C_ITListenCplt>
 8003d76:	e036      	b.n	8003de6 <I2C_Slave_ISR_IT+0xf6>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2241      	movs	r2, #65	@ 0x41
 8003d7c:	5c9b      	ldrb	r3, [r3, r2]
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	2b29      	cmp	r3, #41	@ 0x29
 8003d82:	d110      	bne.n	8003da6 <I2C_Slave_ISR_IT+0xb6>
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	4a59      	ldr	r2, [pc, #356]	@ (8003eec <I2C_Slave_ISR_IT+0x1fc>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d00c      	beq.n	8003da6 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	2210      	movs	r2, #16
 8003d92:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	0018      	movs	r0, r3
 8003d98:	f001 f941 	bl	800501e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	0018      	movs	r0, r3
 8003da0:	f000 fd00 	bl	80047a4 <I2C_ITSlaveSeqCplt>
 8003da4:	e01f      	b.n	8003de6 <I2C_Slave_ISR_IT+0xf6>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	2210      	movs	r2, #16
 8003dac:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8003dae:	e091      	b.n	8003ed4 <I2C_Slave_ISR_IT+0x1e4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	2210      	movs	r2, #16
 8003db6:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dbc:	2204      	movs	r2, #4
 8003dbe:	431a      	orrs	r2, r3
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d005      	beq.n	8003dd6 <I2C_Slave_ISR_IT+0xe6>
 8003dca:	697a      	ldr	r2, [r7, #20]
 8003dcc:	2380      	movs	r3, #128	@ 0x80
 8003dce:	045b      	lsls	r3, r3, #17
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d000      	beq.n	8003dd6 <I2C_Slave_ISR_IT+0xe6>
 8003dd4:	e07e      	b.n	8003ed4 <I2C_Slave_ISR_IT+0x1e4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	0011      	movs	r1, r2
 8003dde:	0018      	movs	r0, r3
 8003de0:	f000 fff2 	bl	8004dc8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003de4:	e076      	b.n	8003ed4 <I2C_Slave_ISR_IT+0x1e4>
 8003de6:	e075      	b.n	8003ed4 <I2C_Slave_ISR_IT+0x1e4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	2204      	movs	r2, #4
 8003dec:	4013      	ands	r3, r2
 8003dee:	d02f      	beq.n	8003e50 <I2C_Slave_ISR_IT+0x160>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2204      	movs	r2, #4
 8003df4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003df6:	d02b      	beq.n	8003e50 <I2C_Slave_ISR_IT+0x160>
  {
    if (hi2c->XferCount > 0U)
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dfc:	b29b      	uxth	r3, r3
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d018      	beq.n	8003e34 <I2C_Slave_ISR_IT+0x144>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e0c:	b2d2      	uxtb	r2, r2
 8003e0e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e14:	1c5a      	adds	r2, r3, #1
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e1e:	3b01      	subs	r3, #1
 8003e20:	b29a      	uxth	r2, r3
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e2a:	b29b      	uxth	r3, r3
 8003e2c:	3b01      	subs	r3, #1
 8003e2e:	b29a      	uxth	r2, r3
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e38:	b29b      	uxth	r3, r3
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d14c      	bne.n	8003ed8 <I2C_Slave_ISR_IT+0x1e8>
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	4a2a      	ldr	r2, [pc, #168]	@ (8003eec <I2C_Slave_ISR_IT+0x1fc>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d048      	beq.n	8003ed8 <I2C_Slave_ISR_IT+0x1e8>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	0018      	movs	r0, r3
 8003e4a:	f000 fcab 	bl	80047a4 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8003e4e:	e043      	b.n	8003ed8 <I2C_Slave_ISR_IT+0x1e8>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	2208      	movs	r2, #8
 8003e54:	4013      	ands	r3, r2
 8003e56:	d00a      	beq.n	8003e6e <I2C_Slave_ISR_IT+0x17e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2208      	movs	r2, #8
 8003e5c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003e5e:	d006      	beq.n	8003e6e <I2C_Slave_ISR_IT+0x17e>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8003e60:	693a      	ldr	r2, [r7, #16]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	0011      	movs	r1, r2
 8003e66:	0018      	movs	r0, r3
 8003e68:	f000 fbb6 	bl	80045d8 <I2C_ITAddrCplt>
 8003e6c:	e035      	b.n	8003eda <I2C_Slave_ISR_IT+0x1ea>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	2202      	movs	r2, #2
 8003e72:	4013      	ands	r3, r2
 8003e74:	d031      	beq.n	8003eda <I2C_Slave_ISR_IT+0x1ea>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2202      	movs	r2, #2
 8003e7a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003e7c:	d02d      	beq.n	8003eda <I2C_Slave_ISR_IT+0x1ea>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e82:	b29b      	uxth	r3, r3
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d018      	beq.n	8003eba <I2C_Slave_ISR_IT+0x1ca>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e8c:	781a      	ldrb	r2, [r3, #0]
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e98:	1c5a      	adds	r2, r3, #1
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ea2:	b29b      	uxth	r3, r3
 8003ea4:	3b01      	subs	r3, #1
 8003ea6:	b29a      	uxth	r2, r3
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eb0:	3b01      	subs	r3, #1
 8003eb2:	b29a      	uxth	r2, r3
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003eb8:	e00f      	b.n	8003eda <I2C_Slave_ISR_IT+0x1ea>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8003eba:	697a      	ldr	r2, [r7, #20]
 8003ebc:	2380      	movs	r3, #128	@ 0x80
 8003ebe:	045b      	lsls	r3, r3, #17
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d002      	beq.n	8003eca <I2C_Slave_ISR_IT+0x1da>
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d107      	bne.n	8003eda <I2C_Slave_ISR_IT+0x1ea>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	0018      	movs	r0, r3
 8003ece:	f000 fc69 	bl	80047a4 <I2C_ITSlaveSeqCplt>
 8003ed2:	e002      	b.n	8003eda <I2C_Slave_ISR_IT+0x1ea>
    if (hi2c->XferCount == 0U)
 8003ed4:	46c0      	nop			@ (mov r8, r8)
 8003ed6:	e000      	b.n	8003eda <I2C_Slave_ISR_IT+0x1ea>
    if ((hi2c->XferCount == 0U) && \
 8003ed8:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2240      	movs	r2, #64	@ 0x40
 8003ede:	2100      	movs	r1, #0
 8003ee0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003ee2:	2300      	movs	r3, #0
}
 8003ee4:	0018      	movs	r0, r3
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	b006      	add	sp, #24
 8003eea:	bd80      	pop	{r7, pc}
 8003eec:	ffff0000 	.word	0xffff0000

08003ef0 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8003ef0:	b590      	push	{r4, r7, lr}
 8003ef2:	b089      	sub	sp, #36	@ 0x24
 8003ef4:	af02      	add	r7, sp, #8
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	60b9      	str	r1, [r7, #8]
 8003efa:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2240      	movs	r2, #64	@ 0x40
 8003f00:	5c9b      	ldrb	r3, [r3, r2]
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d101      	bne.n	8003f0a <I2C_Master_ISR_DMA+0x1a>
 8003f06:	2302      	movs	r3, #2
 8003f08:	e0e7      	b.n	80040da <I2C_Master_ISR_DMA+0x1ea>
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2240      	movs	r2, #64	@ 0x40
 8003f0e:	2101      	movs	r1, #1
 8003f10:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	2210      	movs	r2, #16
 8003f16:	4013      	ands	r3, r2
 8003f18:	d017      	beq.n	8003f4a <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2210      	movs	r2, #16
 8003f1e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003f20:	d013      	beq.n	8003f4a <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	2210      	movs	r2, #16
 8003f28:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f2e:	2204      	movs	r2, #4
 8003f30:	431a      	orrs	r2, r3
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2120      	movs	r1, #32
 8003f3a:	0018      	movs	r0, r3
 8003f3c:	f001 fb2e 	bl	800559c <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	0018      	movs	r0, r3
 8003f44:	f001 f86b 	bl	800501e <I2C_Flush_TXDR>
 8003f48:	e0c2      	b.n	80040d0 <I2C_Master_ISR_DMA+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	2280      	movs	r2, #128	@ 0x80
 8003f4e:	4013      	ands	r3, r2
 8003f50:	d100      	bne.n	8003f54 <I2C_Master_ISR_DMA+0x64>
 8003f52:	e07c      	b.n	800404e <I2C_Master_ISR_DMA+0x15e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2240      	movs	r2, #64	@ 0x40
 8003f58:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003f5a:	d100      	bne.n	8003f5e <I2C_Master_ISR_DMA+0x6e>
 8003f5c:	e077      	b.n	800404e <I2C_Master_ISR_DMA+0x15e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	2140      	movs	r1, #64	@ 0x40
 8003f6a:	438a      	bics	r2, r1
 8003f6c:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f72:	b29b      	uxth	r3, r3
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d055      	beq.n	8004024 <I2C_Master_ISR_DMA+0x134>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	b29a      	uxth	r2, r3
 8003f80:	2312      	movs	r3, #18
 8003f82:	18fb      	adds	r3, r7, r3
 8003f84:	0592      	lsls	r2, r2, #22
 8003f86:	0d92      	lsrs	r2, r2, #22
 8003f88:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f8e:	b29b      	uxth	r3, r3
 8003f90:	2bff      	cmp	r3, #255	@ 0xff
 8003f92:	d906      	bls.n	8003fa2 <I2C_Master_ISR_DMA+0xb2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	22ff      	movs	r2, #255	@ 0xff
 8003f98:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8003f9a:	2380      	movs	r3, #128	@ 0x80
 8003f9c:	045b      	lsls	r3, r3, #17
 8003f9e:	617b      	str	r3, [r7, #20]
 8003fa0:	e010      	b.n	8003fc4 <I2C_Master_ISR_DMA+0xd4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fa6:	b29a      	uxth	r2, r3
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fb0:	4a4c      	ldr	r2, [pc, #304]	@ (80040e4 <I2C_Master_ISR_DMA+0x1f4>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d003      	beq.n	8003fbe <I2C_Master_ISR_DMA+0xce>
        {
          xfermode = hi2c->XferOptions;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fba:	617b      	str	r3, [r7, #20]
 8003fbc:	e002      	b.n	8003fc4 <I2C_Master_ISR_DMA+0xd4>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8003fbe:	2380      	movs	r3, #128	@ 0x80
 8003fc0:	049b      	lsls	r3, r3, #18
 8003fc2:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fc8:	b2da      	uxtb	r2, r3
 8003fca:	697c      	ldr	r4, [r7, #20]
 8003fcc:	2312      	movs	r3, #18
 8003fce:	18fb      	adds	r3, r7, r3
 8003fd0:	8819      	ldrh	r1, [r3, #0]
 8003fd2:	68f8      	ldr	r0, [r7, #12]
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	9300      	str	r3, [sp, #0]
 8003fd8:	0023      	movs	r3, r4
 8003fda:	f001 faa5 	bl	8005528 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fe2:	b29a      	uxth	r2, r3
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	b29a      	uxth	r2, r3
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2241      	movs	r2, #65	@ 0x41
 8003ff4:	5c9b      	ldrb	r3, [r3, r2]
 8003ff6:	b2db      	uxtb	r3, r3
 8003ff8:	2b22      	cmp	r3, #34	@ 0x22
 8003ffa:	d109      	bne.n	8004010 <I2C_Master_ISR_DMA+0x120>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	2180      	movs	r1, #128	@ 0x80
 8004008:	0209      	lsls	r1, r1, #8
 800400a:	430a      	orrs	r2, r1
 800400c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800400e:	e05f      	b.n	80040d0 <I2C_Master_ISR_DMA+0x1e0>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	2180      	movs	r1, #128	@ 0x80
 800401c:	01c9      	lsls	r1, r1, #7
 800401e:	430a      	orrs	r2, r1
 8004020:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004022:	e055      	b.n	80040d0 <I2C_Master_ISR_DMA+0x1e0>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	685a      	ldr	r2, [r3, #4]
 800402a:	2380      	movs	r3, #128	@ 0x80
 800402c:	049b      	lsls	r3, r3, #18
 800402e:	401a      	ands	r2, r3
 8004030:	2380      	movs	r3, #128	@ 0x80
 8004032:	049b      	lsls	r3, r3, #18
 8004034:	429a      	cmp	r2, r3
 8004036:	d004      	beq.n	8004042 <I2C_Master_ISR_DMA+0x152>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	0018      	movs	r0, r3
 800403c:	f000 fb70 	bl	8004720 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8004040:	e046      	b.n	80040d0 <I2C_Master_ISR_DMA+0x1e0>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	2140      	movs	r1, #64	@ 0x40
 8004046:	0018      	movs	r0, r3
 8004048:	f000 febe 	bl	8004dc8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800404c:	e040      	b.n	80040d0 <I2C_Master_ISR_DMA+0x1e0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	2240      	movs	r2, #64	@ 0x40
 8004052:	4013      	ands	r3, r2
 8004054:	d02c      	beq.n	80040b0 <I2C_Master_ISR_DMA+0x1c0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2240      	movs	r2, #64	@ 0x40
 800405a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800405c:	d028      	beq.n	80040b0 <I2C_Master_ISR_DMA+0x1c0>
  {
    if (hi2c->XferCount == 0U)
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004062:	b29b      	uxth	r3, r3
 8004064:	2b00      	cmp	r3, #0
 8004066:	d11d      	bne.n	80040a4 <I2C_Master_ISR_DMA+0x1b4>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	685a      	ldr	r2, [r3, #4]
 800406e:	2380      	movs	r3, #128	@ 0x80
 8004070:	049b      	lsls	r3, r3, #18
 8004072:	401a      	ands	r2, r3
 8004074:	2380      	movs	r3, #128	@ 0x80
 8004076:	049b      	lsls	r3, r3, #18
 8004078:	429a      	cmp	r2, r3
 800407a:	d028      	beq.n	80040ce <I2C_Master_ISR_DMA+0x1de>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004080:	4a18      	ldr	r2, [pc, #96]	@ (80040e4 <I2C_Master_ISR_DMA+0x1f4>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d109      	bne.n	800409a <I2C_Master_ISR_DMA+0x1aa>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	685a      	ldr	r2, [r3, #4]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	2180      	movs	r1, #128	@ 0x80
 8004092:	01c9      	lsls	r1, r1, #7
 8004094:	430a      	orrs	r2, r1
 8004096:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8004098:	e019      	b.n	80040ce <I2C_Master_ISR_DMA+0x1de>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	0018      	movs	r0, r3
 800409e:	f000 fb3f 	bl	8004720 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80040a2:	e014      	b.n	80040ce <I2C_Master_ISR_DMA+0x1de>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2140      	movs	r1, #64	@ 0x40
 80040a8:	0018      	movs	r0, r3
 80040aa:	f000 fe8d 	bl	8004dc8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80040ae:	e00e      	b.n	80040ce <I2C_Master_ISR_DMA+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	2220      	movs	r2, #32
 80040b4:	4013      	ands	r3, r2
 80040b6:	d00b      	beq.n	80040d0 <I2C_Master_ISR_DMA+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2220      	movs	r2, #32
 80040bc:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80040be:	d007      	beq.n	80040d0 <I2C_Master_ISR_DMA+0x1e0>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80040c0:	68ba      	ldr	r2, [r7, #8]
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	0011      	movs	r1, r2
 80040c6:	0018      	movs	r0, r3
 80040c8:	f000 fbd0 	bl	800486c <I2C_ITMasterCplt>
 80040cc:	e000      	b.n	80040d0 <I2C_Master_ISR_DMA+0x1e0>
    if (hi2c->XferCount == 0U)
 80040ce:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2240      	movs	r2, #64	@ 0x40
 80040d4:	2100      	movs	r1, #0
 80040d6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80040d8:	2300      	movs	r3, #0
}
 80040da:	0018      	movs	r0, r3
 80040dc:	46bd      	mov	sp, r7
 80040de:	b007      	add	sp, #28
 80040e0:	bd90      	pop	{r4, r7, pc}
 80040e2:	46c0      	nop			@ (mov r8, r8)
 80040e4:	ffff0000 	.word	0xffff0000

080040e8 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 80040e8:	b590      	push	{r4, r7, lr}
 80040ea:	b089      	sub	sp, #36	@ 0x24
 80040ec:	af02      	add	r7, sp, #8
 80040ee:	60f8      	str	r0, [r7, #12]
 80040f0:	60b9      	str	r1, [r7, #8]
 80040f2:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 80040f4:	4b90      	ldr	r3, [pc, #576]	@ (8004338 <I2C_Mem_ISR_DMA+0x250>)
 80040f6:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2240      	movs	r2, #64	@ 0x40
 80040fc:	5c9b      	ldrb	r3, [r3, r2]
 80040fe:	2b01      	cmp	r3, #1
 8004100:	d101      	bne.n	8004106 <I2C_Mem_ISR_DMA+0x1e>
 8004102:	2302      	movs	r3, #2
 8004104:	e113      	b.n	800432e <I2C_Mem_ISR_DMA+0x246>
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2240      	movs	r2, #64	@ 0x40
 800410a:	2101      	movs	r1, #1
 800410c:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	2210      	movs	r2, #16
 8004112:	4013      	ands	r3, r2
 8004114:	d017      	beq.n	8004146 <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2210      	movs	r2, #16
 800411a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800411c:	d013      	beq.n	8004146 <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	2210      	movs	r2, #16
 8004124:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800412a:	2204      	movs	r2, #4
 800412c:	431a      	orrs	r2, r3
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2120      	movs	r1, #32
 8004136:	0018      	movs	r0, r3
 8004138:	f001 fa30 	bl	800559c <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	0018      	movs	r0, r3
 8004140:	f000 ff6d 	bl	800501e <I2C_Flush_TXDR>
 8004144:	e0ee      	b.n	8004324 <I2C_Mem_ISR_DMA+0x23c>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	2202      	movs	r2, #2
 800414a:	4013      	ands	r3, r2
 800414c:	d00d      	beq.n	800416a <I2C_Mem_ISR_DMA+0x82>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2202      	movs	r2, #2
 8004152:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004154:	d009      	beq.n	800416a <I2C_Mem_ISR_DMA+0x82>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	68fa      	ldr	r2, [r7, #12]
 800415c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800415e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2201      	movs	r2, #1
 8004164:	4252      	negs	r2, r2
 8004166:	651a      	str	r2, [r3, #80]	@ 0x50
 8004168:	e0dc      	b.n	8004324 <I2C_Mem_ISR_DMA+0x23c>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	2280      	movs	r2, #128	@ 0x80
 800416e:	4013      	ands	r3, r2
 8004170:	d063      	beq.n	800423a <I2C_Mem_ISR_DMA+0x152>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2240      	movs	r2, #64	@ 0x40
 8004176:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8004178:	d05f      	beq.n	800423a <I2C_Mem_ISR_DMA+0x152>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2101      	movs	r1, #1
 800417e:	0018      	movs	r0, r3
 8004180:	f001 fa96 	bl	80056b0 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2110      	movs	r1, #16
 8004188:	0018      	movs	r0, r3
 800418a:	f001 fa07 	bl	800559c <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004192:	b29b      	uxth	r3, r3
 8004194:	2b00      	cmp	r3, #0
 8004196:	d04a      	beq.n	800422e <I2C_Mem_ISR_DMA+0x146>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800419c:	b29b      	uxth	r3, r3
 800419e:	2bff      	cmp	r3, #255	@ 0xff
 80041a0:	d910      	bls.n	80041c4 <I2C_Mem_ISR_DMA+0xdc>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	22ff      	movs	r2, #255	@ 0xff
 80041a6:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041ac:	b299      	uxth	r1, r3
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041b2:	b2da      	uxtb	r2, r3
 80041b4:	2380      	movs	r3, #128	@ 0x80
 80041b6:	045b      	lsls	r3, r3, #17
 80041b8:	68f8      	ldr	r0, [r7, #12]
 80041ba:	2400      	movs	r4, #0
 80041bc:	9400      	str	r4, [sp, #0]
 80041be:	f001 f9b3 	bl	8005528 <I2C_TransferConfig>
 80041c2:	e011      	b.n	80041e8 <I2C_Mem_ISR_DMA+0x100>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041c8:	b29a      	uxth	r2, r3
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041d2:	b299      	uxth	r1, r3
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041d8:	b2da      	uxtb	r2, r3
 80041da:	2380      	movs	r3, #128	@ 0x80
 80041dc:	049b      	lsls	r3, r3, #18
 80041de:	68f8      	ldr	r0, [r7, #12]
 80041e0:	2400      	movs	r4, #0
 80041e2:	9400      	str	r4, [sp, #0]
 80041e4:	f001 f9a0 	bl	8005528 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041ec:	b29a      	uxth	r2, r3
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041f2:	1ad3      	subs	r3, r2, r3
 80041f4:	b29a      	uxth	r2, r3
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2241      	movs	r2, #65	@ 0x41
 80041fe:	5c9b      	ldrb	r3, [r3, r2]
 8004200:	b2db      	uxtb	r3, r3
 8004202:	2b22      	cmp	r3, #34	@ 0x22
 8004204:	d109      	bne.n	800421a <I2C_Mem_ISR_DMA+0x132>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	681a      	ldr	r2, [r3, #0]
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	2180      	movs	r1, #128	@ 0x80
 8004212:	0209      	lsls	r1, r1, #8
 8004214:	430a      	orrs	r2, r1
 8004216:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004218:	e084      	b.n	8004324 <I2C_Mem_ISR_DMA+0x23c>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	2180      	movs	r1, #128	@ 0x80
 8004226:	01c9      	lsls	r1, r1, #7
 8004228:	430a      	orrs	r2, r1
 800422a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800422c:	e07a      	b.n	8004324 <I2C_Mem_ISR_DMA+0x23c>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2140      	movs	r1, #64	@ 0x40
 8004232:	0018      	movs	r0, r3
 8004234:	f000 fdc8 	bl	8004dc8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8004238:	e074      	b.n	8004324 <I2C_Mem_ISR_DMA+0x23c>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	2240      	movs	r2, #64	@ 0x40
 800423e:	4013      	ands	r3, r2
 8004240:	d062      	beq.n	8004308 <I2C_Mem_ISR_DMA+0x220>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2240      	movs	r2, #64	@ 0x40
 8004246:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004248:	d05e      	beq.n	8004308 <I2C_Mem_ISR_DMA+0x220>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2101      	movs	r1, #1
 800424e:	0018      	movs	r0, r3
 8004250:	f001 fa2e 	bl	80056b0 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2110      	movs	r1, #16
 8004258:	0018      	movs	r0, r3
 800425a:	f001 f99f 	bl	800559c <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2241      	movs	r2, #65	@ 0x41
 8004262:	5c9b      	ldrb	r3, [r3, r2]
 8004264:	b2db      	uxtb	r3, r3
 8004266:	2b22      	cmp	r3, #34	@ 0x22
 8004268:	d101      	bne.n	800426e <I2C_Mem_ISR_DMA+0x186>
    {
      direction = I2C_GENERATE_START_READ;
 800426a:	4b34      	ldr	r3, [pc, #208]	@ (800433c <I2C_Mem_ISR_DMA+0x254>)
 800426c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004272:	b29b      	uxth	r3, r3
 8004274:	2bff      	cmp	r3, #255	@ 0xff
 8004276:	d911      	bls.n	800429c <I2C_Mem_ISR_DMA+0x1b4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	22ff      	movs	r2, #255	@ 0xff
 800427c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004282:	b299      	uxth	r1, r3
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004288:	b2da      	uxtb	r2, r3
 800428a:	2380      	movs	r3, #128	@ 0x80
 800428c:	045c      	lsls	r4, r3, #17
 800428e:	68f8      	ldr	r0, [r7, #12]
 8004290:	697b      	ldr	r3, [r7, #20]
 8004292:	9300      	str	r3, [sp, #0]
 8004294:	0023      	movs	r3, r4
 8004296:	f001 f947 	bl	8005528 <I2C_TransferConfig>
 800429a:	e012      	b.n	80042c2 <I2C_Mem_ISR_DMA+0x1da>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042a0:	b29a      	uxth	r2, r3
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042aa:	b299      	uxth	r1, r3
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042b0:	b2da      	uxtb	r2, r3
 80042b2:	2380      	movs	r3, #128	@ 0x80
 80042b4:	049c      	lsls	r4, r3, #18
 80042b6:	68f8      	ldr	r0, [r7, #12]
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	9300      	str	r3, [sp, #0]
 80042bc:	0023      	movs	r3, r4
 80042be:	f001 f933 	bl	8005528 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042c6:	b29a      	uxth	r2, r3
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	b29a      	uxth	r2, r3
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2241      	movs	r2, #65	@ 0x41
 80042d8:	5c9b      	ldrb	r3, [r3, r2]
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	2b22      	cmp	r3, #34	@ 0x22
 80042de:	d109      	bne.n	80042f4 <I2C_Mem_ISR_DMA+0x20c>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	2180      	movs	r1, #128	@ 0x80
 80042ec:	0209      	lsls	r1, r1, #8
 80042ee:	430a      	orrs	r2, r1
 80042f0:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80042f2:	e017      	b.n	8004324 <I2C_Mem_ISR_DMA+0x23c>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	681a      	ldr	r2, [r3, #0]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	2180      	movs	r1, #128	@ 0x80
 8004300:	01c9      	lsls	r1, r1, #7
 8004302:	430a      	orrs	r2, r1
 8004304:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004306:	e00d      	b.n	8004324 <I2C_Mem_ISR_DMA+0x23c>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	2220      	movs	r2, #32
 800430c:	4013      	ands	r3, r2
 800430e:	d009      	beq.n	8004324 <I2C_Mem_ISR_DMA+0x23c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2220      	movs	r2, #32
 8004314:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004316:	d005      	beq.n	8004324 <I2C_Mem_ISR_DMA+0x23c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8004318:	68ba      	ldr	r2, [r7, #8]
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	0011      	movs	r1, r2
 800431e:	0018      	movs	r0, r3
 8004320:	f000 faa4 	bl	800486c <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2240      	movs	r2, #64	@ 0x40
 8004328:	2100      	movs	r1, #0
 800432a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800432c:	2300      	movs	r3, #0
}
 800432e:	0018      	movs	r0, r3
 8004330:	46bd      	mov	sp, r7
 8004332:	b007      	add	sp, #28
 8004334:	bd90      	pop	{r4, r7, pc}
 8004336:	46c0      	nop			@ (mov r8, r8)
 8004338:	80002000 	.word	0x80002000
 800433c:	80002400 	.word	0x80002400

08004340 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b088      	sub	sp, #32
 8004344:	af00      	add	r7, sp, #0
 8004346:	60f8      	str	r0, [r7, #12]
 8004348:	60b9      	str	r1, [r7, #8]
 800434a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004350:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8004352:	2300      	movs	r3, #0
 8004354:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2240      	movs	r2, #64	@ 0x40
 800435a:	5c9b      	ldrb	r3, [r3, r2]
 800435c:	2b01      	cmp	r3, #1
 800435e:	d101      	bne.n	8004364 <I2C_Slave_ISR_DMA+0x24>
 8004360:	2302      	movs	r3, #2
 8004362:	e0ce      	b.n	8004502 <I2C_Slave_ISR_DMA+0x1c2>
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2240      	movs	r2, #64	@ 0x40
 8004368:	2101      	movs	r1, #1
 800436a:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	2220      	movs	r2, #32
 8004370:	4013      	ands	r3, r2
 8004372:	d00a      	beq.n	800438a <I2C_Slave_ISR_DMA+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2220      	movs	r2, #32
 8004378:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800437a:	d006      	beq.n	800438a <I2C_Slave_ISR_DMA+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800437c:	68ba      	ldr	r2, [r7, #8]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	0011      	movs	r1, r2
 8004382:	0018      	movs	r0, r3
 8004384:	f000 fb40 	bl	8004a08 <I2C_ITSlaveCplt>
 8004388:	e0b6      	b.n	80044f8 <I2C_Slave_ISR_DMA+0x1b8>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	2210      	movs	r2, #16
 800438e:	4013      	ands	r3, r2
 8004390:	d100      	bne.n	8004394 <I2C_Slave_ISR_DMA+0x54>
 8004392:	e0a3      	b.n	80044dc <I2C_Slave_ISR_DMA+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2210      	movs	r2, #16
 8004398:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800439a:	d100      	bne.n	800439e <I2C_Slave_ISR_DMA+0x5e>
 800439c:	e09e      	b.n	80044dc <I2C_Slave_ISR_DMA+0x19c>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	2380      	movs	r3, #128	@ 0x80
 80043a2:	01db      	lsls	r3, r3, #7
 80043a4:	4013      	ands	r3, r2
 80043a6:	d105      	bne.n	80043b4 <I2C_Slave_ISR_DMA+0x74>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 80043a8:	687a      	ldr	r2, [r7, #4]
 80043aa:	2380      	movs	r3, #128	@ 0x80
 80043ac:	021b      	lsls	r3, r3, #8
 80043ae:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80043b0:	d100      	bne.n	80043b4 <I2C_Slave_ISR_DMA+0x74>
 80043b2:	e08c      	b.n	80044ce <I2C_Slave_ISR_DMA+0x18e>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d00c      	beq.n	80043d6 <I2C_Slave_ISR_DMA+0x96>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80043bc:	687a      	ldr	r2, [r7, #4]
 80043be:	2380      	movs	r3, #128	@ 0x80
 80043c0:	021b      	lsls	r3, r3, #8
 80043c2:	4013      	ands	r3, r2
 80043c4:	d007      	beq.n	80043d6 <I2C_Slave_ISR_DMA+0x96>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d101      	bne.n	80043d6 <I2C_Slave_ISR_DMA+0x96>
          {
            treatdmanack = 1U;
 80043d2:	2301      	movs	r3, #1
 80043d4:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d00c      	beq.n	80043f8 <I2C_Slave_ISR_DMA+0xb8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80043de:	687a      	ldr	r2, [r7, #4]
 80043e0:	2380      	movs	r3, #128	@ 0x80
 80043e2:	01db      	lsls	r3, r3, #7
 80043e4:	4013      	ands	r3, r2
 80043e6:	d007      	beq.n	80043f8 <I2C_Slave_ISR_DMA+0xb8>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d101      	bne.n	80043f8 <I2C_Slave_ISR_DMA+0xb8>
          {
            treatdmanack = 1U;
 80043f4:	2301      	movs	r3, #1
 80043f6:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80043f8:	69fb      	ldr	r3, [r7, #28]
 80043fa:	2b01      	cmp	r3, #1
 80043fc:	d12d      	bne.n	800445a <I2C_Slave_ISR_DMA+0x11a>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2241      	movs	r2, #65	@ 0x41
 8004402:	5c9b      	ldrb	r3, [r3, r2]
 8004404:	b2db      	uxtb	r3, r3
 8004406:	2b28      	cmp	r3, #40	@ 0x28
 8004408:	d10b      	bne.n	8004422 <I2C_Slave_ISR_DMA+0xe2>
 800440a:	69ba      	ldr	r2, [r7, #24]
 800440c:	2380      	movs	r3, #128	@ 0x80
 800440e:	049b      	lsls	r3, r3, #18
 8004410:	429a      	cmp	r2, r3
 8004412:	d106      	bne.n	8004422 <I2C_Slave_ISR_DMA+0xe2>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8004414:	68ba      	ldr	r2, [r7, #8]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	0011      	movs	r1, r2
 800441a:	0018      	movs	r0, r3
 800441c:	f000 fc7c 	bl	8004d18 <I2C_ITListenCplt>
 8004420:	e054      	b.n	80044cc <I2C_Slave_ISR_DMA+0x18c>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2241      	movs	r2, #65	@ 0x41
 8004426:	5c9b      	ldrb	r3, [r3, r2]
 8004428:	b2db      	uxtb	r3, r3
 800442a:	2b29      	cmp	r3, #41	@ 0x29
 800442c:	d110      	bne.n	8004450 <I2C_Slave_ISR_DMA+0x110>
 800442e:	69bb      	ldr	r3, [r7, #24]
 8004430:	4a36      	ldr	r2, [pc, #216]	@ (800450c <I2C_Slave_ISR_DMA+0x1cc>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d00c      	beq.n	8004450 <I2C_Slave_ISR_DMA+0x110>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	2210      	movs	r2, #16
 800443c:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	0018      	movs	r0, r3
 8004442:	f000 fdec 	bl	800501e <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	0018      	movs	r0, r3
 800444a:	f000 f9ab 	bl	80047a4 <I2C_ITSlaveSeqCplt>
 800444e:	e03d      	b.n	80044cc <I2C_Slave_ISR_DMA+0x18c>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	2210      	movs	r2, #16
 8004456:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8004458:	e03e      	b.n	80044d8 <I2C_Slave_ISR_DMA+0x198>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	2210      	movs	r2, #16
 8004460:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004466:	2204      	movs	r2, #4
 8004468:	431a      	orrs	r2, r3
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800446e:	2317      	movs	r3, #23
 8004470:	18fb      	adds	r3, r7, r3
 8004472:	68fa      	ldr	r2, [r7, #12]
 8004474:	2141      	movs	r1, #65	@ 0x41
 8004476:	5c52      	ldrb	r2, [r2, r1]
 8004478:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800447a:	69bb      	ldr	r3, [r7, #24]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d004      	beq.n	800448a <I2C_Slave_ISR_DMA+0x14a>
 8004480:	69ba      	ldr	r2, [r7, #24]
 8004482:	2380      	movs	r3, #128	@ 0x80
 8004484:	045b      	lsls	r3, r3, #17
 8004486:	429a      	cmp	r2, r3
 8004488:	d126      	bne.n	80044d8 <I2C_Slave_ISR_DMA+0x198>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800448a:	2217      	movs	r2, #23
 800448c:	18bb      	adds	r3, r7, r2
 800448e:	781b      	ldrb	r3, [r3, #0]
 8004490:	2b21      	cmp	r3, #33	@ 0x21
 8004492:	d003      	beq.n	800449c <I2C_Slave_ISR_DMA+0x15c>
 8004494:	18bb      	adds	r3, r7, r2
 8004496:	781b      	ldrb	r3, [r3, #0]
 8004498:	2b29      	cmp	r3, #41	@ 0x29
 800449a:	d103      	bne.n	80044a4 <I2C_Slave_ISR_DMA+0x164>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2221      	movs	r2, #33	@ 0x21
 80044a0:	631a      	str	r2, [r3, #48]	@ 0x30
 80044a2:	e00b      	b.n	80044bc <I2C_Slave_ISR_DMA+0x17c>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80044a4:	2217      	movs	r2, #23
 80044a6:	18bb      	adds	r3, r7, r2
 80044a8:	781b      	ldrb	r3, [r3, #0]
 80044aa:	2b22      	cmp	r3, #34	@ 0x22
 80044ac:	d003      	beq.n	80044b6 <I2C_Slave_ISR_DMA+0x176>
 80044ae:	18bb      	adds	r3, r7, r2
 80044b0:	781b      	ldrb	r3, [r3, #0]
 80044b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80044b4:	d102      	bne.n	80044bc <I2C_Slave_ISR_DMA+0x17c>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2222      	movs	r2, #34	@ 0x22
 80044ba:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	0011      	movs	r1, r2
 80044c4:	0018      	movs	r0, r3
 80044c6:	f000 fc7f 	bl	8004dc8 <I2C_ITError>
      if (treatdmanack == 1U)
 80044ca:	e005      	b.n	80044d8 <I2C_Slave_ISR_DMA+0x198>
 80044cc:	e004      	b.n	80044d8 <I2C_Slave_ISR_DMA+0x198>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	2210      	movs	r2, #16
 80044d4:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80044d6:	e00f      	b.n	80044f8 <I2C_Slave_ISR_DMA+0x1b8>
      if (treatdmanack == 1U)
 80044d8:	46c0      	nop			@ (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80044da:	e00d      	b.n	80044f8 <I2C_Slave_ISR_DMA+0x1b8>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	2208      	movs	r2, #8
 80044e0:	4013      	ands	r3, r2
 80044e2:	d009      	beq.n	80044f8 <I2C_Slave_ISR_DMA+0x1b8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2208      	movs	r2, #8
 80044e8:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80044ea:	d005      	beq.n	80044f8 <I2C_Slave_ISR_DMA+0x1b8>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 80044ec:	68ba      	ldr	r2, [r7, #8]
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	0011      	movs	r1, r2
 80044f2:	0018      	movs	r0, r3
 80044f4:	f000 f870 	bl	80045d8 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2240      	movs	r2, #64	@ 0x40
 80044fc:	2100      	movs	r1, #0
 80044fe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004500:	2300      	movs	r3, #0
}
 8004502:	0018      	movs	r0, r3
 8004504:	46bd      	mov	sp, r7
 8004506:	b008      	add	sp, #32
 8004508:	bd80      	pop	{r7, pc}
 800450a:	46c0      	nop			@ (mov r8, r8)
 800450c:	ffff0000 	.word	0xffff0000

08004510 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004510:	b5b0      	push	{r4, r5, r7, lr}
 8004512:	b086      	sub	sp, #24
 8004514:	af02      	add	r7, sp, #8
 8004516:	60f8      	str	r0, [r7, #12]
 8004518:	000c      	movs	r4, r1
 800451a:	0010      	movs	r0, r2
 800451c:	0019      	movs	r1, r3
 800451e:	250a      	movs	r5, #10
 8004520:	197b      	adds	r3, r7, r5
 8004522:	1c22      	adds	r2, r4, #0
 8004524:	801a      	strh	r2, [r3, #0]
 8004526:	2308      	movs	r3, #8
 8004528:	18fb      	adds	r3, r7, r3
 800452a:	1c02      	adds	r2, r0, #0
 800452c:	801a      	strh	r2, [r3, #0]
 800452e:	1dbb      	adds	r3, r7, #6
 8004530:	1c0a      	adds	r2, r1, #0
 8004532:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004534:	1dbb      	adds	r3, r7, #6
 8004536:	881b      	ldrh	r3, [r3, #0]
 8004538:	b2da      	uxtb	r2, r3
 800453a:	2380      	movs	r3, #128	@ 0x80
 800453c:	045c      	lsls	r4, r3, #17
 800453e:	197b      	adds	r3, r7, r5
 8004540:	8819      	ldrh	r1, [r3, #0]
 8004542:	68f8      	ldr	r0, [r7, #12]
 8004544:	4b23      	ldr	r3, [pc, #140]	@ (80045d4 <I2C_RequestMemoryWrite+0xc4>)
 8004546:	9300      	str	r3, [sp, #0]
 8004548:	0023      	movs	r3, r4
 800454a:	f000 ffed 	bl	8005528 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800454e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004550:	6a39      	ldr	r1, [r7, #32]
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	0018      	movs	r0, r3
 8004556:	f000 fe65 	bl	8005224 <I2C_WaitOnTXISFlagUntilTimeout>
 800455a:	1e03      	subs	r3, r0, #0
 800455c:	d001      	beq.n	8004562 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	e033      	b.n	80045ca <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004562:	1dbb      	adds	r3, r7, #6
 8004564:	881b      	ldrh	r3, [r3, #0]
 8004566:	2b01      	cmp	r3, #1
 8004568:	d107      	bne.n	800457a <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800456a:	2308      	movs	r3, #8
 800456c:	18fb      	adds	r3, r7, r3
 800456e:	881b      	ldrh	r3, [r3, #0]
 8004570:	b2da      	uxtb	r2, r3
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	629a      	str	r2, [r3, #40]	@ 0x28
 8004578:	e019      	b.n	80045ae <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800457a:	2308      	movs	r3, #8
 800457c:	18fb      	adds	r3, r7, r3
 800457e:	881b      	ldrh	r3, [r3, #0]
 8004580:	0a1b      	lsrs	r3, r3, #8
 8004582:	b29b      	uxth	r3, r3
 8004584:	b2da      	uxtb	r2, r3
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800458c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800458e:	6a39      	ldr	r1, [r7, #32]
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	0018      	movs	r0, r3
 8004594:	f000 fe46 	bl	8005224 <I2C_WaitOnTXISFlagUntilTimeout>
 8004598:	1e03      	subs	r3, r0, #0
 800459a:	d001      	beq.n	80045a0 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	e014      	b.n	80045ca <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80045a0:	2308      	movs	r3, #8
 80045a2:	18fb      	adds	r3, r7, r3
 80045a4:	881b      	ldrh	r3, [r3, #0]
 80045a6:	b2da      	uxtb	r2, r3
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80045ae:	6a3a      	ldr	r2, [r7, #32]
 80045b0:	68f8      	ldr	r0, [r7, #12]
 80045b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045b4:	9300      	str	r3, [sp, #0]
 80045b6:	0013      	movs	r3, r2
 80045b8:	2200      	movs	r2, #0
 80045ba:	2180      	movs	r1, #128	@ 0x80
 80045bc:	f000 fdda 	bl	8005174 <I2C_WaitOnFlagUntilTimeout>
 80045c0:	1e03      	subs	r3, r0, #0
 80045c2:	d001      	beq.n	80045c8 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	e000      	b.n	80045ca <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 80045c8:	2300      	movs	r3, #0
}
 80045ca:	0018      	movs	r0, r3
 80045cc:	46bd      	mov	sp, r7
 80045ce:	b004      	add	sp, #16
 80045d0:	bdb0      	pop	{r4, r5, r7, pc}
 80045d2:	46c0      	nop			@ (mov r8, r8)
 80045d4:	80002000 	.word	0x80002000

080045d8 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80045d8:	b5b0      	push	{r4, r5, r7, lr}
 80045da:	b084      	sub	sp, #16
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
 80045e0:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2241      	movs	r2, #65	@ 0x41
 80045e6:	5c9b      	ldrb	r3, [r3, r2]
 80045e8:	b2db      	uxtb	r3, r3
 80045ea:	001a      	movs	r2, r3
 80045ec:	2328      	movs	r3, #40	@ 0x28
 80045ee:	4013      	ands	r3, r2
 80045f0:	2b28      	cmp	r3, #40	@ 0x28
 80045f2:	d000      	beq.n	80045f6 <I2C_ITAddrCplt+0x1e>
 80045f4:	e088      	b.n	8004708 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	699b      	ldr	r3, [r3, #24]
 80045fc:	0c1b      	lsrs	r3, r3, #16
 80045fe:	b2da      	uxtb	r2, r3
 8004600:	250f      	movs	r5, #15
 8004602:	197b      	adds	r3, r7, r5
 8004604:	2101      	movs	r1, #1
 8004606:	400a      	ands	r2, r1
 8004608:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	699b      	ldr	r3, [r3, #24]
 8004610:	0c1b      	lsrs	r3, r3, #16
 8004612:	b29a      	uxth	r2, r3
 8004614:	200c      	movs	r0, #12
 8004616:	183b      	adds	r3, r7, r0
 8004618:	21fe      	movs	r1, #254	@ 0xfe
 800461a:	400a      	ands	r2, r1
 800461c:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	b29a      	uxth	r2, r3
 8004626:	240a      	movs	r4, #10
 8004628:	193b      	adds	r3, r7, r4
 800462a:	0592      	lsls	r2, r2, #22
 800462c:	0d92      	lsrs	r2, r2, #22
 800462e:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	b29a      	uxth	r2, r3
 8004638:	2308      	movs	r3, #8
 800463a:	18fb      	adds	r3, r7, r3
 800463c:	21fe      	movs	r1, #254	@ 0xfe
 800463e:	400a      	ands	r2, r1
 8004640:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	68db      	ldr	r3, [r3, #12]
 8004646:	2b02      	cmp	r3, #2
 8004648:	d148      	bne.n	80046dc <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800464a:	0021      	movs	r1, r4
 800464c:	187b      	adds	r3, r7, r1
 800464e:	881b      	ldrh	r3, [r3, #0]
 8004650:	09db      	lsrs	r3, r3, #7
 8004652:	b29a      	uxth	r2, r3
 8004654:	183b      	adds	r3, r7, r0
 8004656:	881b      	ldrh	r3, [r3, #0]
 8004658:	4053      	eors	r3, r2
 800465a:	b29b      	uxth	r3, r3
 800465c:	001a      	movs	r2, r3
 800465e:	2306      	movs	r3, #6
 8004660:	4013      	ands	r3, r2
 8004662:	d120      	bne.n	80046a6 <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8004664:	183b      	adds	r3, r7, r0
 8004666:	187a      	adds	r2, r7, r1
 8004668:	8812      	ldrh	r2, [r2, #0]
 800466a:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004670:	1c5a      	adds	r2, r3, #1
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800467a:	2b02      	cmp	r3, #2
 800467c:	d14c      	bne.n	8004718 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	2208      	movs	r2, #8
 800468a:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2240      	movs	r2, #64	@ 0x40
 8004690:	2100      	movs	r1, #0
 8004692:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004694:	183b      	adds	r3, r7, r0
 8004696:	881a      	ldrh	r2, [r3, #0]
 8004698:	197b      	adds	r3, r7, r5
 800469a:	7819      	ldrb	r1, [r3, #0]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	0018      	movs	r0, r3
 80046a0:	f7ff faf5 	bl	8003c8e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80046a4:	e038      	b.n	8004718 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 80046a6:	240c      	movs	r4, #12
 80046a8:	193b      	adds	r3, r7, r4
 80046aa:	2208      	movs	r2, #8
 80046ac:	18ba      	adds	r2, r7, r2
 80046ae:	8812      	ldrh	r2, [r2, #0]
 80046b0:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80046b2:	2380      	movs	r3, #128	@ 0x80
 80046b4:	021a      	lsls	r2, r3, #8
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	0011      	movs	r1, r2
 80046ba:	0018      	movs	r0, r3
 80046bc:	f000 fff8 	bl	80056b0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2240      	movs	r2, #64	@ 0x40
 80046c4:	2100      	movs	r1, #0
 80046c6:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80046c8:	193b      	adds	r3, r7, r4
 80046ca:	881a      	ldrh	r2, [r3, #0]
 80046cc:	230f      	movs	r3, #15
 80046ce:	18fb      	adds	r3, r7, r3
 80046d0:	7819      	ldrb	r1, [r3, #0]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	0018      	movs	r0, r3
 80046d6:	f7ff fada 	bl	8003c8e <HAL_I2C_AddrCallback>
}
 80046da:	e01d      	b.n	8004718 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80046dc:	2380      	movs	r3, #128	@ 0x80
 80046de:	021a      	lsls	r2, r3, #8
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	0011      	movs	r1, r2
 80046e4:	0018      	movs	r0, r3
 80046e6:	f000 ffe3 	bl	80056b0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2240      	movs	r2, #64	@ 0x40
 80046ee:	2100      	movs	r1, #0
 80046f0:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80046f2:	230c      	movs	r3, #12
 80046f4:	18fb      	adds	r3, r7, r3
 80046f6:	881a      	ldrh	r2, [r3, #0]
 80046f8:	230f      	movs	r3, #15
 80046fa:	18fb      	adds	r3, r7, r3
 80046fc:	7819      	ldrb	r1, [r3, #0]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	0018      	movs	r0, r3
 8004702:	f7ff fac4 	bl	8003c8e <HAL_I2C_AddrCallback>
}
 8004706:	e007      	b.n	8004718 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	2208      	movs	r2, #8
 800470e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2240      	movs	r2, #64	@ 0x40
 8004714:	2100      	movs	r1, #0
 8004716:	5499      	strb	r1, [r3, r2]
}
 8004718:	46c0      	nop			@ (mov r8, r8)
 800471a:	46bd      	mov	sp, r7
 800471c:	b004      	add	sp, #16
 800471e:	bdb0      	pop	{r4, r5, r7, pc}

08004720 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b082      	sub	sp, #8
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2242      	movs	r2, #66	@ 0x42
 800472c:	2100      	movs	r1, #0
 800472e:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2241      	movs	r2, #65	@ 0x41
 8004734:	5c9b      	ldrb	r3, [r3, r2]
 8004736:	b2db      	uxtb	r3, r3
 8004738:	2b21      	cmp	r3, #33	@ 0x21
 800473a:	d117      	bne.n	800476c <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2241      	movs	r2, #65	@ 0x41
 8004740:	2120      	movs	r1, #32
 8004742:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2211      	movs	r2, #17
 8004748:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2200      	movs	r2, #0
 800474e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2101      	movs	r1, #1
 8004754:	0018      	movs	r0, r3
 8004756:	f000 ffab 	bl	80056b0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2240      	movs	r2, #64	@ 0x40
 800475e:	2100      	movs	r1, #0
 8004760:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	0018      	movs	r0, r3
 8004766:	f7ff fa72 	bl	8003c4e <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800476a:	e016      	b.n	800479a <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2241      	movs	r2, #65	@ 0x41
 8004770:	2120      	movs	r1, #32
 8004772:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2212      	movs	r2, #18
 8004778:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2200      	movs	r2, #0
 800477e:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2102      	movs	r1, #2
 8004784:	0018      	movs	r0, r3
 8004786:	f000 ff93 	bl	80056b0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2240      	movs	r2, #64	@ 0x40
 800478e:	2100      	movs	r1, #0
 8004790:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	0018      	movs	r0, r3
 8004796:	f7ff fa62 	bl	8003c5e <HAL_I2C_MasterRxCpltCallback>
}
 800479a:	46c0      	nop			@ (mov r8, r8)
 800479c:	46bd      	mov	sp, r7
 800479e:	b002      	add	sp, #8
 80047a0:	bd80      	pop	{r7, pc}
	...

080047a4 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b084      	sub	sp, #16
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2242      	movs	r2, #66	@ 0x42
 80047b8:	2100      	movs	r1, #0
 80047ba:	5499      	strb	r1, [r3, r2]

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80047bc:	68fa      	ldr	r2, [r7, #12]
 80047be:	2380      	movs	r3, #128	@ 0x80
 80047c0:	01db      	lsls	r3, r3, #7
 80047c2:	4013      	ands	r3, r2
 80047c4:	d008      	beq.n	80047d8 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4924      	ldr	r1, [pc, #144]	@ (8004864 <I2C_ITSlaveSeqCplt+0xc0>)
 80047d2:	400a      	ands	r2, r1
 80047d4:	601a      	str	r2, [r3, #0]
 80047d6:	e00c      	b.n	80047f2 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80047d8:	68fa      	ldr	r2, [r7, #12]
 80047da:	2380      	movs	r3, #128	@ 0x80
 80047dc:	021b      	lsls	r3, r3, #8
 80047de:	4013      	ands	r3, r2
 80047e0:	d007      	beq.n	80047f2 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	491e      	ldr	r1, [pc, #120]	@ (8004868 <I2C_ITSlaveSeqCplt+0xc4>)
 80047ee:	400a      	ands	r2, r1
 80047f0:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2241      	movs	r2, #65	@ 0x41
 80047f6:	5c9b      	ldrb	r3, [r3, r2]
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	2b29      	cmp	r3, #41	@ 0x29
 80047fc:	d114      	bne.n	8004828 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2241      	movs	r2, #65	@ 0x41
 8004802:	2128      	movs	r1, #40	@ 0x28
 8004804:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2221      	movs	r2, #33	@ 0x21
 800480a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2101      	movs	r1, #1
 8004810:	0018      	movs	r0, r3
 8004812:	f000 ff4d 	bl	80056b0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2240      	movs	r2, #64	@ 0x40
 800481a:	2100      	movs	r1, #0
 800481c:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	0018      	movs	r0, r3
 8004822:	f7ff fa24 	bl	8003c6e <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004826:	e019      	b.n	800485c <I2C_ITSlaveSeqCplt+0xb8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2241      	movs	r2, #65	@ 0x41
 800482c:	5c9b      	ldrb	r3, [r3, r2]
 800482e:	b2db      	uxtb	r3, r3
 8004830:	2b2a      	cmp	r3, #42	@ 0x2a
 8004832:	d113      	bne.n	800485c <I2C_ITSlaveSeqCplt+0xb8>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2241      	movs	r2, #65	@ 0x41
 8004838:	2128      	movs	r1, #40	@ 0x28
 800483a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2222      	movs	r2, #34	@ 0x22
 8004840:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2102      	movs	r1, #2
 8004846:	0018      	movs	r0, r3
 8004848:	f000 ff32 	bl	80056b0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2240      	movs	r2, #64	@ 0x40
 8004850:	2100      	movs	r1, #0
 8004852:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	0018      	movs	r0, r3
 8004858:	f7ff fa11 	bl	8003c7e <HAL_I2C_SlaveRxCpltCallback>
}
 800485c:	46c0      	nop			@ (mov r8, r8)
 800485e:	46bd      	mov	sp, r7
 8004860:	b004      	add	sp, #16
 8004862:	bd80      	pop	{r7, pc}
 8004864:	ffffbfff 	.word	0xffffbfff
 8004868:	ffff7fff 	.word	0xffff7fff

0800486c <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b086      	sub	sp, #24
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
 8004874:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	2220      	movs	r2, #32
 8004880:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2241      	movs	r2, #65	@ 0x41
 8004886:	5c9b      	ldrb	r3, [r3, r2]
 8004888:	b2db      	uxtb	r3, r3
 800488a:	2b21      	cmp	r3, #33	@ 0x21
 800488c:	d108      	bne.n	80048a0 <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2101      	movs	r1, #1
 8004892:	0018      	movs	r0, r3
 8004894:	f000 ff0c 	bl	80056b0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2211      	movs	r2, #17
 800489c:	631a      	str	r2, [r3, #48]	@ 0x30
 800489e:	e00d      	b.n	80048bc <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2241      	movs	r2, #65	@ 0x41
 80048a4:	5c9b      	ldrb	r3, [r3, r2]
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	2b22      	cmp	r3, #34	@ 0x22
 80048aa:	d107      	bne.n	80048bc <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2102      	movs	r1, #2
 80048b0:	0018      	movs	r0, r3
 80048b2:	f000 fefd 	bl	80056b0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2212      	movs	r2, #18
 80048ba:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	685a      	ldr	r2, [r3, #4]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	494e      	ldr	r1, [pc, #312]	@ (8004a00 <I2C_ITMasterCplt+0x194>)
 80048c8:	400a      	ands	r2, r1
 80048ca:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a4b      	ldr	r2, [pc, #300]	@ (8004a04 <I2C_ITMasterCplt+0x198>)
 80048d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	2210      	movs	r2, #16
 80048dc:	4013      	ands	r3, r2
 80048de:	d009      	beq.n	80048f4 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	2210      	movs	r2, #16
 80048e6:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ec:	2204      	movs	r2, #4
 80048ee:	431a      	orrs	r2, r3
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2241      	movs	r2, #65	@ 0x41
 80048f8:	5c9b      	ldrb	r3, [r3, r2]
 80048fa:	b2db      	uxtb	r3, r3
 80048fc:	2b60      	cmp	r3, #96	@ 0x60
 80048fe:	d109      	bne.n	8004914 <I2C_ITMasterCplt+0xa8>
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	2204      	movs	r2, #4
 8004904:	4013      	ands	r3, r2
 8004906:	d005      	beq.n	8004914 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800490e:	b2db      	uxtb	r3, r3
 8004910:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8004912:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	0018      	movs	r0, r3
 8004918:	f000 fb81 	bl	800501e <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004920:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2241      	movs	r2, #65	@ 0x41
 8004926:	5c9b      	ldrb	r3, [r3, r2]
 8004928:	b2db      	uxtb	r3, r3
 800492a:	2b60      	cmp	r3, #96	@ 0x60
 800492c:	d002      	beq.n	8004934 <I2C_ITMasterCplt+0xc8>
 800492e:	693b      	ldr	r3, [r7, #16]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d007      	beq.n	8004944 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	0011      	movs	r1, r2
 800493c:	0018      	movs	r0, r3
 800493e:	f000 fa43 	bl	8004dc8 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004942:	e058      	b.n	80049f6 <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2241      	movs	r2, #65	@ 0x41
 8004948:	5c9b      	ldrb	r3, [r3, r2]
 800494a:	b2db      	uxtb	r3, r3
 800494c:	2b21      	cmp	r3, #33	@ 0x21
 800494e:	d126      	bne.n	800499e <I2C_ITMasterCplt+0x132>
    hi2c->State = HAL_I2C_STATE_READY;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2241      	movs	r2, #65	@ 0x41
 8004954:	2120      	movs	r1, #32
 8004956:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2242      	movs	r2, #66	@ 0x42
 8004962:	5c9b      	ldrb	r3, [r3, r2]
 8004964:	b2db      	uxtb	r3, r3
 8004966:	2b40      	cmp	r3, #64	@ 0x40
 8004968:	d10c      	bne.n	8004984 <I2C_ITMasterCplt+0x118>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2242      	movs	r2, #66	@ 0x42
 800496e:	2100      	movs	r1, #0
 8004970:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2240      	movs	r2, #64	@ 0x40
 8004976:	2100      	movs	r1, #0
 8004978:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	0018      	movs	r0, r3
 800497e:	f7fc fb3b 	bl	8000ff8 <HAL_I2C_MemTxCpltCallback>
}
 8004982:	e038      	b.n	80049f6 <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2242      	movs	r2, #66	@ 0x42
 8004988:	2100      	movs	r1, #0
 800498a:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2240      	movs	r2, #64	@ 0x40
 8004990:	2100      	movs	r1, #0
 8004992:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	0018      	movs	r0, r3
 8004998:	f7ff f959 	bl	8003c4e <HAL_I2C_MasterTxCpltCallback>
}
 800499c:	e02b      	b.n	80049f6 <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2241      	movs	r2, #65	@ 0x41
 80049a2:	5c9b      	ldrb	r3, [r3, r2]
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	2b22      	cmp	r3, #34	@ 0x22
 80049a8:	d125      	bne.n	80049f6 <I2C_ITMasterCplt+0x18a>
    hi2c->State = HAL_I2C_STATE_READY;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2241      	movs	r2, #65	@ 0x41
 80049ae:	2120      	movs	r1, #32
 80049b0:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2200      	movs	r2, #0
 80049b6:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2242      	movs	r2, #66	@ 0x42
 80049bc:	5c9b      	ldrb	r3, [r3, r2]
 80049be:	b2db      	uxtb	r3, r3
 80049c0:	2b40      	cmp	r3, #64	@ 0x40
 80049c2:	d10c      	bne.n	80049de <I2C_ITMasterCplt+0x172>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2242      	movs	r2, #66	@ 0x42
 80049c8:	2100      	movs	r1, #0
 80049ca:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2240      	movs	r2, #64	@ 0x40
 80049d0:	2100      	movs	r1, #0
 80049d2:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	0018      	movs	r0, r3
 80049d8:	f7ff f971 	bl	8003cbe <HAL_I2C_MemRxCpltCallback>
}
 80049dc:	e00b      	b.n	80049f6 <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2242      	movs	r2, #66	@ 0x42
 80049e2:	2100      	movs	r1, #0
 80049e4:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2240      	movs	r2, #64	@ 0x40
 80049ea:	2100      	movs	r1, #0
 80049ec:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	0018      	movs	r0, r3
 80049f2:	f7ff f934 	bl	8003c5e <HAL_I2C_MasterRxCpltCallback>
}
 80049f6:	46c0      	nop			@ (mov r8, r8)
 80049f8:	46bd      	mov	sp, r7
 80049fa:	b006      	add	sp, #24
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	46c0      	nop			@ (mov r8, r8)
 8004a00:	fe00e800 	.word	0xfe00e800
 8004a04:	ffff0000 	.word	0xffff0000

08004a08 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b086      	sub	sp, #24
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
 8004a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a22:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004a24:	200b      	movs	r0, #11
 8004a26:	183b      	adds	r3, r7, r0
 8004a28:	687a      	ldr	r2, [r7, #4]
 8004a2a:	2141      	movs	r1, #65	@ 0x41
 8004a2c:	5c52      	ldrb	r2, [r2, r1]
 8004a2e:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	2220      	movs	r2, #32
 8004a36:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004a38:	183b      	adds	r3, r7, r0
 8004a3a:	781b      	ldrb	r3, [r3, #0]
 8004a3c:	2b21      	cmp	r3, #33	@ 0x21
 8004a3e:	d003      	beq.n	8004a48 <I2C_ITSlaveCplt+0x40>
 8004a40:	183b      	adds	r3, r7, r0
 8004a42:	781b      	ldrb	r3, [r3, #0]
 8004a44:	2b29      	cmp	r3, #41	@ 0x29
 8004a46:	d109      	bne.n	8004a5c <I2C_ITSlaveCplt+0x54>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004a48:	4aac      	ldr	r2, [pc, #688]	@ (8004cfc <I2C_ITSlaveCplt+0x2f4>)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	0011      	movs	r1, r2
 8004a4e:	0018      	movs	r0, r3
 8004a50:	f000 fe2e 	bl	80056b0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2221      	movs	r2, #33	@ 0x21
 8004a58:	631a      	str	r2, [r3, #48]	@ 0x30
 8004a5a:	e020      	b.n	8004a9e <I2C_ITSlaveCplt+0x96>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004a5c:	220b      	movs	r2, #11
 8004a5e:	18bb      	adds	r3, r7, r2
 8004a60:	781b      	ldrb	r3, [r3, #0]
 8004a62:	2b22      	cmp	r3, #34	@ 0x22
 8004a64:	d003      	beq.n	8004a6e <I2C_ITSlaveCplt+0x66>
 8004a66:	18bb      	adds	r3, r7, r2
 8004a68:	781b      	ldrb	r3, [r3, #0]
 8004a6a:	2b2a      	cmp	r3, #42	@ 0x2a
 8004a6c:	d109      	bne.n	8004a82 <I2C_ITSlaveCplt+0x7a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004a6e:	4aa4      	ldr	r2, [pc, #656]	@ (8004d00 <I2C_ITSlaveCplt+0x2f8>)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	0011      	movs	r1, r2
 8004a74:	0018      	movs	r0, r3
 8004a76:	f000 fe1b 	bl	80056b0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2222      	movs	r2, #34	@ 0x22
 8004a7e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004a80:	e00d      	b.n	8004a9e <I2C_ITSlaveCplt+0x96>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8004a82:	230b      	movs	r3, #11
 8004a84:	18fb      	adds	r3, r7, r3
 8004a86:	781b      	ldrb	r3, [r3, #0]
 8004a88:	2b28      	cmp	r3, #40	@ 0x28
 8004a8a:	d108      	bne.n	8004a9e <I2C_ITSlaveCplt+0x96>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8004a8c:	4a9d      	ldr	r2, [pc, #628]	@ (8004d04 <I2C_ITSlaveCplt+0x2fc>)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	0011      	movs	r1, r2
 8004a92:	0018      	movs	r0, r3
 8004a94:	f000 fe0c 	bl	80056b0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	685a      	ldr	r2, [r3, #4]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	2180      	movs	r1, #128	@ 0x80
 8004aaa:	0209      	lsls	r1, r1, #8
 8004aac:	430a      	orrs	r2, r1
 8004aae:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	685a      	ldr	r2, [r3, #4]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4993      	ldr	r1, [pc, #588]	@ (8004d08 <I2C_ITSlaveCplt+0x300>)
 8004abc:	400a      	ands	r2, r1
 8004abe:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	0018      	movs	r0, r3
 8004ac4:	f000 faab 	bl	800501e <I2C_Flush_TXDR>

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004ac8:	693a      	ldr	r2, [r7, #16]
 8004aca:	2380      	movs	r3, #128	@ 0x80
 8004acc:	01db      	lsls	r3, r3, #7
 8004ace:	4013      	ands	r3, r2
 8004ad0:	d013      	beq.n	8004afa <I2C_ITSlaveCplt+0xf2>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	498b      	ldr	r1, [pc, #556]	@ (8004d0c <I2C_ITSlaveCplt+0x304>)
 8004ade:	400a      	ands	r2, r1
 8004ae0:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d01f      	beq.n	8004b2a <I2C_ITSlaveCplt+0x122>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	b29a      	uxth	r2, r3
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004af8:	e017      	b.n	8004b2a <I2C_ITSlaveCplt+0x122>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004afa:	693a      	ldr	r2, [r7, #16]
 8004afc:	2380      	movs	r3, #128	@ 0x80
 8004afe:	021b      	lsls	r3, r3, #8
 8004b00:	4013      	ands	r3, r2
 8004b02:	d012      	beq.n	8004b2a <I2C_ITSlaveCplt+0x122>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4980      	ldr	r1, [pc, #512]	@ (8004d10 <I2C_ITSlaveCplt+0x308>)
 8004b10:	400a      	ands	r2, r1
 8004b12:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d006      	beq.n	8004b2a <I2C_ITSlaveCplt+0x122>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	b29a      	uxth	r2, r3
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	855a      	strh	r2, [r3, #42]	@ 0x2a
    /* Do nothing */
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	2204      	movs	r2, #4
 8004b2e:	4013      	ands	r3, r2
 8004b30:	d020      	beq.n	8004b74 <I2C_ITSlaveCplt+0x16c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	2204      	movs	r2, #4
 8004b36:	4393      	bics	r3, r2
 8004b38:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b44:	b2d2      	uxtb	r2, r2
 8004b46:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b4c:	1c5a      	adds	r2, r3, #1
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d00c      	beq.n	8004b74 <I2C_ITSlaveCplt+0x16c>
    {
      hi2c->XferSize--;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b5e:	3b01      	subs	r3, #1
 8004b60:	b29a      	uxth	r2, r3
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b6a:	b29b      	uxth	r3, r3
 8004b6c:	3b01      	subs	r3, #1
 8004b6e:	b29a      	uxth	r2, r3
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b78:	b29b      	uxth	r3, r3
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d005      	beq.n	8004b8a <I2C_ITSlaveCplt+0x182>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b82:	2204      	movs	r2, #4
 8004b84:	431a      	orrs	r2, r3
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	2210      	movs	r2, #16
 8004b8e:	4013      	ands	r3, r2
 8004b90:	d04f      	beq.n	8004c32 <I2C_ITSlaveCplt+0x22a>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	2210      	movs	r2, #16
 8004b96:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004b98:	d04b      	beq.n	8004c32 <I2C_ITSlaveCplt+0x22a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b9e:	b29b      	uxth	r3, r3
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d12d      	bne.n	8004c00 <I2C_ITSlaveCplt+0x1f8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2241      	movs	r2, #65	@ 0x41
 8004ba8:	5c9b      	ldrb	r3, [r3, r2]
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	2b28      	cmp	r3, #40	@ 0x28
 8004bae:	d10b      	bne.n	8004bc8 <I2C_ITSlaveCplt+0x1c0>
 8004bb0:	68fa      	ldr	r2, [r7, #12]
 8004bb2:	2380      	movs	r3, #128	@ 0x80
 8004bb4:	049b      	lsls	r3, r3, #18
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	d106      	bne.n	8004bc8 <I2C_ITSlaveCplt+0x1c0>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004bba:	697a      	ldr	r2, [r7, #20]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	0011      	movs	r1, r2
 8004bc0:	0018      	movs	r0, r3
 8004bc2:	f000 f8a9 	bl	8004d18 <I2C_ITListenCplt>
 8004bc6:	e034      	b.n	8004c32 <I2C_ITSlaveCplt+0x22a>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2241      	movs	r2, #65	@ 0x41
 8004bcc:	5c9b      	ldrb	r3, [r3, r2]
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	2b29      	cmp	r3, #41	@ 0x29
 8004bd2:	d110      	bne.n	8004bf6 <I2C_ITSlaveCplt+0x1ee>
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	4a4f      	ldr	r2, [pc, #316]	@ (8004d14 <I2C_ITSlaveCplt+0x30c>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d00c      	beq.n	8004bf6 <I2C_ITSlaveCplt+0x1ee>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	2210      	movs	r2, #16
 8004be2:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	0018      	movs	r0, r3
 8004be8:	f000 fa19 	bl	800501e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	0018      	movs	r0, r3
 8004bf0:	f7ff fdd8 	bl	80047a4 <I2C_ITSlaveSeqCplt>
 8004bf4:	e01d      	b.n	8004c32 <I2C_ITSlaveCplt+0x22a>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	2210      	movs	r2, #16
 8004bfc:	61da      	str	r2, [r3, #28]
 8004bfe:	e018      	b.n	8004c32 <I2C_ITSlaveCplt+0x22a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	2210      	movs	r2, #16
 8004c06:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c0c:	2204      	movs	r2, #4
 8004c0e:	431a      	orrs	r2, r3
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d004      	beq.n	8004c24 <I2C_ITSlaveCplt+0x21c>
 8004c1a:	68fa      	ldr	r2, [r7, #12]
 8004c1c:	2380      	movs	r3, #128	@ 0x80
 8004c1e:	045b      	lsls	r3, r3, #17
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d106      	bne.n	8004c32 <I2C_ITSlaveCplt+0x22a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	0011      	movs	r1, r2
 8004c2c:	0018      	movs	r0, r3
 8004c2e:	f000 f8cb 	bl	8004dc8 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2242      	movs	r2, #66	@ 0x42
 8004c36:	2100      	movs	r1, #0
 8004c38:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d013      	beq.n	8004c70 <I2C_ITSlaveCplt+0x268>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	0011      	movs	r1, r2
 8004c50:	0018      	movs	r0, r3
 8004c52:	f000 f8b9 	bl	8004dc8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2241      	movs	r2, #65	@ 0x41
 8004c5a:	5c9b      	ldrb	r3, [r3, r2]
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	2b28      	cmp	r3, #40	@ 0x28
 8004c60:	d147      	bne.n	8004cf2 <I2C_ITSlaveCplt+0x2ea>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004c62:	697a      	ldr	r2, [r7, #20]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	0011      	movs	r1, r2
 8004c68:	0018      	movs	r0, r3
 8004c6a:	f000 f855 	bl	8004d18 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004c6e:	e040      	b.n	8004cf2 <I2C_ITSlaveCplt+0x2ea>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c74:	4a27      	ldr	r2, [pc, #156]	@ (8004d14 <I2C_ITSlaveCplt+0x30c>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d016      	beq.n	8004ca8 <I2C_ITSlaveCplt+0x2a0>
    I2C_ITSlaveSeqCplt(hi2c);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	0018      	movs	r0, r3
 8004c7e:	f7ff fd91 	bl	80047a4 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4a23      	ldr	r2, [pc, #140]	@ (8004d14 <I2C_ITSlaveCplt+0x30c>)
 8004c86:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2241      	movs	r2, #65	@ 0x41
 8004c8c:	2120      	movs	r1, #32
 8004c8e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2200      	movs	r2, #0
 8004c94:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2240      	movs	r2, #64	@ 0x40
 8004c9a:	2100      	movs	r1, #0
 8004c9c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	0018      	movs	r0, r3
 8004ca2:	f7ff f804 	bl	8003cae <HAL_I2C_ListenCpltCallback>
}
 8004ca6:	e024      	b.n	8004cf2 <I2C_ITSlaveCplt+0x2ea>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2241      	movs	r2, #65	@ 0x41
 8004cac:	5c9b      	ldrb	r3, [r3, r2]
 8004cae:	b2db      	uxtb	r3, r3
 8004cb0:	2b22      	cmp	r3, #34	@ 0x22
 8004cb2:	d10f      	bne.n	8004cd4 <I2C_ITSlaveCplt+0x2cc>
    hi2c->State = HAL_I2C_STATE_READY;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2241      	movs	r2, #65	@ 0x41
 8004cb8:	2120      	movs	r1, #32
 8004cba:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2240      	movs	r2, #64	@ 0x40
 8004cc6:	2100      	movs	r1, #0
 8004cc8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	0018      	movs	r0, r3
 8004cce:	f7fe ffd6 	bl	8003c7e <HAL_I2C_SlaveRxCpltCallback>
}
 8004cd2:	e00e      	b.n	8004cf2 <I2C_ITSlaveCplt+0x2ea>
    hi2c->State = HAL_I2C_STATE_READY;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2241      	movs	r2, #65	@ 0x41
 8004cd8:	2120      	movs	r1, #32
 8004cda:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2240      	movs	r2, #64	@ 0x40
 8004ce6:	2100      	movs	r1, #0
 8004ce8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	0018      	movs	r0, r3
 8004cee:	f7fe ffbe 	bl	8003c6e <HAL_I2C_SlaveTxCpltCallback>
}
 8004cf2:	46c0      	nop			@ (mov r8, r8)
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	b006      	add	sp, #24
 8004cf8:	bd80      	pop	{r7, pc}
 8004cfa:	46c0      	nop			@ (mov r8, r8)
 8004cfc:	00008001 	.word	0x00008001
 8004d00:	00008002 	.word	0x00008002
 8004d04:	00008003 	.word	0x00008003
 8004d08:	fe00e800 	.word	0xfe00e800
 8004d0c:	ffffbfff 	.word	0xffffbfff
 8004d10:	ffff7fff 	.word	0xffff7fff
 8004d14:	ffff0000 	.word	0xffff0000

08004d18 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b082      	sub	sp, #8
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	4a26      	ldr	r2, [pc, #152]	@ (8004dc0 <I2C_ITListenCplt+0xa8>)
 8004d26:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2241      	movs	r2, #65	@ 0x41
 8004d32:	2120      	movs	r1, #32
 8004d34:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2242      	movs	r2, #66	@ 0x42
 8004d3a:	2100      	movs	r1, #0
 8004d3c:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2200      	movs	r2, #0
 8004d42:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	2204      	movs	r2, #4
 8004d48:	4013      	ands	r3, r2
 8004d4a:	d022      	beq.n	8004d92 <I2C_ITListenCplt+0x7a>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d56:	b2d2      	uxtb	r2, r2
 8004d58:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d5e:	1c5a      	adds	r2, r3, #1
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d012      	beq.n	8004d92 <I2C_ITListenCplt+0x7a>
    {
      hi2c->XferSize--;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d70:	3b01      	subs	r3, #1
 8004d72:	b29a      	uxth	r2, r3
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d7c:	b29b      	uxth	r3, r3
 8004d7e:	3b01      	subs	r3, #1
 8004d80:	b29a      	uxth	r2, r3
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d8a:	2204      	movs	r2, #4
 8004d8c:	431a      	orrs	r2, r3
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004d92:	4a0c      	ldr	r2, [pc, #48]	@ (8004dc4 <I2C_ITListenCplt+0xac>)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	0011      	movs	r1, r2
 8004d98:	0018      	movs	r0, r3
 8004d9a:	f000 fc89 	bl	80056b0 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	2210      	movs	r2, #16
 8004da4:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2240      	movs	r2, #64	@ 0x40
 8004daa:	2100      	movs	r1, #0
 8004dac:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	0018      	movs	r0, r3
 8004db2:	f7fe ff7c 	bl	8003cae <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004db6:	46c0      	nop			@ (mov r8, r8)
 8004db8:	46bd      	mov	sp, r7
 8004dba:	b002      	add	sp, #8
 8004dbc:	bd80      	pop	{r7, pc}
 8004dbe:	46c0      	nop			@ (mov r8, r8)
 8004dc0:	ffff0000 	.word	0xffff0000
 8004dc4:	00008003 	.word	0x00008003

08004dc8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b084      	sub	sp, #16
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004dd2:	200f      	movs	r0, #15
 8004dd4:	183b      	adds	r3, r7, r0
 8004dd6:	687a      	ldr	r2, [r7, #4]
 8004dd8:	2141      	movs	r1, #65	@ 0x41
 8004dda:	5c52      	ldrb	r2, [r2, r1]
 8004ddc:	701a      	strb	r2, [r3, #0]
#if defined(HAL_DMA_MODULE_ENABLED)
  uint32_t tmppreviousstate;
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2242      	movs	r2, #66	@ 0x42
 8004de2:	2100      	movs	r1, #0
 8004de4:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	4a72      	ldr	r2, [pc, #456]	@ (8004fb4 <I2C_ITError+0x1ec>)
 8004dea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	431a      	orrs	r2, r3
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004dfe:	183b      	adds	r3, r7, r0
 8004e00:	781b      	ldrb	r3, [r3, #0]
 8004e02:	2b28      	cmp	r3, #40	@ 0x28
 8004e04:	d007      	beq.n	8004e16 <I2C_ITError+0x4e>
 8004e06:	183b      	adds	r3, r7, r0
 8004e08:	781b      	ldrb	r3, [r3, #0]
 8004e0a:	2b29      	cmp	r3, #41	@ 0x29
 8004e0c:	d003      	beq.n	8004e16 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8004e0e:	183b      	adds	r3, r7, r0
 8004e10:	781b      	ldrb	r3, [r3, #0]
 8004e12:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e14:	d10c      	bne.n	8004e30 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2103      	movs	r1, #3
 8004e1a:	0018      	movs	r0, r3
 8004e1c:	f000 fc48 	bl	80056b0 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2241      	movs	r2, #65	@ 0x41
 8004e24:	2128      	movs	r1, #40	@ 0x28
 8004e26:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	4a63      	ldr	r2, [pc, #396]	@ (8004fb8 <I2C_ITError+0x1f0>)
 8004e2c:	635a      	str	r2, [r3, #52]	@ 0x34
 8004e2e:	e032      	b.n	8004e96 <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004e30:	4a62      	ldr	r2, [pc, #392]	@ (8004fbc <I2C_ITError+0x1f4>)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	0011      	movs	r1, r2
 8004e36:	0018      	movs	r0, r3
 8004e38:	f000 fc3a 	bl	80056b0 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	0018      	movs	r0, r3
 8004e40:	f000 f8ed 	bl	800501e <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2241      	movs	r2, #65	@ 0x41
 8004e48:	5c9b      	ldrb	r3, [r3, r2]
 8004e4a:	b2db      	uxtb	r3, r3
 8004e4c:	2b60      	cmp	r3, #96	@ 0x60
 8004e4e:	d01f      	beq.n	8004e90 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2241      	movs	r2, #65	@ 0x41
 8004e54:	2120      	movs	r1, #32
 8004e56:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	699b      	ldr	r3, [r3, #24]
 8004e5e:	2220      	movs	r2, #32
 8004e60:	4013      	ands	r3, r2
 8004e62:	2b20      	cmp	r3, #32
 8004e64:	d114      	bne.n	8004e90 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	699b      	ldr	r3, [r3, #24]
 8004e6c:	2210      	movs	r2, #16
 8004e6e:	4013      	ands	r3, r2
 8004e70:	2b10      	cmp	r3, #16
 8004e72:	d109      	bne.n	8004e88 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	2210      	movs	r2, #16
 8004e7a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e80:	2204      	movs	r2, #4
 8004e82:	431a      	orrs	r2, r3
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	2220      	movs	r2, #32
 8004e8e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2200      	movs	r2, #0
 8004e94:	635a      	str	r2, [r3, #52]	@ 0x34
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e9a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d03b      	beq.n	8004f1c <I2C_ITError+0x154>
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	2b11      	cmp	r3, #17
 8004ea8:	d002      	beq.n	8004eb0 <I2C_ITError+0xe8>
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	2b21      	cmp	r3, #33	@ 0x21
 8004eae:	d135      	bne.n	8004f1c <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	2380      	movs	r3, #128	@ 0x80
 8004eb8:	01db      	lsls	r3, r3, #7
 8004eba:	401a      	ands	r2, r3
 8004ebc:	2380      	movs	r3, #128	@ 0x80
 8004ebe:	01db      	lsls	r3, r3, #7
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d107      	bne.n	8004ed4 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	681a      	ldr	r2, [r3, #0]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	493c      	ldr	r1, [pc, #240]	@ (8004fc0 <I2C_ITError+0x1f8>)
 8004ed0:	400a      	ands	r2, r1
 8004ed2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ed8:	0018      	movs	r0, r3
 8004eda:	f7fe f8cd 	bl	8003078 <HAL_DMA_GetState>
 8004ede:	0003      	movs	r3, r0
 8004ee0:	2b01      	cmp	r3, #1
 8004ee2:	d016      	beq.n	8004f12 <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ee8:	4a36      	ldr	r2, [pc, #216]	@ (8004fc4 <I2C_ITError+0x1fc>)
 8004eea:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2240      	movs	r2, #64	@ 0x40
 8004ef0:	2100      	movs	r1, #0
 8004ef2:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ef8:	0018      	movs	r0, r3
 8004efa:	f7fd ff91 	bl	8002e20 <HAL_DMA_Abort_IT>
 8004efe:	1e03      	subs	r3, r0, #0
 8004f00:	d051      	beq.n	8004fa6 <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f06:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f0c:	0018      	movs	r0, r3
 8004f0e:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004f10:	e049      	b.n	8004fa6 <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	0018      	movs	r0, r3
 8004f16:	f000 f859 	bl	8004fcc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004f1a:	e044      	b.n	8004fa6 <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d03b      	beq.n	8004f9c <I2C_ITError+0x1d4>
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	2b12      	cmp	r3, #18
 8004f28:	d002      	beq.n	8004f30 <I2C_ITError+0x168>
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	2b22      	cmp	r3, #34	@ 0x22
 8004f2e:	d135      	bne.n	8004f9c <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	2380      	movs	r3, #128	@ 0x80
 8004f38:	021b      	lsls	r3, r3, #8
 8004f3a:	401a      	ands	r2, r3
 8004f3c:	2380      	movs	r3, #128	@ 0x80
 8004f3e:	021b      	lsls	r3, r3, #8
 8004f40:	429a      	cmp	r2, r3
 8004f42:	d107      	bne.n	8004f54 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	491e      	ldr	r1, [pc, #120]	@ (8004fc8 <I2C_ITError+0x200>)
 8004f50:	400a      	ands	r2, r1
 8004f52:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f58:	0018      	movs	r0, r3
 8004f5a:	f7fe f88d 	bl	8003078 <HAL_DMA_GetState>
 8004f5e:	0003      	movs	r3, r0
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d016      	beq.n	8004f92 <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f68:	4a16      	ldr	r2, [pc, #88]	@ (8004fc4 <I2C_ITError+0x1fc>)
 8004f6a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2240      	movs	r2, #64	@ 0x40
 8004f70:	2100      	movs	r1, #0
 8004f72:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f78:	0018      	movs	r0, r3
 8004f7a:	f7fd ff51 	bl	8002e20 <HAL_DMA_Abort_IT>
 8004f7e:	1e03      	subs	r3, r0, #0
 8004f80:	d013      	beq.n	8004faa <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f8c:	0018      	movs	r0, r3
 8004f8e:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004f90:	e00b      	b.n	8004faa <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	0018      	movs	r0, r3
 8004f96:	f000 f819 	bl	8004fcc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004f9a:	e006      	b.n	8004faa <I2C_ITError+0x1e2>
    }
  }
  else
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    I2C_TreatErrorCallback(hi2c);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	0018      	movs	r0, r3
 8004fa0:	f000 f814 	bl	8004fcc <I2C_TreatErrorCallback>
  }
}
 8004fa4:	e002      	b.n	8004fac <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004fa6:	46c0      	nop			@ (mov r8, r8)
 8004fa8:	e000      	b.n	8004fac <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004faa:	46c0      	nop			@ (mov r8, r8)
}
 8004fac:	46c0      	nop			@ (mov r8, r8)
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	b004      	add	sp, #16
 8004fb2:	bd80      	pop	{r7, pc}
 8004fb4:	ffff0000 	.word	0xffff0000
 8004fb8:	08003cf1 	.word	0x08003cf1
 8004fbc:	00008003 	.word	0x00008003
 8004fc0:	ffffbfff 	.word	0xffffbfff
 8004fc4:	08005137 	.word	0x08005137
 8004fc8:	ffff7fff 	.word	0xffff7fff

08004fcc <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b082      	sub	sp, #8
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2241      	movs	r2, #65	@ 0x41
 8004fd8:	5c9b      	ldrb	r3, [r3, r2]
 8004fda:	b2db      	uxtb	r3, r3
 8004fdc:	2b60      	cmp	r3, #96	@ 0x60
 8004fde:	d10f      	bne.n	8005000 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2241      	movs	r2, #65	@ 0x41
 8004fe4:	2120      	movs	r1, #32
 8004fe6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2200      	movs	r2, #0
 8004fec:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2240      	movs	r2, #64	@ 0x40
 8004ff2:	2100      	movs	r1, #0
 8004ff4:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	0018      	movs	r0, r3
 8004ffa:	f7fe fe70 	bl	8003cde <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004ffe:	e00a      	b.n	8005016 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2200      	movs	r2, #0
 8005004:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2240      	movs	r2, #64	@ 0x40
 800500a:	2100      	movs	r1, #0
 800500c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	0018      	movs	r0, r3
 8005012:	f7fe fe5c 	bl	8003cce <HAL_I2C_ErrorCallback>
}
 8005016:	46c0      	nop			@ (mov r8, r8)
 8005018:	46bd      	mov	sp, r7
 800501a:	b002      	add	sp, #8
 800501c:	bd80      	pop	{r7, pc}

0800501e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800501e:	b580      	push	{r7, lr}
 8005020:	b082      	sub	sp, #8
 8005022:	af00      	add	r7, sp, #0
 8005024:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	699b      	ldr	r3, [r3, #24]
 800502c:	2202      	movs	r2, #2
 800502e:	4013      	ands	r3, r2
 8005030:	2b02      	cmp	r3, #2
 8005032:	d103      	bne.n	800503c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	2200      	movs	r2, #0
 800503a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	699b      	ldr	r3, [r3, #24]
 8005042:	2201      	movs	r2, #1
 8005044:	4013      	ands	r3, r2
 8005046:	2b01      	cmp	r3, #1
 8005048:	d007      	beq.n	800505a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	699a      	ldr	r2, [r3, #24]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	2101      	movs	r1, #1
 8005056:	430a      	orrs	r2, r1
 8005058:	619a      	str	r2, [r3, #24]
  }
}
 800505a:	46c0      	nop			@ (mov r8, r8)
 800505c:	46bd      	mov	sp, r7
 800505e:	b002      	add	sp, #8
 8005060:	bd80      	pop	{r7, pc}
	...

08005064 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b084      	sub	sp, #16
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005070:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	681a      	ldr	r2, [r3, #0]
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4920      	ldr	r1, [pc, #128]	@ (8005100 <I2C_DMAMasterTransmitCplt+0x9c>)
 800507e:	400a      	ands	r2, r1
 8005080:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005086:	b29b      	uxth	r3, r3
 8005088:	2b00      	cmp	r3, #0
 800508a:	d105      	bne.n	8005098 <I2C_DMAMasterTransmitCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2120      	movs	r1, #32
 8005090:	0018      	movs	r0, r3
 8005092:	f000 fa83 	bl	800559c <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8005096:	e02e      	b.n	80050f6 <I2C_DMAMasterTransmitCplt+0x92>
    hi2c->pBuffPtr += hi2c->XferSize;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800509c:	68fa      	ldr	r2, [r7, #12]
 800509e:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 80050a0:	189a      	adds	r2, r3, r2
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050aa:	b29b      	uxth	r3, r3
 80050ac:	2bff      	cmp	r3, #255	@ 0xff
 80050ae:	d903      	bls.n	80050b8 <I2C_DMAMasterTransmitCplt+0x54>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	22ff      	movs	r2, #255	@ 0xff
 80050b4:	851a      	strh	r2, [r3, #40]	@ 0x28
 80050b6:	e004      	b.n	80050c2 <I2C_DMAMasterTransmitCplt+0x5e>
      hi2c->XferSize = hi2c->XferCount;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050bc:	b29a      	uxth	r2, r3
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ca:	0019      	movs	r1, r3
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	3328      	adds	r3, #40	@ 0x28
 80050d2:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80050d8:	f7fd fe1a 	bl	8002d10 <HAL_DMA_Start_IT>
 80050dc:	1e03      	subs	r3, r0, #0
 80050de:	d005      	beq.n	80050ec <I2C_DMAMasterTransmitCplt+0x88>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2110      	movs	r1, #16
 80050e4:	0018      	movs	r0, r3
 80050e6:	f7ff fe6f 	bl	8004dc8 <I2C_ITError>
}
 80050ea:	e004      	b.n	80050f6 <I2C_DMAMasterTransmitCplt+0x92>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2140      	movs	r1, #64	@ 0x40
 80050f0:	0018      	movs	r0, r3
 80050f2:	f000 fa53 	bl	800559c <I2C_Enable_IRQ>
}
 80050f6:	46c0      	nop			@ (mov r8, r8)
 80050f8:	46bd      	mov	sp, r7
 80050fa:	b004      	add	sp, #16
 80050fc:	bd80      	pop	{r7, pc}
 80050fe:	46c0      	nop			@ (mov r8, r8)
 8005100:	ffffbfff 	.word	0xffffbfff

08005104 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b084      	sub	sp, #16
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005110:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	685a      	ldr	r2, [r3, #4]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	2180      	movs	r1, #128	@ 0x80
 800511e:	0209      	lsls	r1, r1, #8
 8005120:	430a      	orrs	r2, r1
 8005122:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2110      	movs	r1, #16
 8005128:	0018      	movs	r0, r3
 800512a:	f7ff fe4d 	bl	8004dc8 <I2C_ITError>
}
 800512e:	46c0      	nop			@ (mov r8, r8)
 8005130:	46bd      	mov	sp, r7
 8005132:	b004      	add	sp, #16
 8005134:	bd80      	pop	{r7, pc}

08005136 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005136:	b580      	push	{r7, lr}
 8005138:	b084      	sub	sp, #16
 800513a:	af00      	add	r7, sp, #0
 800513c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005142:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005148:	2b00      	cmp	r3, #0
 800514a:	d003      	beq.n	8005154 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005150:	2200      	movs	r2, #0
 8005152:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005158:	2b00      	cmp	r3, #0
 800515a:	d003      	beq.n	8005164 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005160:	2200      	movs	r2, #0
 8005162:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	0018      	movs	r0, r3
 8005168:	f7ff ff30 	bl	8004fcc <I2C_TreatErrorCallback>
}
 800516c:	46c0      	nop			@ (mov r8, r8)
 800516e:	46bd      	mov	sp, r7
 8005170:	b004      	add	sp, #16
 8005172:	bd80      	pop	{r7, pc}

08005174 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b084      	sub	sp, #16
 8005178:	af00      	add	r7, sp, #0
 800517a:	60f8      	str	r0, [r7, #12]
 800517c:	60b9      	str	r1, [r7, #8]
 800517e:	603b      	str	r3, [r7, #0]
 8005180:	1dfb      	adds	r3, r7, #7
 8005182:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005184:	e03a      	b.n	80051fc <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005186:	69ba      	ldr	r2, [r7, #24]
 8005188:	6839      	ldr	r1, [r7, #0]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	0018      	movs	r0, r3
 800518e:	f000 f8d3 	bl	8005338 <I2C_IsErrorOccurred>
 8005192:	1e03      	subs	r3, r0, #0
 8005194:	d001      	beq.n	800519a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	e040      	b.n	800521c <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	3301      	adds	r3, #1
 800519e:	d02d      	beq.n	80051fc <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051a0:	f7fc fdb2 	bl	8001d08 <HAL_GetTick>
 80051a4:	0002      	movs	r2, r0
 80051a6:	69bb      	ldr	r3, [r7, #24]
 80051a8:	1ad3      	subs	r3, r2, r3
 80051aa:	683a      	ldr	r2, [r7, #0]
 80051ac:	429a      	cmp	r2, r3
 80051ae:	d302      	bcc.n	80051b6 <I2C_WaitOnFlagUntilTimeout+0x42>
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d122      	bne.n	80051fc <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	699b      	ldr	r3, [r3, #24]
 80051bc:	68ba      	ldr	r2, [r7, #8]
 80051be:	4013      	ands	r3, r2
 80051c0:	68ba      	ldr	r2, [r7, #8]
 80051c2:	1ad3      	subs	r3, r2, r3
 80051c4:	425a      	negs	r2, r3
 80051c6:	4153      	adcs	r3, r2
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	001a      	movs	r2, r3
 80051cc:	1dfb      	adds	r3, r7, #7
 80051ce:	781b      	ldrb	r3, [r3, #0]
 80051d0:	429a      	cmp	r2, r3
 80051d2:	d113      	bne.n	80051fc <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051d8:	2220      	movs	r2, #32
 80051da:	431a      	orrs	r2, r3
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2241      	movs	r2, #65	@ 0x41
 80051e4:	2120      	movs	r1, #32
 80051e6:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2242      	movs	r2, #66	@ 0x42
 80051ec:	2100      	movs	r1, #0
 80051ee:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2240      	movs	r2, #64	@ 0x40
 80051f4:	2100      	movs	r1, #0
 80051f6:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80051f8:	2301      	movs	r3, #1
 80051fa:	e00f      	b.n	800521c <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	699b      	ldr	r3, [r3, #24]
 8005202:	68ba      	ldr	r2, [r7, #8]
 8005204:	4013      	ands	r3, r2
 8005206:	68ba      	ldr	r2, [r7, #8]
 8005208:	1ad3      	subs	r3, r2, r3
 800520a:	425a      	negs	r2, r3
 800520c:	4153      	adcs	r3, r2
 800520e:	b2db      	uxtb	r3, r3
 8005210:	001a      	movs	r2, r3
 8005212:	1dfb      	adds	r3, r7, #7
 8005214:	781b      	ldrb	r3, [r3, #0]
 8005216:	429a      	cmp	r2, r3
 8005218:	d0b5      	beq.n	8005186 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800521a:	2300      	movs	r3, #0
}
 800521c:	0018      	movs	r0, r3
 800521e:	46bd      	mov	sp, r7
 8005220:	b004      	add	sp, #16
 8005222:	bd80      	pop	{r7, pc}

08005224 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b084      	sub	sp, #16
 8005228:	af00      	add	r7, sp, #0
 800522a:	60f8      	str	r0, [r7, #12]
 800522c:	60b9      	str	r1, [r7, #8]
 800522e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005230:	e032      	b.n	8005298 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005232:	687a      	ldr	r2, [r7, #4]
 8005234:	68b9      	ldr	r1, [r7, #8]
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	0018      	movs	r0, r3
 800523a:	f000 f87d 	bl	8005338 <I2C_IsErrorOccurred>
 800523e:	1e03      	subs	r3, r0, #0
 8005240:	d001      	beq.n	8005246 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e030      	b.n	80052a8 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	3301      	adds	r3, #1
 800524a:	d025      	beq.n	8005298 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800524c:	f7fc fd5c 	bl	8001d08 <HAL_GetTick>
 8005250:	0002      	movs	r2, r0
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	1ad3      	subs	r3, r2, r3
 8005256:	68ba      	ldr	r2, [r7, #8]
 8005258:	429a      	cmp	r2, r3
 800525a:	d302      	bcc.n	8005262 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d11a      	bne.n	8005298 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	699b      	ldr	r3, [r3, #24]
 8005268:	2202      	movs	r2, #2
 800526a:	4013      	ands	r3, r2
 800526c:	2b02      	cmp	r3, #2
 800526e:	d013      	beq.n	8005298 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005274:	2220      	movs	r2, #32
 8005276:	431a      	orrs	r2, r3
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2241      	movs	r2, #65	@ 0x41
 8005280:	2120      	movs	r1, #32
 8005282:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2242      	movs	r2, #66	@ 0x42
 8005288:	2100      	movs	r1, #0
 800528a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2240      	movs	r2, #64	@ 0x40
 8005290:	2100      	movs	r1, #0
 8005292:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005294:	2301      	movs	r3, #1
 8005296:	e007      	b.n	80052a8 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	699b      	ldr	r3, [r3, #24]
 800529e:	2202      	movs	r2, #2
 80052a0:	4013      	ands	r3, r2
 80052a2:	2b02      	cmp	r3, #2
 80052a4:	d1c5      	bne.n	8005232 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80052a6:	2300      	movs	r3, #0
}
 80052a8:	0018      	movs	r0, r3
 80052aa:	46bd      	mov	sp, r7
 80052ac:	b004      	add	sp, #16
 80052ae:	bd80      	pop	{r7, pc}

080052b0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b084      	sub	sp, #16
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	60f8      	str	r0, [r7, #12]
 80052b8:	60b9      	str	r1, [r7, #8]
 80052ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80052bc:	e02f      	b.n	800531e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80052be:	687a      	ldr	r2, [r7, #4]
 80052c0:	68b9      	ldr	r1, [r7, #8]
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	0018      	movs	r0, r3
 80052c6:	f000 f837 	bl	8005338 <I2C_IsErrorOccurred>
 80052ca:	1e03      	subs	r3, r0, #0
 80052cc:	d001      	beq.n	80052d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e02d      	b.n	800532e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052d2:	f7fc fd19 	bl	8001d08 <HAL_GetTick>
 80052d6:	0002      	movs	r2, r0
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	1ad3      	subs	r3, r2, r3
 80052dc:	68ba      	ldr	r2, [r7, #8]
 80052de:	429a      	cmp	r2, r3
 80052e0:	d302      	bcc.n	80052e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d11a      	bne.n	800531e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	699b      	ldr	r3, [r3, #24]
 80052ee:	2220      	movs	r2, #32
 80052f0:	4013      	ands	r3, r2
 80052f2:	2b20      	cmp	r3, #32
 80052f4:	d013      	beq.n	800531e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052fa:	2220      	movs	r2, #32
 80052fc:	431a      	orrs	r2, r3
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	2241      	movs	r2, #65	@ 0x41
 8005306:	2120      	movs	r1, #32
 8005308:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2242      	movs	r2, #66	@ 0x42
 800530e:	2100      	movs	r1, #0
 8005310:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	2240      	movs	r2, #64	@ 0x40
 8005316:	2100      	movs	r1, #0
 8005318:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	e007      	b.n	800532e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	699b      	ldr	r3, [r3, #24]
 8005324:	2220      	movs	r2, #32
 8005326:	4013      	ands	r3, r2
 8005328:	2b20      	cmp	r3, #32
 800532a:	d1c8      	bne.n	80052be <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800532c:	2300      	movs	r3, #0
}
 800532e:	0018      	movs	r0, r3
 8005330:	46bd      	mov	sp, r7
 8005332:	b004      	add	sp, #16
 8005334:	bd80      	pop	{r7, pc}
	...

08005338 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b08a      	sub	sp, #40	@ 0x28
 800533c:	af00      	add	r7, sp, #0
 800533e:	60f8      	str	r0, [r7, #12]
 8005340:	60b9      	str	r1, [r7, #8]
 8005342:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005344:	2327      	movs	r3, #39	@ 0x27
 8005346:	18fb      	adds	r3, r7, r3
 8005348:	2200      	movs	r2, #0
 800534a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	699b      	ldr	r3, [r3, #24]
 8005352:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005354:	2300      	movs	r3, #0
 8005356:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800535c:	69bb      	ldr	r3, [r7, #24]
 800535e:	2210      	movs	r2, #16
 8005360:	4013      	ands	r3, r2
 8005362:	d100      	bne.n	8005366 <I2C_IsErrorOccurred+0x2e>
 8005364:	e079      	b.n	800545a <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	2210      	movs	r2, #16
 800536c:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800536e:	e057      	b.n	8005420 <I2C_IsErrorOccurred+0xe8>
 8005370:	2227      	movs	r2, #39	@ 0x27
 8005372:	18bb      	adds	r3, r7, r2
 8005374:	18ba      	adds	r2, r7, r2
 8005376:	7812      	ldrb	r2, [r2, #0]
 8005378:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	3301      	adds	r3, #1
 800537e:	d04f      	beq.n	8005420 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005380:	f7fc fcc2 	bl	8001d08 <HAL_GetTick>
 8005384:	0002      	movs	r2, r0
 8005386:	69fb      	ldr	r3, [r7, #28]
 8005388:	1ad3      	subs	r3, r2, r3
 800538a:	68ba      	ldr	r2, [r7, #8]
 800538c:	429a      	cmp	r2, r3
 800538e:	d302      	bcc.n	8005396 <I2C_IsErrorOccurred+0x5e>
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d144      	bne.n	8005420 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	685a      	ldr	r2, [r3, #4]
 800539c:	2380      	movs	r3, #128	@ 0x80
 800539e:	01db      	lsls	r3, r3, #7
 80053a0:	4013      	ands	r3, r2
 80053a2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80053a4:	2013      	movs	r0, #19
 80053a6:	183b      	adds	r3, r7, r0
 80053a8:	68fa      	ldr	r2, [r7, #12]
 80053aa:	2142      	movs	r1, #66	@ 0x42
 80053ac:	5c52      	ldrb	r2, [r2, r1]
 80053ae:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	699a      	ldr	r2, [r3, #24]
 80053b6:	2380      	movs	r3, #128	@ 0x80
 80053b8:	021b      	lsls	r3, r3, #8
 80053ba:	401a      	ands	r2, r3
 80053bc:	2380      	movs	r3, #128	@ 0x80
 80053be:	021b      	lsls	r3, r3, #8
 80053c0:	429a      	cmp	r2, r3
 80053c2:	d126      	bne.n	8005412 <I2C_IsErrorOccurred+0xda>
 80053c4:	697a      	ldr	r2, [r7, #20]
 80053c6:	2380      	movs	r3, #128	@ 0x80
 80053c8:	01db      	lsls	r3, r3, #7
 80053ca:	429a      	cmp	r2, r3
 80053cc:	d021      	beq.n	8005412 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80053ce:	183b      	adds	r3, r7, r0
 80053d0:	781b      	ldrb	r3, [r3, #0]
 80053d2:	2b20      	cmp	r3, #32
 80053d4:	d01d      	beq.n	8005412 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	685a      	ldr	r2, [r3, #4]
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	2180      	movs	r1, #128	@ 0x80
 80053e2:	01c9      	lsls	r1, r1, #7
 80053e4:	430a      	orrs	r2, r1
 80053e6:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80053e8:	f7fc fc8e 	bl	8001d08 <HAL_GetTick>
 80053ec:	0003      	movs	r3, r0
 80053ee:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80053f0:	e00f      	b.n	8005412 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80053f2:	f7fc fc89 	bl	8001d08 <HAL_GetTick>
 80053f6:	0002      	movs	r2, r0
 80053f8:	69fb      	ldr	r3, [r7, #28]
 80053fa:	1ad3      	subs	r3, r2, r3
 80053fc:	2b19      	cmp	r3, #25
 80053fe:	d908      	bls.n	8005412 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005400:	6a3b      	ldr	r3, [r7, #32]
 8005402:	2220      	movs	r2, #32
 8005404:	4313      	orrs	r3, r2
 8005406:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005408:	2327      	movs	r3, #39	@ 0x27
 800540a:	18fb      	adds	r3, r7, r3
 800540c:	2201      	movs	r2, #1
 800540e:	701a      	strb	r2, [r3, #0]

              break;
 8005410:	e006      	b.n	8005420 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	699b      	ldr	r3, [r3, #24]
 8005418:	2220      	movs	r2, #32
 800541a:	4013      	ands	r3, r2
 800541c:	2b20      	cmp	r3, #32
 800541e:	d1e8      	bne.n	80053f2 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	699b      	ldr	r3, [r3, #24]
 8005426:	2220      	movs	r2, #32
 8005428:	4013      	ands	r3, r2
 800542a:	2b20      	cmp	r3, #32
 800542c:	d004      	beq.n	8005438 <I2C_IsErrorOccurred+0x100>
 800542e:	2327      	movs	r3, #39	@ 0x27
 8005430:	18fb      	adds	r3, r7, r3
 8005432:	781b      	ldrb	r3, [r3, #0]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d09b      	beq.n	8005370 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005438:	2327      	movs	r3, #39	@ 0x27
 800543a:	18fb      	adds	r3, r7, r3
 800543c:	781b      	ldrb	r3, [r3, #0]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d103      	bne.n	800544a <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	2220      	movs	r2, #32
 8005448:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800544a:	6a3b      	ldr	r3, [r7, #32]
 800544c:	2204      	movs	r2, #4
 800544e:	4313      	orrs	r3, r2
 8005450:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005452:	2327      	movs	r3, #39	@ 0x27
 8005454:	18fb      	adds	r3, r7, r3
 8005456:	2201      	movs	r2, #1
 8005458:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	699b      	ldr	r3, [r3, #24]
 8005460:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005462:	69ba      	ldr	r2, [r7, #24]
 8005464:	2380      	movs	r3, #128	@ 0x80
 8005466:	005b      	lsls	r3, r3, #1
 8005468:	4013      	ands	r3, r2
 800546a:	d00c      	beq.n	8005486 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800546c:	6a3b      	ldr	r3, [r7, #32]
 800546e:	2201      	movs	r2, #1
 8005470:	4313      	orrs	r3, r2
 8005472:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	2280      	movs	r2, #128	@ 0x80
 800547a:	0052      	lsls	r2, r2, #1
 800547c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800547e:	2327      	movs	r3, #39	@ 0x27
 8005480:	18fb      	adds	r3, r7, r3
 8005482:	2201      	movs	r2, #1
 8005484:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005486:	69ba      	ldr	r2, [r7, #24]
 8005488:	2380      	movs	r3, #128	@ 0x80
 800548a:	00db      	lsls	r3, r3, #3
 800548c:	4013      	ands	r3, r2
 800548e:	d00c      	beq.n	80054aa <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005490:	6a3b      	ldr	r3, [r7, #32]
 8005492:	2208      	movs	r2, #8
 8005494:	4313      	orrs	r3, r2
 8005496:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	2280      	movs	r2, #128	@ 0x80
 800549e:	00d2      	lsls	r2, r2, #3
 80054a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80054a2:	2327      	movs	r3, #39	@ 0x27
 80054a4:	18fb      	adds	r3, r7, r3
 80054a6:	2201      	movs	r2, #1
 80054a8:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80054aa:	69ba      	ldr	r2, [r7, #24]
 80054ac:	2380      	movs	r3, #128	@ 0x80
 80054ae:	009b      	lsls	r3, r3, #2
 80054b0:	4013      	ands	r3, r2
 80054b2:	d00c      	beq.n	80054ce <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80054b4:	6a3b      	ldr	r3, [r7, #32]
 80054b6:	2202      	movs	r2, #2
 80054b8:	4313      	orrs	r3, r2
 80054ba:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	2280      	movs	r2, #128	@ 0x80
 80054c2:	0092      	lsls	r2, r2, #2
 80054c4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80054c6:	2327      	movs	r3, #39	@ 0x27
 80054c8:	18fb      	adds	r3, r7, r3
 80054ca:	2201      	movs	r2, #1
 80054cc:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80054ce:	2327      	movs	r3, #39	@ 0x27
 80054d0:	18fb      	adds	r3, r7, r3
 80054d2:	781b      	ldrb	r3, [r3, #0]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d01d      	beq.n	8005514 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	0018      	movs	r0, r3
 80054dc:	f7ff fd9f 	bl	800501e <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	685a      	ldr	r2, [r3, #4]
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	490e      	ldr	r1, [pc, #56]	@ (8005524 <I2C_IsErrorOccurred+0x1ec>)
 80054ec:	400a      	ands	r2, r1
 80054ee:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054f4:	6a3b      	ldr	r3, [r7, #32]
 80054f6:	431a      	orrs	r2, r3
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	2241      	movs	r2, #65	@ 0x41
 8005500:	2120      	movs	r1, #32
 8005502:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	2242      	movs	r2, #66	@ 0x42
 8005508:	2100      	movs	r1, #0
 800550a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2240      	movs	r2, #64	@ 0x40
 8005510:	2100      	movs	r1, #0
 8005512:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8005514:	2327      	movs	r3, #39	@ 0x27
 8005516:	18fb      	adds	r3, r7, r3
 8005518:	781b      	ldrb	r3, [r3, #0]
}
 800551a:	0018      	movs	r0, r3
 800551c:	46bd      	mov	sp, r7
 800551e:	b00a      	add	sp, #40	@ 0x28
 8005520:	bd80      	pop	{r7, pc}
 8005522:	46c0      	nop			@ (mov r8, r8)
 8005524:	fe00e800 	.word	0xfe00e800

08005528 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005528:	b590      	push	{r4, r7, lr}
 800552a:	b087      	sub	sp, #28
 800552c:	af00      	add	r7, sp, #0
 800552e:	60f8      	str	r0, [r7, #12]
 8005530:	0008      	movs	r0, r1
 8005532:	0011      	movs	r1, r2
 8005534:	607b      	str	r3, [r7, #4]
 8005536:	240a      	movs	r4, #10
 8005538:	193b      	adds	r3, r7, r4
 800553a:	1c02      	adds	r2, r0, #0
 800553c:	801a      	strh	r2, [r3, #0]
 800553e:	2009      	movs	r0, #9
 8005540:	183b      	adds	r3, r7, r0
 8005542:	1c0a      	adds	r2, r1, #0
 8005544:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005546:	193b      	adds	r3, r7, r4
 8005548:	881b      	ldrh	r3, [r3, #0]
 800554a:	059b      	lsls	r3, r3, #22
 800554c:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800554e:	183b      	adds	r3, r7, r0
 8005550:	781b      	ldrb	r3, [r3, #0]
 8005552:	0419      	lsls	r1, r3, #16
 8005554:	23ff      	movs	r3, #255	@ 0xff
 8005556:	041b      	lsls	r3, r3, #16
 8005558:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800555a:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005562:	4313      	orrs	r3, r2
 8005564:	005b      	lsls	r3, r3, #1
 8005566:	085b      	lsrs	r3, r3, #1
 8005568:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005572:	0d51      	lsrs	r1, r2, #21
 8005574:	2280      	movs	r2, #128	@ 0x80
 8005576:	00d2      	lsls	r2, r2, #3
 8005578:	400a      	ands	r2, r1
 800557a:	4907      	ldr	r1, [pc, #28]	@ (8005598 <I2C_TransferConfig+0x70>)
 800557c:	430a      	orrs	r2, r1
 800557e:	43d2      	mvns	r2, r2
 8005580:	401a      	ands	r2, r3
 8005582:	0011      	movs	r1, r2
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	697a      	ldr	r2, [r7, #20]
 800558a:	430a      	orrs	r2, r1
 800558c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800558e:	46c0      	nop			@ (mov r8, r8)
 8005590:	46bd      	mov	sp, r7
 8005592:	b007      	add	sp, #28
 8005594:	bd90      	pop	{r4, r7, pc}
 8005596:	46c0      	nop			@ (mov r8, r8)
 8005598:	03ff63ff 	.word	0x03ff63ff

0800559c <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b084      	sub	sp, #16
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
 80055a4:	000a      	movs	r2, r1
 80055a6:	1cbb      	adds	r3, r7, #2
 80055a8:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80055aa:	2300      	movs	r3, #0
 80055ac:	60fb      	str	r3, [r7, #12]

#if defined(HAL_DMA_MODULE_ENABLED)
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80055b2:	4b3c      	ldr	r3, [pc, #240]	@ (80056a4 <I2C_Enable_IRQ+0x108>)
 80055b4:	429a      	cmp	r2, r3
 80055b6:	d035      	beq.n	8005624 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80055bc:	4b3a      	ldr	r3, [pc, #232]	@ (80056a8 <I2C_Enable_IRQ+0x10c>)
 80055be:	429a      	cmp	r2, r3
 80055c0:	d030      	beq.n	8005624 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80055c6:	4b39      	ldr	r3, [pc, #228]	@ (80056ac <I2C_Enable_IRQ+0x110>)
 80055c8:	429a      	cmp	r2, r3
 80055ca:	d02b      	beq.n	8005624 <I2C_Enable_IRQ+0x88>
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80055cc:	1cbb      	adds	r3, r7, #2
 80055ce:	2200      	movs	r2, #0
 80055d0:	5e9b      	ldrsh	r3, [r3, r2]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	da03      	bge.n	80055de <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	22b8      	movs	r2, #184	@ 0xb8
 80055da:	4313      	orrs	r3, r2
 80055dc:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80055de:	1cbb      	adds	r3, r7, #2
 80055e0:	881b      	ldrh	r3, [r3, #0]
 80055e2:	2201      	movs	r2, #1
 80055e4:	4013      	ands	r3, r2
 80055e6:	d003      	beq.n	80055f0 <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	22f2      	movs	r2, #242	@ 0xf2
 80055ec:	4313      	orrs	r3, r2
 80055ee:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80055f0:	1cbb      	adds	r3, r7, #2
 80055f2:	881b      	ldrh	r3, [r3, #0]
 80055f4:	2202      	movs	r2, #2
 80055f6:	4013      	ands	r3, r2
 80055f8:	d003      	beq.n	8005602 <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	22f4      	movs	r2, #244	@ 0xf4
 80055fe:	4313      	orrs	r3, r2
 8005600:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005602:	1cbb      	adds	r3, r7, #2
 8005604:	881b      	ldrh	r3, [r3, #0]
 8005606:	2b10      	cmp	r3, #16
 8005608:	d103      	bne.n	8005612 <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2290      	movs	r2, #144	@ 0x90
 800560e:	4313      	orrs	r3, r2
 8005610:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005612:	1cbb      	adds	r3, r7, #2
 8005614:	881b      	ldrh	r3, [r3, #0]
 8005616:	2b20      	cmp	r3, #32
 8005618:	d137      	bne.n	800568a <I2C_Enable_IRQ+0xee>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	2220      	movs	r2, #32
 800561e:	4313      	orrs	r3, r2
 8005620:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005622:	e032      	b.n	800568a <I2C_Enable_IRQ+0xee>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005624:	1cbb      	adds	r3, r7, #2
 8005626:	2200      	movs	r2, #0
 8005628:	5e9b      	ldrsh	r3, [r3, r2]
 800562a:	2b00      	cmp	r3, #0
 800562c:	da03      	bge.n	8005636 <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	22b8      	movs	r2, #184	@ 0xb8
 8005632:	4313      	orrs	r3, r2
 8005634:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005636:	1cbb      	adds	r3, r7, #2
 8005638:	881b      	ldrh	r3, [r3, #0]
 800563a:	2201      	movs	r2, #1
 800563c:	4013      	ands	r3, r2
 800563e:	d003      	beq.n	8005648 <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	22f2      	movs	r2, #242	@ 0xf2
 8005644:	4313      	orrs	r3, r2
 8005646:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005648:	1cbb      	adds	r3, r7, #2
 800564a:	881b      	ldrh	r3, [r3, #0]
 800564c:	2202      	movs	r2, #2
 800564e:	4013      	ands	r3, r2
 8005650:	d003      	beq.n	800565a <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	22f4      	movs	r2, #244	@ 0xf4
 8005656:	4313      	orrs	r3, r2
 8005658:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800565a:	1cbb      	adds	r3, r7, #2
 800565c:	881b      	ldrh	r3, [r3, #0]
 800565e:	2b10      	cmp	r3, #16
 8005660:	d103      	bne.n	800566a <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2290      	movs	r2, #144	@ 0x90
 8005666:	4313      	orrs	r3, r2
 8005668:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800566a:	1cbb      	adds	r3, r7, #2
 800566c:	881b      	ldrh	r3, [r3, #0]
 800566e:	2b20      	cmp	r3, #32
 8005670:	d103      	bne.n	800567a <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2260      	movs	r2, #96	@ 0x60
 8005676:	4313      	orrs	r3, r2
 8005678:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800567a:	1cbb      	adds	r3, r7, #2
 800567c:	881b      	ldrh	r3, [r3, #0]
 800567e:	2b40      	cmp	r3, #64	@ 0x40
 8005680:	d103      	bne.n	800568a <I2C_Enable_IRQ+0xee>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2240      	movs	r2, #64	@ 0x40
 8005686:	4313      	orrs	r3, r2
 8005688:	60fb      	str	r3, [r7, #12]
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	6819      	ldr	r1, [r3, #0]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	68fa      	ldr	r2, [r7, #12]
 8005696:	430a      	orrs	r2, r1
 8005698:	601a      	str	r2, [r3, #0]
}
 800569a:	46c0      	nop			@ (mov r8, r8)
 800569c:	46bd      	mov	sp, r7
 800569e:	b004      	add	sp, #16
 80056a0:	bd80      	pop	{r7, pc}
 80056a2:	46c0      	nop			@ (mov r8, r8)
 80056a4:	08003ef1 	.word	0x08003ef1
 80056a8:	08004341 	.word	0x08004341
 80056ac:	080040e9 	.word	0x080040e9

080056b0 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b084      	sub	sp, #16
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
 80056b8:	000a      	movs	r2, r1
 80056ba:	1cbb      	adds	r3, r7, #2
 80056bc:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80056be:	2300      	movs	r3, #0
 80056c0:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80056c2:	1cbb      	adds	r3, r7, #2
 80056c4:	881b      	ldrh	r3, [r3, #0]
 80056c6:	2201      	movs	r2, #1
 80056c8:	4013      	ands	r3, r2
 80056ca:	d010      	beq.n	80056ee <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2242      	movs	r2, #66	@ 0x42
 80056d0:	4313      	orrs	r3, r2
 80056d2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2241      	movs	r2, #65	@ 0x41
 80056d8:	5c9b      	ldrb	r3, [r3, r2]
 80056da:	b2db      	uxtb	r3, r3
 80056dc:	001a      	movs	r2, r3
 80056de:	2328      	movs	r3, #40	@ 0x28
 80056e0:	4013      	ands	r3, r2
 80056e2:	2b28      	cmp	r3, #40	@ 0x28
 80056e4:	d003      	beq.n	80056ee <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	22b0      	movs	r2, #176	@ 0xb0
 80056ea:	4313      	orrs	r3, r2
 80056ec:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80056ee:	1cbb      	adds	r3, r7, #2
 80056f0:	881b      	ldrh	r3, [r3, #0]
 80056f2:	2202      	movs	r2, #2
 80056f4:	4013      	ands	r3, r2
 80056f6:	d010      	beq.n	800571a <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2244      	movs	r2, #68	@ 0x44
 80056fc:	4313      	orrs	r3, r2
 80056fe:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2241      	movs	r2, #65	@ 0x41
 8005704:	5c9b      	ldrb	r3, [r3, r2]
 8005706:	b2db      	uxtb	r3, r3
 8005708:	001a      	movs	r2, r3
 800570a:	2328      	movs	r3, #40	@ 0x28
 800570c:	4013      	ands	r3, r2
 800570e:	2b28      	cmp	r3, #40	@ 0x28
 8005710:	d003      	beq.n	800571a <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	22b0      	movs	r2, #176	@ 0xb0
 8005716:	4313      	orrs	r3, r2
 8005718:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800571a:	1cbb      	adds	r3, r7, #2
 800571c:	2200      	movs	r2, #0
 800571e:	5e9b      	ldrsh	r3, [r3, r2]
 8005720:	2b00      	cmp	r3, #0
 8005722:	da03      	bge.n	800572c <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	22b8      	movs	r2, #184	@ 0xb8
 8005728:	4313      	orrs	r3, r2
 800572a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800572c:	1cbb      	adds	r3, r7, #2
 800572e:	881b      	ldrh	r3, [r3, #0]
 8005730:	2b10      	cmp	r3, #16
 8005732:	d103      	bne.n	800573c <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2290      	movs	r2, #144	@ 0x90
 8005738:	4313      	orrs	r3, r2
 800573a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800573c:	1cbb      	adds	r3, r7, #2
 800573e:	881b      	ldrh	r3, [r3, #0]
 8005740:	2b20      	cmp	r3, #32
 8005742:	d103      	bne.n	800574c <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2220      	movs	r2, #32
 8005748:	4313      	orrs	r3, r2
 800574a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800574c:	1cbb      	adds	r3, r7, #2
 800574e:	881b      	ldrh	r3, [r3, #0]
 8005750:	2b40      	cmp	r3, #64	@ 0x40
 8005752:	d103      	bne.n	800575c <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2240      	movs	r2, #64	@ 0x40
 8005758:	4313      	orrs	r3, r2
 800575a:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681a      	ldr	r2, [r3, #0]
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	43d9      	mvns	r1, r3
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	400a      	ands	r2, r1
 800576c:	601a      	str	r2, [r3, #0]
}
 800576e:	46c0      	nop			@ (mov r8, r8)
 8005770:	46bd      	mov	sp, r7
 8005772:	b004      	add	sp, #16
 8005774:	bd80      	pop	{r7, pc}
	...

08005778 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b082      	sub	sp, #8
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
 8005780:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2241      	movs	r2, #65	@ 0x41
 8005786:	5c9b      	ldrb	r3, [r3, r2]
 8005788:	b2db      	uxtb	r3, r3
 800578a:	2b20      	cmp	r3, #32
 800578c:	d138      	bne.n	8005800 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2240      	movs	r2, #64	@ 0x40
 8005792:	5c9b      	ldrb	r3, [r3, r2]
 8005794:	2b01      	cmp	r3, #1
 8005796:	d101      	bne.n	800579c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005798:	2302      	movs	r3, #2
 800579a:	e032      	b.n	8005802 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2240      	movs	r2, #64	@ 0x40
 80057a0:	2101      	movs	r1, #1
 80057a2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2241      	movs	r2, #65	@ 0x41
 80057a8:	2124      	movs	r1, #36	@ 0x24
 80057aa:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	2101      	movs	r1, #1
 80057b8:	438a      	bics	r2, r1
 80057ba:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	681a      	ldr	r2, [r3, #0]
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4911      	ldr	r1, [pc, #68]	@ (800580c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80057c8:	400a      	ands	r2, r1
 80057ca:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	6819      	ldr	r1, [r3, #0]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	683a      	ldr	r2, [r7, #0]
 80057d8:	430a      	orrs	r2, r1
 80057da:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	681a      	ldr	r2, [r3, #0]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	2101      	movs	r1, #1
 80057e8:	430a      	orrs	r2, r1
 80057ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2241      	movs	r2, #65	@ 0x41
 80057f0:	2120      	movs	r1, #32
 80057f2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2240      	movs	r2, #64	@ 0x40
 80057f8:	2100      	movs	r1, #0
 80057fa:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80057fc:	2300      	movs	r3, #0
 80057fe:	e000      	b.n	8005802 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005800:	2302      	movs	r3, #2
  }
}
 8005802:	0018      	movs	r0, r3
 8005804:	46bd      	mov	sp, r7
 8005806:	b002      	add	sp, #8
 8005808:	bd80      	pop	{r7, pc}
 800580a:	46c0      	nop			@ (mov r8, r8)
 800580c:	ffffefff 	.word	0xffffefff

08005810 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b084      	sub	sp, #16
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
 8005818:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2241      	movs	r2, #65	@ 0x41
 800581e:	5c9b      	ldrb	r3, [r3, r2]
 8005820:	b2db      	uxtb	r3, r3
 8005822:	2b20      	cmp	r3, #32
 8005824:	d139      	bne.n	800589a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2240      	movs	r2, #64	@ 0x40
 800582a:	5c9b      	ldrb	r3, [r3, r2]
 800582c:	2b01      	cmp	r3, #1
 800582e:	d101      	bne.n	8005834 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005830:	2302      	movs	r3, #2
 8005832:	e033      	b.n	800589c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2240      	movs	r2, #64	@ 0x40
 8005838:	2101      	movs	r1, #1
 800583a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2241      	movs	r2, #65	@ 0x41
 8005840:	2124      	movs	r1, #36	@ 0x24
 8005842:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	681a      	ldr	r2, [r3, #0]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	2101      	movs	r1, #1
 8005850:	438a      	bics	r2, r1
 8005852:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	4a11      	ldr	r2, [pc, #68]	@ (80058a4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8005860:	4013      	ands	r3, r2
 8005862:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	021b      	lsls	r3, r3, #8
 8005868:	68fa      	ldr	r2, [r7, #12]
 800586a:	4313      	orrs	r3, r2
 800586c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	68fa      	ldr	r2, [r7, #12]
 8005874:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	681a      	ldr	r2, [r3, #0]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	2101      	movs	r1, #1
 8005882:	430a      	orrs	r2, r1
 8005884:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2241      	movs	r2, #65	@ 0x41
 800588a:	2120      	movs	r1, #32
 800588c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2240      	movs	r2, #64	@ 0x40
 8005892:	2100      	movs	r1, #0
 8005894:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005896:	2300      	movs	r3, #0
 8005898:	e000      	b.n	800589c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800589a:	2302      	movs	r3, #2
  }
}
 800589c:	0018      	movs	r0, r3
 800589e:	46bd      	mov	sp, r7
 80058a0:	b004      	add	sp, #16
 80058a2:	bd80      	pop	{r7, pc}
 80058a4:	fffff0ff 	.word	0xfffff0ff

080058a8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b086      	sub	sp, #24
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d101      	bne.n	80058ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80058b6:	2301      	movs	r3, #1
 80058b8:	e20f      	b.n	8005cda <HAL_RCC_OscConfig+0x432>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	2201      	movs	r2, #1
 80058c0:	4013      	ands	r3, r2
 80058c2:	d100      	bne.n	80058c6 <HAL_RCC_OscConfig+0x1e>
 80058c4:	e069      	b.n	800599a <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80058c6:	4bc8      	ldr	r3, [pc, #800]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 80058c8:	689b      	ldr	r3, [r3, #8]
 80058ca:	2238      	movs	r2, #56	@ 0x38
 80058cc:	4013      	ands	r3, r2
 80058ce:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	2b08      	cmp	r3, #8
 80058d4:	d105      	bne.n	80058e2 <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d15d      	bne.n	800599a <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 80058de:	2301      	movs	r3, #1
 80058e0:	e1fb      	b.n	8005cda <HAL_RCC_OscConfig+0x432>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	685a      	ldr	r2, [r3, #4]
 80058e6:	2380      	movs	r3, #128	@ 0x80
 80058e8:	025b      	lsls	r3, r3, #9
 80058ea:	429a      	cmp	r2, r3
 80058ec:	d107      	bne.n	80058fe <HAL_RCC_OscConfig+0x56>
 80058ee:	4bbe      	ldr	r3, [pc, #760]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 80058f0:	681a      	ldr	r2, [r3, #0]
 80058f2:	4bbd      	ldr	r3, [pc, #756]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 80058f4:	2180      	movs	r1, #128	@ 0x80
 80058f6:	0249      	lsls	r1, r1, #9
 80058f8:	430a      	orrs	r2, r1
 80058fa:	601a      	str	r2, [r3, #0]
 80058fc:	e020      	b.n	8005940 <HAL_RCC_OscConfig+0x98>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	685a      	ldr	r2, [r3, #4]
 8005902:	23a0      	movs	r3, #160	@ 0xa0
 8005904:	02db      	lsls	r3, r3, #11
 8005906:	429a      	cmp	r2, r3
 8005908:	d10e      	bne.n	8005928 <HAL_RCC_OscConfig+0x80>
 800590a:	4bb7      	ldr	r3, [pc, #732]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 800590c:	681a      	ldr	r2, [r3, #0]
 800590e:	4bb6      	ldr	r3, [pc, #728]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005910:	2180      	movs	r1, #128	@ 0x80
 8005912:	02c9      	lsls	r1, r1, #11
 8005914:	430a      	orrs	r2, r1
 8005916:	601a      	str	r2, [r3, #0]
 8005918:	4bb3      	ldr	r3, [pc, #716]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	4bb2      	ldr	r3, [pc, #712]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 800591e:	2180      	movs	r1, #128	@ 0x80
 8005920:	0249      	lsls	r1, r1, #9
 8005922:	430a      	orrs	r2, r1
 8005924:	601a      	str	r2, [r3, #0]
 8005926:	e00b      	b.n	8005940 <HAL_RCC_OscConfig+0x98>
 8005928:	4baf      	ldr	r3, [pc, #700]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 800592a:	681a      	ldr	r2, [r3, #0]
 800592c:	4bae      	ldr	r3, [pc, #696]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 800592e:	49af      	ldr	r1, [pc, #700]	@ (8005bec <HAL_RCC_OscConfig+0x344>)
 8005930:	400a      	ands	r2, r1
 8005932:	601a      	str	r2, [r3, #0]
 8005934:	4bac      	ldr	r3, [pc, #688]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005936:	681a      	ldr	r2, [r3, #0]
 8005938:	4bab      	ldr	r3, [pc, #684]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 800593a:	49ad      	ldr	r1, [pc, #692]	@ (8005bf0 <HAL_RCC_OscConfig+0x348>)
 800593c:	400a      	ands	r2, r1
 800593e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d014      	beq.n	8005972 <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005948:	f7fc f9de 	bl	8001d08 <HAL_GetTick>
 800594c:	0003      	movs	r3, r0
 800594e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005950:	e008      	b.n	8005964 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8005952:	f7fc f9d9 	bl	8001d08 <HAL_GetTick>
 8005956:	0002      	movs	r2, r0
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	1ad3      	subs	r3, r2, r3
 800595c:	2b64      	cmp	r3, #100	@ 0x64
 800595e:	d901      	bls.n	8005964 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8005960:	2303      	movs	r3, #3
 8005962:	e1ba      	b.n	8005cda <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005964:	4ba0      	ldr	r3, [pc, #640]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	2380      	movs	r3, #128	@ 0x80
 800596a:	029b      	lsls	r3, r3, #10
 800596c:	4013      	ands	r3, r2
 800596e:	d0f0      	beq.n	8005952 <HAL_RCC_OscConfig+0xaa>
 8005970:	e013      	b.n	800599a <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005972:	f7fc f9c9 	bl	8001d08 <HAL_GetTick>
 8005976:	0003      	movs	r3, r0
 8005978:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800597a:	e008      	b.n	800598e <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800597c:	f7fc f9c4 	bl	8001d08 <HAL_GetTick>
 8005980:	0002      	movs	r2, r0
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	1ad3      	subs	r3, r2, r3
 8005986:	2b64      	cmp	r3, #100	@ 0x64
 8005988:	d901      	bls.n	800598e <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 800598a:	2303      	movs	r3, #3
 800598c:	e1a5      	b.n	8005cda <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800598e:	4b96      	ldr	r3, [pc, #600]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005990:	681a      	ldr	r2, [r3, #0]
 8005992:	2380      	movs	r3, #128	@ 0x80
 8005994:	029b      	lsls	r3, r3, #10
 8005996:	4013      	ands	r3, r2
 8005998:	d1f0      	bne.n	800597c <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	2202      	movs	r2, #2
 80059a0:	4013      	ands	r3, r2
 80059a2:	d100      	bne.n	80059a6 <HAL_RCC_OscConfig+0xfe>
 80059a4:	e086      	b.n	8005ab4 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80059a6:	4b90      	ldr	r3, [pc, #576]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 80059a8:	689b      	ldr	r3, [r3, #8]
 80059aa:	2238      	movs	r2, #56	@ 0x38
 80059ac:	4013      	ands	r3, r2
 80059ae:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80059b0:	697b      	ldr	r3, [r7, #20]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d12f      	bne.n	8005a16 <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	68db      	ldr	r3, [r3, #12]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d101      	bne.n	80059c2 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	e18b      	b.n	8005cda <HAL_RCC_OscConfig+0x432>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059c2:	4b89      	ldr	r3, [pc, #548]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	4a8b      	ldr	r2, [pc, #556]	@ (8005bf4 <HAL_RCC_OscConfig+0x34c>)
 80059c8:	4013      	ands	r3, r2
 80059ca:	0019      	movs	r1, r3
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	695b      	ldr	r3, [r3, #20]
 80059d0:	021a      	lsls	r2, r3, #8
 80059d2:	4b85      	ldr	r3, [pc, #532]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 80059d4:	430a      	orrs	r2, r1
 80059d6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d112      	bne.n	8005a04 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80059de:	4b82      	ldr	r3, [pc, #520]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a85      	ldr	r2, [pc, #532]	@ (8005bf8 <HAL_RCC_OscConfig+0x350>)
 80059e4:	4013      	ands	r3, r2
 80059e6:	0019      	movs	r1, r3
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	691a      	ldr	r2, [r3, #16]
 80059ec:	4b7e      	ldr	r3, [pc, #504]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 80059ee:	430a      	orrs	r2, r1
 80059f0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80059f2:	4b7d      	ldr	r3, [pc, #500]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	0adb      	lsrs	r3, r3, #11
 80059f8:	2207      	movs	r2, #7
 80059fa:	4013      	ands	r3, r2
 80059fc:	4a7f      	ldr	r2, [pc, #508]	@ (8005bfc <HAL_RCC_OscConfig+0x354>)
 80059fe:	40da      	lsrs	r2, r3
 8005a00:	4b7f      	ldr	r3, [pc, #508]	@ (8005c00 <HAL_RCC_OscConfig+0x358>)
 8005a02:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005a04:	4b7f      	ldr	r3, [pc, #508]	@ (8005c04 <HAL_RCC_OscConfig+0x35c>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	0018      	movs	r0, r3
 8005a0a:	f7fc f921 	bl	8001c50 <HAL_InitTick>
 8005a0e:	1e03      	subs	r3, r0, #0
 8005a10:	d050      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8005a12:	2301      	movs	r3, #1
 8005a14:	e161      	b.n	8005cda <HAL_RCC_OscConfig+0x432>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	68db      	ldr	r3, [r3, #12]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d030      	beq.n	8005a80 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005a1e:	4b72      	ldr	r3, [pc, #456]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4a75      	ldr	r2, [pc, #468]	@ (8005bf8 <HAL_RCC_OscConfig+0x350>)
 8005a24:	4013      	ands	r3, r2
 8005a26:	0019      	movs	r1, r3
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	691a      	ldr	r2, [r3, #16]
 8005a2c:	4b6e      	ldr	r3, [pc, #440]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005a2e:	430a      	orrs	r2, r1
 8005a30:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8005a32:	4b6d      	ldr	r3, [pc, #436]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005a34:	681a      	ldr	r2, [r3, #0]
 8005a36:	4b6c      	ldr	r3, [pc, #432]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005a38:	2180      	movs	r1, #128	@ 0x80
 8005a3a:	0049      	lsls	r1, r1, #1
 8005a3c:	430a      	orrs	r2, r1
 8005a3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a40:	f7fc f962 	bl	8001d08 <HAL_GetTick>
 8005a44:	0003      	movs	r3, r0
 8005a46:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a48:	e008      	b.n	8005a5c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8005a4a:	f7fc f95d 	bl	8001d08 <HAL_GetTick>
 8005a4e:	0002      	movs	r2, r0
 8005a50:	693b      	ldr	r3, [r7, #16]
 8005a52:	1ad3      	subs	r3, r2, r3
 8005a54:	2b02      	cmp	r3, #2
 8005a56:	d901      	bls.n	8005a5c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005a58:	2303      	movs	r3, #3
 8005a5a:	e13e      	b.n	8005cda <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a5c:	4b62      	ldr	r3, [pc, #392]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	2380      	movs	r3, #128	@ 0x80
 8005a62:	00db      	lsls	r3, r3, #3
 8005a64:	4013      	ands	r3, r2
 8005a66:	d0f0      	beq.n	8005a4a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a68:	4b5f      	ldr	r3, [pc, #380]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	4a61      	ldr	r2, [pc, #388]	@ (8005bf4 <HAL_RCC_OscConfig+0x34c>)
 8005a6e:	4013      	ands	r3, r2
 8005a70:	0019      	movs	r1, r3
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	695b      	ldr	r3, [r3, #20]
 8005a76:	021a      	lsls	r2, r3, #8
 8005a78:	4b5b      	ldr	r3, [pc, #364]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005a7a:	430a      	orrs	r2, r1
 8005a7c:	605a      	str	r2, [r3, #4]
 8005a7e:	e019      	b.n	8005ab4 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8005a80:	4b59      	ldr	r3, [pc, #356]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005a82:	681a      	ldr	r2, [r3, #0]
 8005a84:	4b58      	ldr	r3, [pc, #352]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005a86:	4960      	ldr	r1, [pc, #384]	@ (8005c08 <HAL_RCC_OscConfig+0x360>)
 8005a88:	400a      	ands	r2, r1
 8005a8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a8c:	f7fc f93c 	bl	8001d08 <HAL_GetTick>
 8005a90:	0003      	movs	r3, r0
 8005a92:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005a94:	e008      	b.n	8005aa8 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8005a96:	f7fc f937 	bl	8001d08 <HAL_GetTick>
 8005a9a:	0002      	movs	r2, r0
 8005a9c:	693b      	ldr	r3, [r7, #16]
 8005a9e:	1ad3      	subs	r3, r2, r3
 8005aa0:	2b02      	cmp	r3, #2
 8005aa2:	d901      	bls.n	8005aa8 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8005aa4:	2303      	movs	r3, #3
 8005aa6:	e118      	b.n	8005cda <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005aa8:	4b4f      	ldr	r3, [pc, #316]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005aaa:	681a      	ldr	r2, [r3, #0]
 8005aac:	2380      	movs	r3, #128	@ 0x80
 8005aae:	00db      	lsls	r3, r3, #3
 8005ab0:	4013      	ands	r3, r2
 8005ab2:	d1f0      	bne.n	8005a96 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	2208      	movs	r2, #8
 8005aba:	4013      	ands	r3, r2
 8005abc:	d042      	beq.n	8005b44 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8005abe:	4b4a      	ldr	r3, [pc, #296]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	2238      	movs	r2, #56	@ 0x38
 8005ac4:	4013      	ands	r3, r2
 8005ac6:	2b18      	cmp	r3, #24
 8005ac8:	d105      	bne.n	8005ad6 <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	699b      	ldr	r3, [r3, #24]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d138      	bne.n	8005b44 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	e101      	b.n	8005cda <HAL_RCC_OscConfig+0x432>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	699b      	ldr	r3, [r3, #24]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d019      	beq.n	8005b12 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8005ade:	4b42      	ldr	r3, [pc, #264]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005ae0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005ae2:	4b41      	ldr	r3, [pc, #260]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005ae4:	2101      	movs	r1, #1
 8005ae6:	430a      	orrs	r2, r1
 8005ae8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aea:	f7fc f90d 	bl	8001d08 <HAL_GetTick>
 8005aee:	0003      	movs	r3, r0
 8005af0:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8005af2:	e008      	b.n	8005b06 <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8005af4:	f7fc f908 	bl	8001d08 <HAL_GetTick>
 8005af8:	0002      	movs	r2, r0
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	1ad3      	subs	r3, r2, r3
 8005afe:	2b02      	cmp	r3, #2
 8005b00:	d901      	bls.n	8005b06 <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 8005b02:	2303      	movs	r3, #3
 8005b04:	e0e9      	b.n	8005cda <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8005b06:	4b38      	ldr	r3, [pc, #224]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005b08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b0a:	2202      	movs	r2, #2
 8005b0c:	4013      	ands	r3, r2
 8005b0e:	d0f1      	beq.n	8005af4 <HAL_RCC_OscConfig+0x24c>
 8005b10:	e018      	b.n	8005b44 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8005b12:	4b35      	ldr	r3, [pc, #212]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005b14:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005b16:	4b34      	ldr	r3, [pc, #208]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005b18:	2101      	movs	r1, #1
 8005b1a:	438a      	bics	r2, r1
 8005b1c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b1e:	f7fc f8f3 	bl	8001d08 <HAL_GetTick>
 8005b22:	0003      	movs	r3, r0
 8005b24:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8005b26:	e008      	b.n	8005b3a <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8005b28:	f7fc f8ee 	bl	8001d08 <HAL_GetTick>
 8005b2c:	0002      	movs	r2, r0
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	1ad3      	subs	r3, r2, r3
 8005b32:	2b02      	cmp	r3, #2
 8005b34:	d901      	bls.n	8005b3a <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8005b36:	2303      	movs	r3, #3
 8005b38:	e0cf      	b.n	8005cda <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8005b3a:	4b2b      	ldr	r3, [pc, #172]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005b3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b3e:	2202      	movs	r2, #2
 8005b40:	4013      	ands	r3, r2
 8005b42:	d1f1      	bne.n	8005b28 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	2204      	movs	r2, #4
 8005b4a:	4013      	ands	r3, r2
 8005b4c:	d100      	bne.n	8005b50 <HAL_RCC_OscConfig+0x2a8>
 8005b4e:	e084      	b.n	8005c5a <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b50:	230f      	movs	r3, #15
 8005b52:	18fb      	adds	r3, r7, r3
 8005b54:	2200      	movs	r2, #0
 8005b56:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8005b58:	4b23      	ldr	r3, [pc, #140]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	2238      	movs	r2, #56	@ 0x38
 8005b5e:	4013      	ands	r3, r2
 8005b60:	2b20      	cmp	r3, #32
 8005b62:	d106      	bne.n	8005b72 <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d000      	beq.n	8005b6e <HAL_RCC_OscConfig+0x2c6>
 8005b6c:	e075      	b.n	8005c5a <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e0b3      	b.n	8005cda <HAL_RCC_OscConfig+0x432>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d106      	bne.n	8005b88 <HAL_RCC_OscConfig+0x2e0>
 8005b7a:	4b1b      	ldr	r3, [pc, #108]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005b7c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005b7e:	4b1a      	ldr	r3, [pc, #104]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005b80:	2101      	movs	r1, #1
 8005b82:	430a      	orrs	r2, r1
 8005b84:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005b86:	e01c      	b.n	8005bc2 <HAL_RCC_OscConfig+0x31a>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	2b05      	cmp	r3, #5
 8005b8e:	d10c      	bne.n	8005baa <HAL_RCC_OscConfig+0x302>
 8005b90:	4b15      	ldr	r3, [pc, #84]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005b92:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005b94:	4b14      	ldr	r3, [pc, #80]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005b96:	2104      	movs	r1, #4
 8005b98:	430a      	orrs	r2, r1
 8005b9a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005b9c:	4b12      	ldr	r3, [pc, #72]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005b9e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005ba0:	4b11      	ldr	r3, [pc, #68]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005ba2:	2101      	movs	r1, #1
 8005ba4:	430a      	orrs	r2, r1
 8005ba6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005ba8:	e00b      	b.n	8005bc2 <HAL_RCC_OscConfig+0x31a>
 8005baa:	4b0f      	ldr	r3, [pc, #60]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005bac:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005bae:	4b0e      	ldr	r3, [pc, #56]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005bb0:	2101      	movs	r1, #1
 8005bb2:	438a      	bics	r2, r1
 8005bb4:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005bb6:	4b0c      	ldr	r3, [pc, #48]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005bb8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005bba:	4b0b      	ldr	r3, [pc, #44]	@ (8005be8 <HAL_RCC_OscConfig+0x340>)
 8005bbc:	2104      	movs	r1, #4
 8005bbe:	438a      	bics	r2, r1
 8005bc0:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	689b      	ldr	r3, [r3, #8]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d028      	beq.n	8005c1c <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bca:	f7fc f89d 	bl	8001d08 <HAL_GetTick>
 8005bce:	0003      	movs	r3, r0
 8005bd0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8005bd2:	e01d      	b.n	8005c10 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bd4:	f7fc f898 	bl	8001d08 <HAL_GetTick>
 8005bd8:	0002      	movs	r2, r0
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	1ad3      	subs	r3, r2, r3
 8005bde:	4a0b      	ldr	r2, [pc, #44]	@ (8005c0c <HAL_RCC_OscConfig+0x364>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d915      	bls.n	8005c10 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8005be4:	2303      	movs	r3, #3
 8005be6:	e078      	b.n	8005cda <HAL_RCC_OscConfig+0x432>
 8005be8:	40021000 	.word	0x40021000
 8005bec:	fffeffff 	.word	0xfffeffff
 8005bf0:	fffbffff 	.word	0xfffbffff
 8005bf4:	ffff80ff 	.word	0xffff80ff
 8005bf8:	ffffc7ff 	.word	0xffffc7ff
 8005bfc:	02dc6c00 	.word	0x02dc6c00
 8005c00:	20000030 	.word	0x20000030
 8005c04:	20000034 	.word	0x20000034
 8005c08:	fffffeff 	.word	0xfffffeff
 8005c0c:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8005c10:	4b34      	ldr	r3, [pc, #208]	@ (8005ce4 <HAL_RCC_OscConfig+0x43c>)
 8005c12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c14:	2202      	movs	r2, #2
 8005c16:	4013      	ands	r3, r2
 8005c18:	d0dc      	beq.n	8005bd4 <HAL_RCC_OscConfig+0x32c>
 8005c1a:	e013      	b.n	8005c44 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c1c:	f7fc f874 	bl	8001d08 <HAL_GetTick>
 8005c20:	0003      	movs	r3, r0
 8005c22:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8005c24:	e009      	b.n	8005c3a <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c26:	f7fc f86f 	bl	8001d08 <HAL_GetTick>
 8005c2a:	0002      	movs	r2, r0
 8005c2c:	693b      	ldr	r3, [r7, #16]
 8005c2e:	1ad3      	subs	r3, r2, r3
 8005c30:	4a2d      	ldr	r2, [pc, #180]	@ (8005ce8 <HAL_RCC_OscConfig+0x440>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d901      	bls.n	8005c3a <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8005c36:	2303      	movs	r3, #3
 8005c38:	e04f      	b.n	8005cda <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8005c3a:	4b2a      	ldr	r3, [pc, #168]	@ (8005ce4 <HAL_RCC_OscConfig+0x43c>)
 8005c3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c3e:	2202      	movs	r2, #2
 8005c40:	4013      	ands	r3, r2
 8005c42:	d1f0      	bne.n	8005c26 <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005c44:	230f      	movs	r3, #15
 8005c46:	18fb      	adds	r3, r7, r3
 8005c48:	781b      	ldrb	r3, [r3, #0]
 8005c4a:	2b01      	cmp	r3, #1
 8005c4c:	d105      	bne.n	8005c5a <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005c4e:	4b25      	ldr	r3, [pc, #148]	@ (8005ce4 <HAL_RCC_OscConfig+0x43c>)
 8005c50:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c52:	4b24      	ldr	r3, [pc, #144]	@ (8005ce4 <HAL_RCC_OscConfig+0x43c>)
 8005c54:	4925      	ldr	r1, [pc, #148]	@ (8005cec <HAL_RCC_OscConfig+0x444>)
 8005c56:	400a      	ands	r2, r1
 8005c58:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_CR_HSIUSB48ON)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	2210      	movs	r2, #16
 8005c60:	4013      	ands	r3, r2
 8005c62:	d039      	beq.n	8005cd8 <HAL_RCC_OscConfig+0x430>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	69db      	ldr	r3, [r3, #28]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d01b      	beq.n	8005ca4 <HAL_RCC_OscConfig+0x3fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005c6c:	4b1d      	ldr	r3, [pc, #116]	@ (8005ce4 <HAL_RCC_OscConfig+0x43c>)
 8005c6e:	681a      	ldr	r2, [r3, #0]
 8005c70:	4b1c      	ldr	r3, [pc, #112]	@ (8005ce4 <HAL_RCC_OscConfig+0x43c>)
 8005c72:	2180      	movs	r1, #128	@ 0x80
 8005c74:	03c9      	lsls	r1, r1, #15
 8005c76:	430a      	orrs	r2, r1
 8005c78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c7a:	f7fc f845 	bl	8001d08 <HAL_GetTick>
 8005c7e:	0003      	movs	r3, r0
 8005c80:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSIUSB48RDY) == 0U)
 8005c82:	e008      	b.n	8005c96 <HAL_RCC_OscConfig+0x3ee>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c84:	f7fc f840 	bl	8001d08 <HAL_GetTick>
 8005c88:	0002      	movs	r2, r0
 8005c8a:	693b      	ldr	r3, [r7, #16]
 8005c8c:	1ad3      	subs	r3, r2, r3
 8005c8e:	2b02      	cmp	r3, #2
 8005c90:	d901      	bls.n	8005c96 <HAL_RCC_OscConfig+0x3ee>
        {
          return HAL_TIMEOUT;
 8005c92:	2303      	movs	r3, #3
 8005c94:	e021      	b.n	8005cda <HAL_RCC_OscConfig+0x432>
      while (READ_BIT(RCC->CR, RCC_CR_HSIUSB48RDY) == 0U)
 8005c96:	4b13      	ldr	r3, [pc, #76]	@ (8005ce4 <HAL_RCC_OscConfig+0x43c>)
 8005c98:	681a      	ldr	r2, [r3, #0]
 8005c9a:	2380      	movs	r3, #128	@ 0x80
 8005c9c:	041b      	lsls	r3, r3, #16
 8005c9e:	4013      	ands	r3, r2
 8005ca0:	d0f0      	beq.n	8005c84 <HAL_RCC_OscConfig+0x3dc>
 8005ca2:	e019      	b.n	8005cd8 <HAL_RCC_OscConfig+0x430>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005ca4:	4b0f      	ldr	r3, [pc, #60]	@ (8005ce4 <HAL_RCC_OscConfig+0x43c>)
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	4b0e      	ldr	r3, [pc, #56]	@ (8005ce4 <HAL_RCC_OscConfig+0x43c>)
 8005caa:	4911      	ldr	r1, [pc, #68]	@ (8005cf0 <HAL_RCC_OscConfig+0x448>)
 8005cac:	400a      	ands	r2, r1
 8005cae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cb0:	f7fc f82a 	bl	8001d08 <HAL_GetTick>
 8005cb4:	0003      	movs	r3, r0
 8005cb6:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSIUSB48RDY) != 0U)
 8005cb8:	e008      	b.n	8005ccc <HAL_RCC_OscConfig+0x424>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005cba:	f7fc f825 	bl	8001d08 <HAL_GetTick>
 8005cbe:	0002      	movs	r2, r0
 8005cc0:	693b      	ldr	r3, [r7, #16]
 8005cc2:	1ad3      	subs	r3, r2, r3
 8005cc4:	2b02      	cmp	r3, #2
 8005cc6:	d901      	bls.n	8005ccc <HAL_RCC_OscConfig+0x424>
        {
          return HAL_TIMEOUT;
 8005cc8:	2303      	movs	r3, #3
 8005cca:	e006      	b.n	8005cda <HAL_RCC_OscConfig+0x432>
      while (READ_BIT(RCC->CR, RCC_CR_HSIUSB48RDY) != 0U)
 8005ccc:	4b05      	ldr	r3, [pc, #20]	@ (8005ce4 <HAL_RCC_OscConfig+0x43c>)
 8005cce:	681a      	ldr	r2, [r3, #0]
 8005cd0:	2380      	movs	r3, #128	@ 0x80
 8005cd2:	041b      	lsls	r3, r3, #16
 8005cd4:	4013      	ands	r3, r2
 8005cd6:	d1f0      	bne.n	8005cba <HAL_RCC_OscConfig+0x412>
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 8005cd8:	2300      	movs	r3, #0
}
 8005cda:	0018      	movs	r0, r3
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	b006      	add	sp, #24
 8005ce0:	bd80      	pop	{r7, pc}
 8005ce2:	46c0      	nop			@ (mov r8, r8)
 8005ce4:	40021000 	.word	0x40021000
 8005ce8:	00001388 	.word	0x00001388
 8005cec:	efffffff 	.word	0xefffffff
 8005cf0:	ffbfffff 	.word	0xffbfffff

08005cf4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b084      	sub	sp, #16
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
 8005cfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d101      	bne.n	8005d08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d04:	2301      	movs	r3, #1
 8005d06:	e0f6      	b.n	8005ef6 <HAL_RCC_ClockConfig+0x202>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d08:	4b7d      	ldr	r3, [pc, #500]	@ (8005f00 <HAL_RCC_ClockConfig+0x20c>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	2207      	movs	r2, #7
 8005d0e:	4013      	ands	r3, r2
 8005d10:	683a      	ldr	r2, [r7, #0]
 8005d12:	429a      	cmp	r2, r3
 8005d14:	d91e      	bls.n	8005d54 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d16:	4b7a      	ldr	r3, [pc, #488]	@ (8005f00 <HAL_RCC_ClockConfig+0x20c>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	2207      	movs	r2, #7
 8005d1c:	4393      	bics	r3, r2
 8005d1e:	0019      	movs	r1, r3
 8005d20:	4b77      	ldr	r3, [pc, #476]	@ (8005f00 <HAL_RCC_ClockConfig+0x20c>)
 8005d22:	683a      	ldr	r2, [r7, #0]
 8005d24:	430a      	orrs	r2, r1
 8005d26:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005d28:	f7fb ffee 	bl	8001d08 <HAL_GetTick>
 8005d2c:	0003      	movs	r3, r0
 8005d2e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005d30:	e009      	b.n	8005d46 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8005d32:	f7fb ffe9 	bl	8001d08 <HAL_GetTick>
 8005d36:	0002      	movs	r2, r0
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	1ad3      	subs	r3, r2, r3
 8005d3c:	4a71      	ldr	r2, [pc, #452]	@ (8005f04 <HAL_RCC_ClockConfig+0x210>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d901      	bls.n	8005d46 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005d42:	2303      	movs	r3, #3
 8005d44:	e0d7      	b.n	8005ef6 <HAL_RCC_ClockConfig+0x202>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005d46:	4b6e      	ldr	r3, [pc, #440]	@ (8005f00 <HAL_RCC_ClockConfig+0x20c>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	2207      	movs	r2, #7
 8005d4c:	4013      	ands	r3, r2
 8005d4e:	683a      	ldr	r2, [r7, #0]
 8005d50:	429a      	cmp	r2, r3
 8005d52:	d1ee      	bne.n	8005d32 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	2202      	movs	r2, #2
 8005d5a:	4013      	ands	r3, r2
 8005d5c:	d017      	beq.n	8005d8e <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	2204      	movs	r2, #4
 8005d64:	4013      	ands	r3, r2
 8005d66:	d008      	beq.n	8005d7a <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005d68:	4b67      	ldr	r3, [pc, #412]	@ (8005f08 <HAL_RCC_ClockConfig+0x214>)
 8005d6a:	689b      	ldr	r3, [r3, #8]
 8005d6c:	4a67      	ldr	r2, [pc, #412]	@ (8005f0c <HAL_RCC_ClockConfig+0x218>)
 8005d6e:	401a      	ands	r2, r3
 8005d70:	4b65      	ldr	r3, [pc, #404]	@ (8005f08 <HAL_RCC_ClockConfig+0x214>)
 8005d72:	21b0      	movs	r1, #176	@ 0xb0
 8005d74:	0109      	lsls	r1, r1, #4
 8005d76:	430a      	orrs	r2, r1
 8005d78:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d7a:	4b63      	ldr	r3, [pc, #396]	@ (8005f08 <HAL_RCC_ClockConfig+0x214>)
 8005d7c:	689b      	ldr	r3, [r3, #8]
 8005d7e:	4a64      	ldr	r2, [pc, #400]	@ (8005f10 <HAL_RCC_ClockConfig+0x21c>)
 8005d80:	4013      	ands	r3, r2
 8005d82:	0019      	movs	r1, r3
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	68da      	ldr	r2, [r3, #12]
 8005d88:	4b5f      	ldr	r3, [pc, #380]	@ (8005f08 <HAL_RCC_ClockConfig+0x214>)
 8005d8a:	430a      	orrs	r2, r1
 8005d8c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	2201      	movs	r2, #1
 8005d94:	4013      	ands	r3, r2
 8005d96:	d100      	bne.n	8005d9a <HAL_RCC_ClockConfig+0xa6>
 8005d98:	e061      	b.n	8005e5e <HAL_RCC_ClockConfig+0x16a>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 8005d9a:	4b5b      	ldr	r3, [pc, #364]	@ (8005f08 <HAL_RCC_ClockConfig+0x214>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	221c      	movs	r2, #28
 8005da0:	4393      	bics	r3, r2
 8005da2:	0019      	movs	r1, r3
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	689a      	ldr	r2, [r3, #8]
 8005da8:	4b57      	ldr	r3, [pc, #348]	@ (8005f08 <HAL_RCC_ClockConfig+0x214>)
 8005daa:	430a      	orrs	r2, r1
 8005dac:	601a      	str	r2, [r3, #0]
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	2b01      	cmp	r3, #1
 8005db4:	d107      	bne.n	8005dc6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005db6:	4b54      	ldr	r3, [pc, #336]	@ (8005f08 <HAL_RCC_ClockConfig+0x214>)
 8005db8:	681a      	ldr	r2, [r3, #0]
 8005dba:	2380      	movs	r3, #128	@ 0x80
 8005dbc:	029b      	lsls	r3, r3, #10
 8005dbe:	4013      	ands	r3, r2
 8005dc0:	d12b      	bne.n	8005e1a <HAL_RCC_ClockConfig+0x126>
      {
        return HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	e097      	b.n	8005ef6 <HAL_RCC_ClockConfig+0x202>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d107      	bne.n	8005dde <HAL_RCC_ClockConfig+0xea>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005dce:	4b4e      	ldr	r3, [pc, #312]	@ (8005f08 <HAL_RCC_ClockConfig+0x214>)
 8005dd0:	681a      	ldr	r2, [r3, #0]
 8005dd2:	2380      	movs	r3, #128	@ 0x80
 8005dd4:	00db      	lsls	r3, r3, #3
 8005dd6:	4013      	ands	r3, r2
 8005dd8:	d11f      	bne.n	8005e1a <HAL_RCC_ClockConfig+0x126>
      {
        return HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e08b      	b.n	8005ef6 <HAL_RCC_ClockConfig+0x202>
      }
    }
#if defined(RCC_HSI48_SUPPORT)
    /* HSIUSB48 is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSIUSB48)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	2b02      	cmp	r3, #2
 8005de4:	d107      	bne.n	8005df6 <HAL_RCC_ClockConfig+0x102>
    {
      /* Check the HSIUSB48 ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIUSB48RDY) == 0U)
 8005de6:	4b48      	ldr	r3, [pc, #288]	@ (8005f08 <HAL_RCC_ClockConfig+0x214>)
 8005de8:	681a      	ldr	r2, [r3, #0]
 8005dea:	2380      	movs	r3, #128	@ 0x80
 8005dec:	041b      	lsls	r3, r3, #16
 8005dee:	4013      	ands	r3, r2
 8005df0:	d113      	bne.n	8005e1a <HAL_RCC_ClockConfig+0x126>
      {
        return HAL_ERROR;
 8005df2:	2301      	movs	r3, #1
 8005df4:	e07f      	b.n	8005ef6 <HAL_RCC_ClockConfig+0x202>
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	2b03      	cmp	r3, #3
 8005dfc:	d106      	bne.n	8005e0c <HAL_RCC_ClockConfig+0x118>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8005dfe:	4b42      	ldr	r3, [pc, #264]	@ (8005f08 <HAL_RCC_ClockConfig+0x214>)
 8005e00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e02:	2202      	movs	r2, #2
 8005e04:	4013      	ands	r3, r2
 8005e06:	d108      	bne.n	8005e1a <HAL_RCC_ClockConfig+0x126>
      {
        return HAL_ERROR;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	e074      	b.n	8005ef6 <HAL_RCC_ClockConfig+0x202>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8005e0c:	4b3e      	ldr	r3, [pc, #248]	@ (8005f08 <HAL_RCC_ClockConfig+0x214>)
 8005e0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e10:	2202      	movs	r2, #2
 8005e12:	4013      	ands	r3, r2
 8005e14:	d101      	bne.n	8005e1a <HAL_RCC_ClockConfig+0x126>
      {
        return HAL_ERROR;
 8005e16:	2301      	movs	r3, #1
 8005e18:	e06d      	b.n	8005ef6 <HAL_RCC_ClockConfig+0x202>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005e1a:	4b3b      	ldr	r3, [pc, #236]	@ (8005f08 <HAL_RCC_ClockConfig+0x214>)
 8005e1c:	689b      	ldr	r3, [r3, #8]
 8005e1e:	2207      	movs	r2, #7
 8005e20:	4393      	bics	r3, r2
 8005e22:	0019      	movs	r1, r3
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	685a      	ldr	r2, [r3, #4]
 8005e28:	4b37      	ldr	r3, [pc, #220]	@ (8005f08 <HAL_RCC_ClockConfig+0x214>)
 8005e2a:	430a      	orrs	r2, r1
 8005e2c:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e2e:	f7fb ff6b 	bl	8001d08 <HAL_GetTick>
 8005e32:	0003      	movs	r3, r0
 8005e34:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e36:	e009      	b.n	8005e4c <HAL_RCC_ClockConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8005e38:	f7fb ff66 	bl	8001d08 <HAL_GetTick>
 8005e3c:	0002      	movs	r2, r0
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	1ad3      	subs	r3, r2, r3
 8005e42:	4a30      	ldr	r2, [pc, #192]	@ (8005f04 <HAL_RCC_ClockConfig+0x210>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d901      	bls.n	8005e4c <HAL_RCC_ClockConfig+0x158>
      {
        return HAL_TIMEOUT;
 8005e48:	2303      	movs	r3, #3
 8005e4a:	e054      	b.n	8005ef6 <HAL_RCC_ClockConfig+0x202>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e4c:	4b2e      	ldr	r3, [pc, #184]	@ (8005f08 <HAL_RCC_ClockConfig+0x214>)
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	2238      	movs	r2, #56	@ 0x38
 8005e52:	401a      	ands	r2, r3
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	00db      	lsls	r3, r3, #3
 8005e5a:	429a      	cmp	r2, r3
 8005e5c:	d1ec      	bne.n	8005e38 <HAL_RCC_ClockConfig+0x144>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e5e:	4b28      	ldr	r3, [pc, #160]	@ (8005f00 <HAL_RCC_ClockConfig+0x20c>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	2207      	movs	r2, #7
 8005e64:	4013      	ands	r3, r2
 8005e66:	683a      	ldr	r2, [r7, #0]
 8005e68:	429a      	cmp	r2, r3
 8005e6a:	d21e      	bcs.n	8005eaa <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e6c:	4b24      	ldr	r3, [pc, #144]	@ (8005f00 <HAL_RCC_ClockConfig+0x20c>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	2207      	movs	r2, #7
 8005e72:	4393      	bics	r3, r2
 8005e74:	0019      	movs	r1, r3
 8005e76:	4b22      	ldr	r3, [pc, #136]	@ (8005f00 <HAL_RCC_ClockConfig+0x20c>)
 8005e78:	683a      	ldr	r2, [r7, #0]
 8005e7a:	430a      	orrs	r2, r1
 8005e7c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005e7e:	f7fb ff43 	bl	8001d08 <HAL_GetTick>
 8005e82:	0003      	movs	r3, r0
 8005e84:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005e86:	e009      	b.n	8005e9c <HAL_RCC_ClockConfig+0x1a8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8005e88:	f7fb ff3e 	bl	8001d08 <HAL_GetTick>
 8005e8c:	0002      	movs	r2, r0
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	1ad3      	subs	r3, r2, r3
 8005e92:	4a1c      	ldr	r2, [pc, #112]	@ (8005f04 <HAL_RCC_ClockConfig+0x210>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d901      	bls.n	8005e9c <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_TIMEOUT;
 8005e98:	2303      	movs	r3, #3
 8005e9a:	e02c      	b.n	8005ef6 <HAL_RCC_ClockConfig+0x202>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005e9c:	4b18      	ldr	r3, [pc, #96]	@ (8005f00 <HAL_RCC_ClockConfig+0x20c>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	2207      	movs	r2, #7
 8005ea2:	4013      	ands	r3, r2
 8005ea4:	683a      	ldr	r2, [r7, #0]
 8005ea6:	429a      	cmp	r2, r3
 8005ea8:	d1ee      	bne.n	8005e88 <HAL_RCC_ClockConfig+0x194>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	2204      	movs	r2, #4
 8005eb0:	4013      	ands	r3, r2
 8005eb2:	d009      	beq.n	8005ec8 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005eb4:	4b14      	ldr	r3, [pc, #80]	@ (8005f08 <HAL_RCC_ClockConfig+0x214>)
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	4a16      	ldr	r2, [pc, #88]	@ (8005f14 <HAL_RCC_ClockConfig+0x220>)
 8005eba:	4013      	ands	r3, r2
 8005ebc:	0019      	movs	r1, r3
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	691a      	ldr	r2, [r3, #16]
 8005ec2:	4b11      	ldr	r3, [pc, #68]	@ (8005f08 <HAL_RCC_ClockConfig+0x214>)
 8005ec4:	430a      	orrs	r2, r1
 8005ec6:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8005ec8:	f000 f82c 	bl	8005f24 <HAL_RCC_GetSysClockFreq>
 8005ecc:	0001      	movs	r1, r0
 8005ece:	4b0e      	ldr	r3, [pc, #56]	@ (8005f08 <HAL_RCC_ClockConfig+0x214>)
 8005ed0:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005ed2:	0a1b      	lsrs	r3, r3, #8
 8005ed4:	220f      	movs	r2, #15
 8005ed6:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8005ed8:	4b0f      	ldr	r3, [pc, #60]	@ (8005f18 <HAL_RCC_ClockConfig+0x224>)
 8005eda:	0092      	lsls	r2, r2, #2
 8005edc:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005ede:	221f      	movs	r2, #31
 8005ee0:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8005ee2:	000a      	movs	r2, r1
 8005ee4:	40da      	lsrs	r2, r3
 8005ee6:	4b0d      	ldr	r3, [pc, #52]	@ (8005f1c <HAL_RCC_ClockConfig+0x228>)
 8005ee8:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005eea:	4b0d      	ldr	r3, [pc, #52]	@ (8005f20 <HAL_RCC_ClockConfig+0x22c>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	0018      	movs	r0, r3
 8005ef0:	f7fb feae 	bl	8001c50 <HAL_InitTick>
 8005ef4:	0003      	movs	r3, r0
}
 8005ef6:	0018      	movs	r0, r3
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	b004      	add	sp, #16
 8005efc:	bd80      	pop	{r7, pc}
 8005efe:	46c0      	nop			@ (mov r8, r8)
 8005f00:	40022000 	.word	0x40022000
 8005f04:	00001388 	.word	0x00001388
 8005f08:	40021000 	.word	0x40021000
 8005f0c:	ffff84ff 	.word	0xffff84ff
 8005f10:	fffff0ff 	.word	0xfffff0ff
 8005f14:	ffff8fff 	.word	0xffff8fff
 8005f18:	08008b7c 	.word	0x08008b7c
 8005f1c:	20000030 	.word	0x20000030
 8005f20:	20000034 	.word	0x20000034

08005f24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b084      	sub	sp, #16
 8005f28:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
 8005f2a:	4b27      	ldr	r3, [pc, #156]	@ (8005fc8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	089b      	lsrs	r3, r3, #2
 8005f30:	2207      	movs	r2, #7
 8005f32:	4013      	ands	r3, r2
 8005f34:	3301      	adds	r3, #1
 8005f36:	60bb      	str	r3, [r7, #8]
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005f38:	4b23      	ldr	r3, [pc, #140]	@ (8005fc8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005f3a:	689b      	ldr	r3, [r3, #8]
 8005f3c:	2238      	movs	r2, #56	@ 0x38
 8005f3e:	4013      	ands	r3, r2
 8005f40:	d10f      	bne.n	8005f62 <HAL_RCC_GetSysClockFreq+0x3e>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005f42:	4b21      	ldr	r3, [pc, #132]	@ (8005fc8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	0adb      	lsrs	r3, r3, #11
 8005f48:	2207      	movs	r2, #7
 8005f4a:	4013      	ands	r3, r2
 8005f4c:	2201      	movs	r2, #1
 8005f4e:	409a      	lsls	r2, r3
 8005f50:	0013      	movs	r3, r2
 8005f52:	607b      	str	r3, [r7, #4]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005f54:	6879      	ldr	r1, [r7, #4]
 8005f56:	481d      	ldr	r0, [pc, #116]	@ (8005fcc <HAL_RCC_GetSysClockFreq+0xa8>)
 8005f58:	f7fa f8ea 	bl	8000130 <__udivsi3>
 8005f5c:	0003      	movs	r3, r0
 8005f5e:	60fb      	str	r3, [r7, #12]
 8005f60:	e027      	b.n	8005fb2 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005f62:	4b19      	ldr	r3, [pc, #100]	@ (8005fc8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	2238      	movs	r2, #56	@ 0x38
 8005f68:	4013      	ands	r3, r2
 8005f6a:	2b08      	cmp	r3, #8
 8005f6c:	d102      	bne.n	8005f74 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005f6e:	4b18      	ldr	r3, [pc, #96]	@ (8005fd0 <HAL_RCC_GetSysClockFreq+0xac>)
 8005f70:	60fb      	str	r3, [r7, #12]
 8005f72:	e01e      	b.n	8005fb2 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8005f74:	4b14      	ldr	r3, [pc, #80]	@ (8005fc8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005f76:	689b      	ldr	r3, [r3, #8]
 8005f78:	2238      	movs	r2, #56	@ 0x38
 8005f7a:	4013      	ands	r3, r2
 8005f7c:	2b20      	cmp	r3, #32
 8005f7e:	d103      	bne.n	8005f88 <HAL_RCC_GetSysClockFreq+0x64>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005f80:	2380      	movs	r3, #128	@ 0x80
 8005f82:	021b      	lsls	r3, r3, #8
 8005f84:	60fb      	str	r3, [r7, #12]
 8005f86:	e014      	b.n	8005fb2 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8005f88:	4b0f      	ldr	r3, [pc, #60]	@ (8005fc8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005f8a:	689b      	ldr	r3, [r3, #8]
 8005f8c:	2238      	movs	r2, #56	@ 0x38
 8005f8e:	4013      	ands	r3, r2
 8005f90:	2b18      	cmp	r3, #24
 8005f92:	d103      	bne.n	8005f9c <HAL_RCC_GetSysClockFreq+0x78>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8005f94:	23fa      	movs	r3, #250	@ 0xfa
 8005f96:	01db      	lsls	r3, r3, #7
 8005f98:	60fb      	str	r3, [r7, #12]
 8005f9a:	e00a      	b.n	8005fb2 <HAL_RCC_GetSysClockFreq+0x8e>
  }
#if defined(RCC_HSI48_SUPPORT)
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI48)
 8005f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8005fc8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	2238      	movs	r2, #56	@ 0x38
 8005fa2:	4013      	ands	r3, r2
 8005fa4:	2b10      	cmp	r3, #16
 8005fa6:	d102      	bne.n	8005fae <HAL_RCC_GetSysClockFreq+0x8a>
  {
    /* HSI48 used as system clock source */
    sysclockfreq = HSI48_VALUE;
 8005fa8:	4b08      	ldr	r3, [pc, #32]	@ (8005fcc <HAL_RCC_GetSysClockFreq+0xa8>)
 8005faa:	60fb      	str	r3, [r7, #12]
 8005fac:	e001      	b.n	8005fb2 <HAL_RCC_GetSysClockFreq+0x8e>
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	60fb      	str	r3, [r7, #12]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
 8005fb2:	68b9      	ldr	r1, [r7, #8]
 8005fb4:	68f8      	ldr	r0, [r7, #12]
 8005fb6:	f7fa f8bb 	bl	8000130 <__udivsi3>
 8005fba:	0003      	movs	r3, r0
 8005fbc:	60fb      	str	r3, [r7, #12]
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
}
 8005fc0:	0018      	movs	r0, r3
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	b004      	add	sp, #16
 8005fc6:	bd80      	pop	{r7, pc}
 8005fc8:	40021000 	.word	0x40021000
 8005fcc:	02dc6c00 	.word	0x02dc6c00
 8005fd0:	007a1200 	.word	0x007a1200

08005fd4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	af00      	add	r7, sp, #0
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8005fd8:	f7ff ffa4 	bl	8005f24 <HAL_RCC_GetSysClockFreq>
 8005fdc:	0001      	movs	r1, r0
 8005fde:	4b09      	ldr	r3, [pc, #36]	@ (8006004 <HAL_RCC_GetHCLKFreq+0x30>)
 8005fe0:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005fe2:	0a1b      	lsrs	r3, r3, #8
 8005fe4:	220f      	movs	r2, #15
 8005fe6:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8005fe8:	4b07      	ldr	r3, [pc, #28]	@ (8006008 <HAL_RCC_GetHCLKFreq+0x34>)
 8005fea:	0092      	lsls	r2, r2, #2
 8005fec:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005fee:	221f      	movs	r2, #31
 8005ff0:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8005ff2:	000a      	movs	r2, r1
 8005ff4:	40da      	lsrs	r2, r3
 8005ff6:	4b05      	ldr	r3, [pc, #20]	@ (800600c <HAL_RCC_GetHCLKFreq+0x38>)
 8005ff8:	601a      	str	r2, [r3, #0]
  return SystemCoreClock;
 8005ffa:	4b04      	ldr	r3, [pc, #16]	@ (800600c <HAL_RCC_GetHCLKFreq+0x38>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
}
 8005ffe:	0018      	movs	r0, r3
 8006000:	46bd      	mov	sp, r7
 8006002:	bd80      	pop	{r7, pc}
 8006004:	40021000 	.word	0x40021000
 8006008:	08008b7c 	.word	0x08008b7c
 800600c:	20000030 	.word	0x20000030

08006010 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 8006014:	f7ff ffde 	bl	8005fd4 <HAL_RCC_GetHCLKFreq>
 8006018:	0001      	movs	r1, r0
 800601a:	4b07      	ldr	r3, [pc, #28]	@ (8006038 <HAL_RCC_GetPCLK1Freq+0x28>)
 800601c:	689b      	ldr	r3, [r3, #8]
 800601e:	0b1b      	lsrs	r3, r3, #12
 8006020:	2207      	movs	r2, #7
 8006022:	401a      	ands	r2, r3
 8006024:	4b05      	ldr	r3, [pc, #20]	@ (800603c <HAL_RCC_GetPCLK1Freq+0x2c>)
 8006026:	0092      	lsls	r2, r2, #2
 8006028:	58d3      	ldr	r3, [r2, r3]
 800602a:	221f      	movs	r2, #31
 800602c:	4013      	ands	r3, r2
 800602e:	40d9      	lsrs	r1, r3
 8006030:	000b      	movs	r3, r1
}
 8006032:	0018      	movs	r0, r3
 8006034:	46bd      	mov	sp, r7
 8006036:	bd80      	pop	{r7, pc}
 8006038:	40021000 	.word	0x40021000
 800603c:	08008bbc 	.word	0x08008bbc

08006040 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b086      	sub	sp, #24
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8006048:	2313      	movs	r3, #19
 800604a:	18fb      	adds	r3, r7, r3
 800604c:	2200      	movs	r2, #0
 800604e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006050:	2312      	movs	r3, #18
 8006052:	18fb      	adds	r3, r7, r3
 8006054:	2200      	movs	r2, #0
 8006056:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	2240      	movs	r2, #64	@ 0x40
 800605e:	4013      	ands	r3, r2
 8006060:	d100      	bne.n	8006064 <HAL_RCCEx_PeriphCLKConfig+0x24>
 8006062:	e079      	b.n	8006158 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006064:	2011      	movs	r0, #17
 8006066:	183b      	adds	r3, r7, r0
 8006068:	2200      	movs	r2, #0
 800606a:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800606c:	4b6a      	ldr	r3, [pc, #424]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800606e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006070:	2380      	movs	r3, #128	@ 0x80
 8006072:	055b      	lsls	r3, r3, #21
 8006074:	4013      	ands	r3, r2
 8006076:	d110      	bne.n	800609a <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006078:	4b67      	ldr	r3, [pc, #412]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800607a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800607c:	4b66      	ldr	r3, [pc, #408]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800607e:	2180      	movs	r1, #128	@ 0x80
 8006080:	0549      	lsls	r1, r1, #21
 8006082:	430a      	orrs	r2, r1
 8006084:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006086:	4b64      	ldr	r3, [pc, #400]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006088:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800608a:	2380      	movs	r3, #128	@ 0x80
 800608c:	055b      	lsls	r3, r3, #21
 800608e:	4013      	ands	r3, r2
 8006090:	60bb      	str	r3, [r7, #8]
 8006092:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006094:	183b      	adds	r3, r7, r0
 8006096:	2201      	movs	r2, #1
 8006098:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 800609a:	4b5f      	ldr	r3, [pc, #380]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800609c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800609e:	23c0      	movs	r3, #192	@ 0xc0
 80060a0:	009b      	lsls	r3, r3, #2
 80060a2:	4013      	ands	r3, r2
 80060a4:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d019      	beq.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	69db      	ldr	r3, [r3, #28]
 80060b0:	697a      	ldr	r2, [r7, #20]
 80060b2:	429a      	cmp	r2, r3
 80060b4:	d014      	beq.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 80060b6:	4b58      	ldr	r3, [pc, #352]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80060b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060ba:	4a58      	ldr	r2, [pc, #352]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80060bc:	4013      	ands	r3, r2
 80060be:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80060c0:	4b55      	ldr	r3, [pc, #340]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80060c2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80060c4:	4b54      	ldr	r3, [pc, #336]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80060c6:	2180      	movs	r1, #128	@ 0x80
 80060c8:	0249      	lsls	r1, r1, #9
 80060ca:	430a      	orrs	r2, r1
 80060cc:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 80060ce:	4b52      	ldr	r3, [pc, #328]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80060d0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80060d2:	4b51      	ldr	r3, [pc, #324]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80060d4:	4952      	ldr	r1, [pc, #328]	@ (8006220 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80060d6:	400a      	ands	r2, r1
 80060d8:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 80060da:	4b4f      	ldr	r3, [pc, #316]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80060dc:	697a      	ldr	r2, [r7, #20]
 80060de:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	2201      	movs	r2, #1
 80060e4:	4013      	ands	r3, r2
 80060e6:	d016      	beq.n	8006116 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060e8:	f7fb fe0e 	bl	8001d08 <HAL_GetTick>
 80060ec:	0003      	movs	r3, r0
 80060ee:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80060f0:	e00c      	b.n	800610c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060f2:	f7fb fe09 	bl	8001d08 <HAL_GetTick>
 80060f6:	0002      	movs	r2, r0
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	1ad3      	subs	r3, r2, r3
 80060fc:	4a49      	ldr	r2, [pc, #292]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d904      	bls.n	800610c <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 8006102:	2313      	movs	r3, #19
 8006104:	18fb      	adds	r3, r7, r3
 8006106:	2203      	movs	r2, #3
 8006108:	701a      	strb	r2, [r3, #0]
          break;
 800610a:	e004      	b.n	8006116 <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800610c:	4b42      	ldr	r3, [pc, #264]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800610e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006110:	2202      	movs	r2, #2
 8006112:	4013      	ands	r3, r2
 8006114:	d0ed      	beq.n	80060f2 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 8006116:	2313      	movs	r3, #19
 8006118:	18fb      	adds	r3, r7, r3
 800611a:	781b      	ldrb	r3, [r3, #0]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d10a      	bne.n	8006136 <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006120:	4b3d      	ldr	r3, [pc, #244]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006122:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006124:	4a3d      	ldr	r2, [pc, #244]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8006126:	4013      	ands	r3, r2
 8006128:	0019      	movs	r1, r3
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	69da      	ldr	r2, [r3, #28]
 800612e:	4b3a      	ldr	r3, [pc, #232]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006130:	430a      	orrs	r2, r1
 8006132:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006134:	e005      	b.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006136:	2312      	movs	r3, #18
 8006138:	18fb      	adds	r3, r7, r3
 800613a:	2213      	movs	r2, #19
 800613c:	18ba      	adds	r2, r7, r2
 800613e:	7812      	ldrb	r2, [r2, #0]
 8006140:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006142:	2311      	movs	r3, #17
 8006144:	18fb      	adds	r3, r7, r3
 8006146:	781b      	ldrb	r3, [r3, #0]
 8006148:	2b01      	cmp	r3, #1
 800614a:	d105      	bne.n	8006158 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800614c:	4b32      	ldr	r3, [pc, #200]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800614e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006150:	4b31      	ldr	r3, [pc, #196]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006152:	4935      	ldr	r1, [pc, #212]	@ (8006228 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8006154:	400a      	ands	r2, r1
 8006156:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	2201      	movs	r2, #1
 800615e:	4013      	ands	r3, r2
 8006160:	d009      	beq.n	8006176 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006162:	4b2d      	ldr	r3, [pc, #180]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006166:	2203      	movs	r2, #3
 8006168:	4393      	bics	r3, r2
 800616a:	0019      	movs	r1, r3
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	689a      	ldr	r2, [r3, #8]
 8006170:	4b29      	ldr	r3, [pc, #164]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006172:	430a      	orrs	r2, r1
 8006174:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	2202      	movs	r2, #2
 800617c:	4013      	ands	r3, r2
 800617e:	d009      	beq.n	8006194 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006180:	4b25      	ldr	r3, [pc, #148]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006182:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006184:	4a29      	ldr	r2, [pc, #164]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8006186:	4013      	ands	r3, r2
 8006188:	0019      	movs	r1, r3
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	68da      	ldr	r2, [r3, #12]
 800618e:	4b22      	ldr	r3, [pc, #136]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006190:	430a      	orrs	r2, r1
 8006192:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	2220      	movs	r2, #32
 800619a:	4013      	ands	r3, r2
 800619c:	d008      	beq.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800619e:	4b1e      	ldr	r3, [pc, #120]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80061a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061a2:	009b      	lsls	r3, r3, #2
 80061a4:	0899      	lsrs	r1, r3, #2
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	699a      	ldr	r2, [r3, #24]
 80061aa:	4b1b      	ldr	r3, [pc, #108]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80061ac:	430a      	orrs	r2, r1
 80061ae:	655a      	str	r2, [r3, #84]	@ 0x54

  }
#if defined (USB_DRD_FS)
  /*-------------------------- USB clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	2208      	movs	r2, #8
 80061b6:	4013      	ands	r3, r2
 80061b8:	d009      	beq.n	80061ce <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80061ba:	4b17      	ldr	r3, [pc, #92]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80061bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061be:	4a1c      	ldr	r2, [pc, #112]	@ (8006230 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80061c0:	4013      	ands	r3, r2
 80061c2:	0019      	movs	r1, r3
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	695a      	ldr	r2, [r3, #20]
 80061c8:	4b13      	ldr	r3, [pc, #76]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80061ca:	430a      	orrs	r2, r1
 80061cc:	659a      	str	r2, [r3, #88]	@ 0x58

  }
#endif /* USB_DRD_FS */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	2204      	movs	r2, #4
 80061d4:	4013      	ands	r3, r2
 80061d6:	d009      	beq.n	80061ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80061d8:	4b0f      	ldr	r3, [pc, #60]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80061da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061dc:	4a15      	ldr	r2, [pc, #84]	@ (8006234 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80061de:	4013      	ands	r3, r2
 80061e0:	0019      	movs	r1, r3
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	691a      	ldr	r2, [r3, #16]
 80061e6:	4b0c      	ldr	r3, [pc, #48]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80061e8:	430a      	orrs	r2, r1
 80061ea:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	2280      	movs	r2, #128	@ 0x80
 80061f2:	4013      	ands	r3, r2
 80061f4:	d009      	beq.n	800620a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 80061f6:	4b08      	ldr	r3, [pc, #32]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	22e0      	movs	r2, #224	@ 0xe0
 80061fc:	4393      	bics	r3, r2
 80061fe:	0019      	movs	r1, r3
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	685a      	ldr	r2, [r3, #4]
 8006204:	4b04      	ldr	r3, [pc, #16]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006206:	430a      	orrs	r2, r1
 8006208:	601a      	str	r2, [r3, #0]
  }
  return status;
 800620a:	2312      	movs	r3, #18
 800620c:	18fb      	adds	r3, r7, r3
 800620e:	781b      	ldrb	r3, [r3, #0]
}
 8006210:	0018      	movs	r0, r3
 8006212:	46bd      	mov	sp, r7
 8006214:	b006      	add	sp, #24
 8006216:	bd80      	pop	{r7, pc}
 8006218:	40021000 	.word	0x40021000
 800621c:	fffffcff 	.word	0xfffffcff
 8006220:	fffeffff 	.word	0xfffeffff
 8006224:	00001388 	.word	0x00001388
 8006228:	efffffff 	.word	0xefffffff
 800622c:	ffffcfff 	.word	0xffffcfff
 8006230:	ffffefff 	.word	0xffffefff
 8006234:	ffff3fff 	.word	0xffff3fff

08006238 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b082      	sub	sp, #8
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d101      	bne.n	800624a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	e04a      	b.n	80062e0 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	223d      	movs	r2, #61	@ 0x3d
 800624e:	5c9b      	ldrb	r3, [r3, r2]
 8006250:	b2db      	uxtb	r3, r3
 8006252:	2b00      	cmp	r3, #0
 8006254:	d107      	bne.n	8006266 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	223c      	movs	r2, #60	@ 0x3c
 800625a:	2100      	movs	r1, #0
 800625c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	0018      	movs	r0, r3
 8006262:	f7fb fbc5 	bl	80019f0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	223d      	movs	r2, #61	@ 0x3d
 800626a:	2102      	movs	r1, #2
 800626c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681a      	ldr	r2, [r3, #0]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	3304      	adds	r3, #4
 8006276:	0019      	movs	r1, r3
 8006278:	0010      	movs	r0, r2
 800627a:	f000 fa4d 	bl	8006718 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2248      	movs	r2, #72	@ 0x48
 8006282:	2101      	movs	r1, #1
 8006284:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	223e      	movs	r2, #62	@ 0x3e
 800628a:	2101      	movs	r1, #1
 800628c:	5499      	strb	r1, [r3, r2]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	223f      	movs	r2, #63	@ 0x3f
 8006292:	2101      	movs	r1, #1
 8006294:	5499      	strb	r1, [r3, r2]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2240      	movs	r2, #64	@ 0x40
 800629a:	2101      	movs	r1, #1
 800629c:	5499      	strb	r1, [r3, r2]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2241      	movs	r2, #65	@ 0x41
 80062a2:	2101      	movs	r1, #1
 80062a4:	5499      	strb	r1, [r3, r2]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2242      	movs	r2, #66	@ 0x42
 80062aa:	2101      	movs	r1, #1
 80062ac:	5499      	strb	r1, [r3, r2]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2243      	movs	r2, #67	@ 0x43
 80062b2:	2101      	movs	r1, #1
 80062b4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2244      	movs	r2, #68	@ 0x44
 80062ba:	2101      	movs	r1, #1
 80062bc:	5499      	strb	r1, [r3, r2]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2245      	movs	r2, #69	@ 0x45
 80062c2:	2101      	movs	r1, #1
 80062c4:	5499      	strb	r1, [r3, r2]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2246      	movs	r2, #70	@ 0x46
 80062ca:	2101      	movs	r1, #1
 80062cc:	5499      	strb	r1, [r3, r2]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2247      	movs	r2, #71	@ 0x47
 80062d2:	2101      	movs	r1, #1
 80062d4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	223d      	movs	r2, #61	@ 0x3d
 80062da:	2101      	movs	r1, #1
 80062dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80062de:	2300      	movs	r3, #0
}
 80062e0:	0018      	movs	r0, r3
 80062e2:	46bd      	mov	sp, r7
 80062e4:	b002      	add	sp, #8
 80062e6:	bd80      	pop	{r7, pc}

080062e8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b084      	sub	sp, #16
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
 80062f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d108      	bne.n	800630a <HAL_TIM_PWM_Start+0x22>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	223e      	movs	r2, #62	@ 0x3e
 80062fc:	5c9b      	ldrb	r3, [r3, r2]
 80062fe:	b2db      	uxtb	r3, r3
 8006300:	3b01      	subs	r3, #1
 8006302:	1e5a      	subs	r2, r3, #1
 8006304:	4193      	sbcs	r3, r2
 8006306:	b2db      	uxtb	r3, r3
 8006308:	e037      	b.n	800637a <HAL_TIM_PWM_Start+0x92>
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	2b04      	cmp	r3, #4
 800630e:	d108      	bne.n	8006322 <HAL_TIM_PWM_Start+0x3a>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	223f      	movs	r2, #63	@ 0x3f
 8006314:	5c9b      	ldrb	r3, [r3, r2]
 8006316:	b2db      	uxtb	r3, r3
 8006318:	3b01      	subs	r3, #1
 800631a:	1e5a      	subs	r2, r3, #1
 800631c:	4193      	sbcs	r3, r2
 800631e:	b2db      	uxtb	r3, r3
 8006320:	e02b      	b.n	800637a <HAL_TIM_PWM_Start+0x92>
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	2b08      	cmp	r3, #8
 8006326:	d108      	bne.n	800633a <HAL_TIM_PWM_Start+0x52>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2240      	movs	r2, #64	@ 0x40
 800632c:	5c9b      	ldrb	r3, [r3, r2]
 800632e:	b2db      	uxtb	r3, r3
 8006330:	3b01      	subs	r3, #1
 8006332:	1e5a      	subs	r2, r3, #1
 8006334:	4193      	sbcs	r3, r2
 8006336:	b2db      	uxtb	r3, r3
 8006338:	e01f      	b.n	800637a <HAL_TIM_PWM_Start+0x92>
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	2b0c      	cmp	r3, #12
 800633e:	d108      	bne.n	8006352 <HAL_TIM_PWM_Start+0x6a>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2241      	movs	r2, #65	@ 0x41
 8006344:	5c9b      	ldrb	r3, [r3, r2]
 8006346:	b2db      	uxtb	r3, r3
 8006348:	3b01      	subs	r3, #1
 800634a:	1e5a      	subs	r2, r3, #1
 800634c:	4193      	sbcs	r3, r2
 800634e:	b2db      	uxtb	r3, r3
 8006350:	e013      	b.n	800637a <HAL_TIM_PWM_Start+0x92>
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	2b10      	cmp	r3, #16
 8006356:	d108      	bne.n	800636a <HAL_TIM_PWM_Start+0x82>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2242      	movs	r2, #66	@ 0x42
 800635c:	5c9b      	ldrb	r3, [r3, r2]
 800635e:	b2db      	uxtb	r3, r3
 8006360:	3b01      	subs	r3, #1
 8006362:	1e5a      	subs	r2, r3, #1
 8006364:	4193      	sbcs	r3, r2
 8006366:	b2db      	uxtb	r3, r3
 8006368:	e007      	b.n	800637a <HAL_TIM_PWM_Start+0x92>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2243      	movs	r2, #67	@ 0x43
 800636e:	5c9b      	ldrb	r3, [r3, r2]
 8006370:	b2db      	uxtb	r3, r3
 8006372:	3b01      	subs	r3, #1
 8006374:	1e5a      	subs	r2, r3, #1
 8006376:	4193      	sbcs	r3, r2
 8006378:	b2db      	uxtb	r3, r3
 800637a:	2b00      	cmp	r3, #0
 800637c:	d001      	beq.n	8006382 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800637e:	2301      	movs	r3, #1
 8006380:	e081      	b.n	8006486 <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d104      	bne.n	8006392 <HAL_TIM_PWM_Start+0xaa>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	223e      	movs	r2, #62	@ 0x3e
 800638c:	2102      	movs	r1, #2
 800638e:	5499      	strb	r1, [r3, r2]
 8006390:	e023      	b.n	80063da <HAL_TIM_PWM_Start+0xf2>
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	2b04      	cmp	r3, #4
 8006396:	d104      	bne.n	80063a2 <HAL_TIM_PWM_Start+0xba>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	223f      	movs	r2, #63	@ 0x3f
 800639c:	2102      	movs	r1, #2
 800639e:	5499      	strb	r1, [r3, r2]
 80063a0:	e01b      	b.n	80063da <HAL_TIM_PWM_Start+0xf2>
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	2b08      	cmp	r3, #8
 80063a6:	d104      	bne.n	80063b2 <HAL_TIM_PWM_Start+0xca>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2240      	movs	r2, #64	@ 0x40
 80063ac:	2102      	movs	r1, #2
 80063ae:	5499      	strb	r1, [r3, r2]
 80063b0:	e013      	b.n	80063da <HAL_TIM_PWM_Start+0xf2>
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	2b0c      	cmp	r3, #12
 80063b6:	d104      	bne.n	80063c2 <HAL_TIM_PWM_Start+0xda>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2241      	movs	r2, #65	@ 0x41
 80063bc:	2102      	movs	r1, #2
 80063be:	5499      	strb	r1, [r3, r2]
 80063c0:	e00b      	b.n	80063da <HAL_TIM_PWM_Start+0xf2>
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	2b10      	cmp	r3, #16
 80063c6:	d104      	bne.n	80063d2 <HAL_TIM_PWM_Start+0xea>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2242      	movs	r2, #66	@ 0x42
 80063cc:	2102      	movs	r1, #2
 80063ce:	5499      	strb	r1, [r3, r2]
 80063d0:	e003      	b.n	80063da <HAL_TIM_PWM_Start+0xf2>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2243      	movs	r2, #67	@ 0x43
 80063d6:	2102      	movs	r1, #2
 80063d8:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	6839      	ldr	r1, [r7, #0]
 80063e0:	2201      	movs	r2, #1
 80063e2:	0018      	movs	r0, r3
 80063e4:	f000 fcb8 	bl	8006d58 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a28      	ldr	r2, [pc, #160]	@ (8006490 <HAL_TIM_PWM_Start+0x1a8>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d009      	beq.n	8006406 <HAL_TIM_PWM_Start+0x11e>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a27      	ldr	r2, [pc, #156]	@ (8006494 <HAL_TIM_PWM_Start+0x1ac>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d004      	beq.n	8006406 <HAL_TIM_PWM_Start+0x11e>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a25      	ldr	r2, [pc, #148]	@ (8006498 <HAL_TIM_PWM_Start+0x1b0>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d101      	bne.n	800640a <HAL_TIM_PWM_Start+0x122>
 8006406:	2301      	movs	r3, #1
 8006408:	e000      	b.n	800640c <HAL_TIM_PWM_Start+0x124>
 800640a:	2300      	movs	r3, #0
 800640c:	2b00      	cmp	r3, #0
 800640e:	d008      	beq.n	8006422 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	2180      	movs	r1, #128	@ 0x80
 800641c:	0209      	lsls	r1, r1, #8
 800641e:	430a      	orrs	r2, r1
 8006420:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a1a      	ldr	r2, [pc, #104]	@ (8006490 <HAL_TIM_PWM_Start+0x1a8>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d00a      	beq.n	8006442 <HAL_TIM_PWM_Start+0x15a>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681a      	ldr	r2, [r3, #0]
 8006430:	2380      	movs	r3, #128	@ 0x80
 8006432:	05db      	lsls	r3, r3, #23
 8006434:	429a      	cmp	r2, r3
 8006436:	d004      	beq.n	8006442 <HAL_TIM_PWM_Start+0x15a>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4a17      	ldr	r2, [pc, #92]	@ (800649c <HAL_TIM_PWM_Start+0x1b4>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d116      	bne.n	8006470 <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	4a15      	ldr	r2, [pc, #84]	@ (80064a0 <HAL_TIM_PWM_Start+0x1b8>)
 800644a:	4013      	ands	r3, r2
 800644c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2b06      	cmp	r3, #6
 8006452:	d016      	beq.n	8006482 <HAL_TIM_PWM_Start+0x19a>
 8006454:	68fa      	ldr	r2, [r7, #12]
 8006456:	2380      	movs	r3, #128	@ 0x80
 8006458:	025b      	lsls	r3, r3, #9
 800645a:	429a      	cmp	r2, r3
 800645c:	d011      	beq.n	8006482 <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	681a      	ldr	r2, [r3, #0]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	2101      	movs	r1, #1
 800646a:	430a      	orrs	r2, r1
 800646c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800646e:	e008      	b.n	8006482 <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	681a      	ldr	r2, [r3, #0]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	2101      	movs	r1, #1
 800647c:	430a      	orrs	r2, r1
 800647e:	601a      	str	r2, [r3, #0]
 8006480:	e000      	b.n	8006484 <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006482:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8006484:	2300      	movs	r3, #0
}
 8006486:	0018      	movs	r0, r3
 8006488:	46bd      	mov	sp, r7
 800648a:	b004      	add	sp, #16
 800648c:	bd80      	pop	{r7, pc}
 800648e:	46c0      	nop			@ (mov r8, r8)
 8006490:	40012c00 	.word	0x40012c00
 8006494:	40014400 	.word	0x40014400
 8006498:	40014800 	.word	0x40014800
 800649c:	40000400 	.word	0x40000400
 80064a0:	00010007 	.word	0x00010007

080064a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b086      	sub	sp, #24
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	60f8      	str	r0, [r7, #12]
 80064ac:	60b9      	str	r1, [r7, #8]
 80064ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064b0:	2317      	movs	r3, #23
 80064b2:	18fb      	adds	r3, r7, r3
 80064b4:	2200      	movs	r2, #0
 80064b6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	223c      	movs	r2, #60	@ 0x3c
 80064bc:	5c9b      	ldrb	r3, [r3, r2]
 80064be:	2b01      	cmp	r3, #1
 80064c0:	d101      	bne.n	80064c6 <HAL_TIM_PWM_ConfigChannel+0x22>
 80064c2:	2302      	movs	r3, #2
 80064c4:	e0e5      	b.n	8006692 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	223c      	movs	r2, #60	@ 0x3c
 80064ca:	2101      	movs	r1, #1
 80064cc:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2b14      	cmp	r3, #20
 80064d2:	d900      	bls.n	80064d6 <HAL_TIM_PWM_ConfigChannel+0x32>
 80064d4:	e0d1      	b.n	800667a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	009a      	lsls	r2, r3, #2
 80064da:	4b70      	ldr	r3, [pc, #448]	@ (800669c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80064dc:	18d3      	adds	r3, r2, r3
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	68ba      	ldr	r2, [r7, #8]
 80064e8:	0011      	movs	r1, r2
 80064ea:	0018      	movs	r0, r3
 80064ec:	f000 f998 	bl	8006820 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	699a      	ldr	r2, [r3, #24]
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	2108      	movs	r1, #8
 80064fc:	430a      	orrs	r2, r1
 80064fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	699a      	ldr	r2, [r3, #24]
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	2104      	movs	r1, #4
 800650c:	438a      	bics	r2, r1
 800650e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	6999      	ldr	r1, [r3, #24]
 8006516:	68bb      	ldr	r3, [r7, #8]
 8006518:	691a      	ldr	r2, [r3, #16]
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	430a      	orrs	r2, r1
 8006520:	619a      	str	r2, [r3, #24]
      break;
 8006522:	e0af      	b.n	8006684 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	68ba      	ldr	r2, [r7, #8]
 800652a:	0011      	movs	r1, r2
 800652c:	0018      	movs	r0, r3
 800652e:	f000 f9f7 	bl	8006920 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	699a      	ldr	r2, [r3, #24]
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	2180      	movs	r1, #128	@ 0x80
 800653e:	0109      	lsls	r1, r1, #4
 8006540:	430a      	orrs	r2, r1
 8006542:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	699a      	ldr	r2, [r3, #24]
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4954      	ldr	r1, [pc, #336]	@ (80066a0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8006550:	400a      	ands	r2, r1
 8006552:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	6999      	ldr	r1, [r3, #24]
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	691b      	ldr	r3, [r3, #16]
 800655e:	021a      	lsls	r2, r3, #8
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	430a      	orrs	r2, r1
 8006566:	619a      	str	r2, [r3, #24]
      break;
 8006568:	e08c      	b.n	8006684 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	68ba      	ldr	r2, [r7, #8]
 8006570:	0011      	movs	r1, r2
 8006572:	0018      	movs	r0, r3
 8006574:	f000 fa52 	bl	8006a1c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	69da      	ldr	r2, [r3, #28]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	2108      	movs	r1, #8
 8006584:	430a      	orrs	r2, r1
 8006586:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	69da      	ldr	r2, [r3, #28]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	2104      	movs	r1, #4
 8006594:	438a      	bics	r2, r1
 8006596:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	69d9      	ldr	r1, [r3, #28]
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	691a      	ldr	r2, [r3, #16]
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	430a      	orrs	r2, r1
 80065a8:	61da      	str	r2, [r3, #28]
      break;
 80065aa:	e06b      	b.n	8006684 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	68ba      	ldr	r2, [r7, #8]
 80065b2:	0011      	movs	r1, r2
 80065b4:	0018      	movs	r0, r3
 80065b6:	f000 fab3 	bl	8006b20 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	69da      	ldr	r2, [r3, #28]
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	2180      	movs	r1, #128	@ 0x80
 80065c6:	0109      	lsls	r1, r1, #4
 80065c8:	430a      	orrs	r2, r1
 80065ca:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	69da      	ldr	r2, [r3, #28]
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4932      	ldr	r1, [pc, #200]	@ (80066a0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80065d8:	400a      	ands	r2, r1
 80065da:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	69d9      	ldr	r1, [r3, #28]
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	691b      	ldr	r3, [r3, #16]
 80065e6:	021a      	lsls	r2, r3, #8
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	430a      	orrs	r2, r1
 80065ee:	61da      	str	r2, [r3, #28]
      break;
 80065f0:	e048      	b.n	8006684 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	68ba      	ldr	r2, [r7, #8]
 80065f8:	0011      	movs	r1, r2
 80065fa:	0018      	movs	r0, r3
 80065fc:	f000 faf4 	bl	8006be8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	2108      	movs	r1, #8
 800660c:	430a      	orrs	r2, r1
 800660e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	2104      	movs	r1, #4
 800661c:	438a      	bics	r2, r1
 800661e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	691a      	ldr	r2, [r3, #16]
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	430a      	orrs	r2, r1
 8006630:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006632:	e027      	b.n	8006684 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	68ba      	ldr	r2, [r7, #8]
 800663a:	0011      	movs	r1, r2
 800663c:	0018      	movs	r0, r3
 800663e:	f000 fb2d 	bl	8006c9c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	2180      	movs	r1, #128	@ 0x80
 800664e:	0109      	lsls	r1, r1, #4
 8006650:	430a      	orrs	r2, r1
 8006652:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4910      	ldr	r1, [pc, #64]	@ (80066a0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8006660:	400a      	ands	r2, r1
 8006662:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	691b      	ldr	r3, [r3, #16]
 800666e:	021a      	lsls	r2, r3, #8
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	430a      	orrs	r2, r1
 8006676:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006678:	e004      	b.n	8006684 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800667a:	2317      	movs	r3, #23
 800667c:	18fb      	adds	r3, r7, r3
 800667e:	2201      	movs	r2, #1
 8006680:	701a      	strb	r2, [r3, #0]
      break;
 8006682:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	223c      	movs	r2, #60	@ 0x3c
 8006688:	2100      	movs	r1, #0
 800668a:	5499      	strb	r1, [r3, r2]

  return status;
 800668c:	2317      	movs	r3, #23
 800668e:	18fb      	adds	r3, r7, r3
 8006690:	781b      	ldrb	r3, [r3, #0]
}
 8006692:	0018      	movs	r0, r3
 8006694:	46bd      	mov	sp, r7
 8006696:	b006      	add	sp, #24
 8006698:	bd80      	pop	{r7, pc}
 800669a:	46c0      	nop			@ (mov r8, r8)
 800669c:	08008bdc 	.word	0x08008bdc
 80066a0:	fffffbff 	.word	0xfffffbff

080066a4 <HAL_TIM_GetChannelState>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5
  *            @arg TIM_CHANNEL_6: TIM Channel 6
  * @retval TIM Channel state
  */
HAL_TIM_ChannelStateTypeDef HAL_TIM_GetChannelState(const TIM_HandleTypeDef *htim,  uint32_t Channel)
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b084      	sub	sp, #16
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
 80066ac:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_state;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d104      	bne.n	80066be <HAL_TIM_GetChannelState+0x1a>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	223e      	movs	r2, #62	@ 0x3e
 80066b8:	5c9b      	ldrb	r3, [r3, r2]
 80066ba:	b2db      	uxtb	r3, r3
 80066bc:	e023      	b.n	8006706 <HAL_TIM_GetChannelState+0x62>
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	2b04      	cmp	r3, #4
 80066c2:	d104      	bne.n	80066ce <HAL_TIM_GetChannelState+0x2a>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	223f      	movs	r2, #63	@ 0x3f
 80066c8:	5c9b      	ldrb	r3, [r3, r2]
 80066ca:	b2db      	uxtb	r3, r3
 80066cc:	e01b      	b.n	8006706 <HAL_TIM_GetChannelState+0x62>
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	2b08      	cmp	r3, #8
 80066d2:	d104      	bne.n	80066de <HAL_TIM_GetChannelState+0x3a>
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2240      	movs	r2, #64	@ 0x40
 80066d8:	5c9b      	ldrb	r3, [r3, r2]
 80066da:	b2db      	uxtb	r3, r3
 80066dc:	e013      	b.n	8006706 <HAL_TIM_GetChannelState+0x62>
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	2b0c      	cmp	r3, #12
 80066e2:	d104      	bne.n	80066ee <HAL_TIM_GetChannelState+0x4a>
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2241      	movs	r2, #65	@ 0x41
 80066e8:	5c9b      	ldrb	r3, [r3, r2]
 80066ea:	b2db      	uxtb	r3, r3
 80066ec:	e00b      	b.n	8006706 <HAL_TIM_GetChannelState+0x62>
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	2b10      	cmp	r3, #16
 80066f2:	d104      	bne.n	80066fe <HAL_TIM_GetChannelState+0x5a>
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2242      	movs	r2, #66	@ 0x42
 80066f8:	5c9b      	ldrb	r3, [r3, r2]
 80066fa:	b2db      	uxtb	r3, r3
 80066fc:	e003      	b.n	8006706 <HAL_TIM_GetChannelState+0x62>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2243      	movs	r2, #67	@ 0x43
 8006702:	5c9b      	ldrb	r3, [r3, r2]
 8006704:	b2db      	uxtb	r3, r3
 8006706:	210f      	movs	r1, #15
 8006708:	187a      	adds	r2, r7, r1
 800670a:	7013      	strb	r3, [r2, #0]

  return channel_state;
 800670c:	187b      	adds	r3, r7, r1
 800670e:	781b      	ldrb	r3, [r3, #0]
}
 8006710:	0018      	movs	r0, r3
 8006712:	46bd      	mov	sp, r7
 8006714:	b004      	add	sp, #16
 8006716:	bd80      	pop	{r7, pc}

08006718 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b084      	sub	sp, #16
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
 8006720:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	4a37      	ldr	r2, [pc, #220]	@ (8006808 <TIM_Base_SetConfig+0xf0>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d008      	beq.n	8006742 <TIM_Base_SetConfig+0x2a>
 8006730:	687a      	ldr	r2, [r7, #4]
 8006732:	2380      	movs	r3, #128	@ 0x80
 8006734:	05db      	lsls	r3, r3, #23
 8006736:	429a      	cmp	r2, r3
 8006738:	d003      	beq.n	8006742 <TIM_Base_SetConfig+0x2a>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	4a33      	ldr	r2, [pc, #204]	@ (800680c <TIM_Base_SetConfig+0xf4>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d108      	bne.n	8006754 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	2270      	movs	r2, #112	@ 0x70
 8006746:	4393      	bics	r3, r2
 8006748:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	68fa      	ldr	r2, [r7, #12]
 8006750:	4313      	orrs	r3, r2
 8006752:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	4a2c      	ldr	r2, [pc, #176]	@ (8006808 <TIM_Base_SetConfig+0xf0>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d014      	beq.n	8006786 <TIM_Base_SetConfig+0x6e>
 800675c:	687a      	ldr	r2, [r7, #4]
 800675e:	2380      	movs	r3, #128	@ 0x80
 8006760:	05db      	lsls	r3, r3, #23
 8006762:	429a      	cmp	r2, r3
 8006764:	d00f      	beq.n	8006786 <TIM_Base_SetConfig+0x6e>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	4a28      	ldr	r2, [pc, #160]	@ (800680c <TIM_Base_SetConfig+0xf4>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d00b      	beq.n	8006786 <TIM_Base_SetConfig+0x6e>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	4a27      	ldr	r2, [pc, #156]	@ (8006810 <TIM_Base_SetConfig+0xf8>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d007      	beq.n	8006786 <TIM_Base_SetConfig+0x6e>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	4a26      	ldr	r2, [pc, #152]	@ (8006814 <TIM_Base_SetConfig+0xfc>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d003      	beq.n	8006786 <TIM_Base_SetConfig+0x6e>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	4a25      	ldr	r2, [pc, #148]	@ (8006818 <TIM_Base_SetConfig+0x100>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d108      	bne.n	8006798 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	4a24      	ldr	r2, [pc, #144]	@ (800681c <TIM_Base_SetConfig+0x104>)
 800678a:	4013      	ands	r3, r2
 800678c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	68db      	ldr	r3, [r3, #12]
 8006792:	68fa      	ldr	r2, [r7, #12]
 8006794:	4313      	orrs	r3, r2
 8006796:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	2280      	movs	r2, #128	@ 0x80
 800679c:	4393      	bics	r3, r2
 800679e:	001a      	movs	r2, r3
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	695b      	ldr	r3, [r3, #20]
 80067a4:	4313      	orrs	r3, r2
 80067a6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	68fa      	ldr	r2, [r7, #12]
 80067ac:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	689a      	ldr	r2, [r3, #8]
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	681a      	ldr	r2, [r3, #0]
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	4a11      	ldr	r2, [pc, #68]	@ (8006808 <TIM_Base_SetConfig+0xf0>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d007      	beq.n	80067d6 <TIM_Base_SetConfig+0xbe>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	4a12      	ldr	r2, [pc, #72]	@ (8006814 <TIM_Base_SetConfig+0xfc>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d003      	beq.n	80067d6 <TIM_Base_SetConfig+0xbe>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	4a11      	ldr	r2, [pc, #68]	@ (8006818 <TIM_Base_SetConfig+0x100>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d103      	bne.n	80067de <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	691a      	ldr	r2, [r3, #16]
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2201      	movs	r2, #1
 80067e2:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	691b      	ldr	r3, [r3, #16]
 80067e8:	2201      	movs	r2, #1
 80067ea:	4013      	ands	r3, r2
 80067ec:	2b01      	cmp	r3, #1
 80067ee:	d106      	bne.n	80067fe <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	691b      	ldr	r3, [r3, #16]
 80067f4:	2201      	movs	r2, #1
 80067f6:	4393      	bics	r3, r2
 80067f8:	001a      	movs	r2, r3
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	611a      	str	r2, [r3, #16]
  }
}
 80067fe:	46c0      	nop			@ (mov r8, r8)
 8006800:	46bd      	mov	sp, r7
 8006802:	b004      	add	sp, #16
 8006804:	bd80      	pop	{r7, pc}
 8006806:	46c0      	nop			@ (mov r8, r8)
 8006808:	40012c00 	.word	0x40012c00
 800680c:	40000400 	.word	0x40000400
 8006810:	40002000 	.word	0x40002000
 8006814:	40014400 	.word	0x40014400
 8006818:	40014800 	.word	0x40014800
 800681c:	fffffcff 	.word	0xfffffcff

08006820 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b086      	sub	sp, #24
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
 8006828:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6a1b      	ldr	r3, [r3, #32]
 800682e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6a1b      	ldr	r3, [r3, #32]
 8006834:	2201      	movs	r2, #1
 8006836:	4393      	bics	r3, r2
 8006838:	001a      	movs	r2, r3
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	685b      	ldr	r3, [r3, #4]
 8006842:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	699b      	ldr	r3, [r3, #24]
 8006848:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	4a2e      	ldr	r2, [pc, #184]	@ (8006908 <TIM_OC1_SetConfig+0xe8>)
 800684e:	4013      	ands	r3, r2
 8006850:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2203      	movs	r2, #3
 8006856:	4393      	bics	r3, r2
 8006858:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	68fa      	ldr	r2, [r7, #12]
 8006860:	4313      	orrs	r3, r2
 8006862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006864:	697b      	ldr	r3, [r7, #20]
 8006866:	2202      	movs	r2, #2
 8006868:	4393      	bics	r3, r2
 800686a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	689b      	ldr	r3, [r3, #8]
 8006870:	697a      	ldr	r2, [r7, #20]
 8006872:	4313      	orrs	r3, r2
 8006874:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	4a24      	ldr	r2, [pc, #144]	@ (800690c <TIM_OC1_SetConfig+0xec>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d007      	beq.n	800688e <TIM_OC1_SetConfig+0x6e>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	4a23      	ldr	r2, [pc, #140]	@ (8006910 <TIM_OC1_SetConfig+0xf0>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d003      	beq.n	800688e <TIM_OC1_SetConfig+0x6e>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	4a22      	ldr	r2, [pc, #136]	@ (8006914 <TIM_OC1_SetConfig+0xf4>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d10c      	bne.n	80068a8 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800688e:	697b      	ldr	r3, [r7, #20]
 8006890:	2208      	movs	r2, #8
 8006892:	4393      	bics	r3, r2
 8006894:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	68db      	ldr	r3, [r3, #12]
 800689a:	697a      	ldr	r2, [r7, #20]
 800689c:	4313      	orrs	r3, r2
 800689e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	2204      	movs	r2, #4
 80068a4:	4393      	bics	r3, r2
 80068a6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	4a18      	ldr	r2, [pc, #96]	@ (800690c <TIM_OC1_SetConfig+0xec>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d007      	beq.n	80068c0 <TIM_OC1_SetConfig+0xa0>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	4a17      	ldr	r2, [pc, #92]	@ (8006910 <TIM_OC1_SetConfig+0xf0>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d003      	beq.n	80068c0 <TIM_OC1_SetConfig+0xa0>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	4a16      	ldr	r2, [pc, #88]	@ (8006914 <TIM_OC1_SetConfig+0xf4>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d111      	bne.n	80068e4 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	4a15      	ldr	r2, [pc, #84]	@ (8006918 <TIM_OC1_SetConfig+0xf8>)
 80068c4:	4013      	ands	r3, r2
 80068c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	4a14      	ldr	r2, [pc, #80]	@ (800691c <TIM_OC1_SetConfig+0xfc>)
 80068cc:	4013      	ands	r3, r2
 80068ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	695b      	ldr	r3, [r3, #20]
 80068d4:	693a      	ldr	r2, [r7, #16]
 80068d6:	4313      	orrs	r3, r2
 80068d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	699b      	ldr	r3, [r3, #24]
 80068de:	693a      	ldr	r2, [r7, #16]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	693a      	ldr	r2, [r7, #16]
 80068e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	68fa      	ldr	r2, [r7, #12]
 80068ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	685a      	ldr	r2, [r3, #4]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	697a      	ldr	r2, [r7, #20]
 80068fc:	621a      	str	r2, [r3, #32]
}
 80068fe:	46c0      	nop			@ (mov r8, r8)
 8006900:	46bd      	mov	sp, r7
 8006902:	b006      	add	sp, #24
 8006904:	bd80      	pop	{r7, pc}
 8006906:	46c0      	nop			@ (mov r8, r8)
 8006908:	fffeff8f 	.word	0xfffeff8f
 800690c:	40012c00 	.word	0x40012c00
 8006910:	40014400 	.word	0x40014400
 8006914:	40014800 	.word	0x40014800
 8006918:	fffffeff 	.word	0xfffffeff
 800691c:	fffffdff 	.word	0xfffffdff

08006920 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b086      	sub	sp, #24
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
 8006928:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6a1b      	ldr	r3, [r3, #32]
 800692e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6a1b      	ldr	r3, [r3, #32]
 8006934:	2210      	movs	r2, #16
 8006936:	4393      	bics	r3, r2
 8006938:	001a      	movs	r2, r3
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	685b      	ldr	r3, [r3, #4]
 8006942:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	699b      	ldr	r3, [r3, #24]
 8006948:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	4a2c      	ldr	r2, [pc, #176]	@ (8006a00 <TIM_OC2_SetConfig+0xe0>)
 800694e:	4013      	ands	r3, r2
 8006950:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	4a2b      	ldr	r2, [pc, #172]	@ (8006a04 <TIM_OC2_SetConfig+0xe4>)
 8006956:	4013      	ands	r3, r2
 8006958:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	021b      	lsls	r3, r3, #8
 8006960:	68fa      	ldr	r2, [r7, #12]
 8006962:	4313      	orrs	r3, r2
 8006964:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	2220      	movs	r2, #32
 800696a:	4393      	bics	r3, r2
 800696c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	011b      	lsls	r3, r3, #4
 8006974:	697a      	ldr	r2, [r7, #20]
 8006976:	4313      	orrs	r3, r2
 8006978:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	4a22      	ldr	r2, [pc, #136]	@ (8006a08 <TIM_OC2_SetConfig+0xe8>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d10d      	bne.n	800699e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	2280      	movs	r2, #128	@ 0x80
 8006986:	4393      	bics	r3, r2
 8006988:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	68db      	ldr	r3, [r3, #12]
 800698e:	011b      	lsls	r3, r3, #4
 8006990:	697a      	ldr	r2, [r7, #20]
 8006992:	4313      	orrs	r3, r2
 8006994:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006996:	697b      	ldr	r3, [r7, #20]
 8006998:	2240      	movs	r2, #64	@ 0x40
 800699a:	4393      	bics	r3, r2
 800699c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	4a19      	ldr	r2, [pc, #100]	@ (8006a08 <TIM_OC2_SetConfig+0xe8>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d007      	beq.n	80069b6 <TIM_OC2_SetConfig+0x96>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	4a18      	ldr	r2, [pc, #96]	@ (8006a0c <TIM_OC2_SetConfig+0xec>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d003      	beq.n	80069b6 <TIM_OC2_SetConfig+0x96>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	4a17      	ldr	r2, [pc, #92]	@ (8006a10 <TIM_OC2_SetConfig+0xf0>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d113      	bne.n	80069de <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	4a16      	ldr	r2, [pc, #88]	@ (8006a14 <TIM_OC2_SetConfig+0xf4>)
 80069ba:	4013      	ands	r3, r2
 80069bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	4a15      	ldr	r2, [pc, #84]	@ (8006a18 <TIM_OC2_SetConfig+0xf8>)
 80069c2:	4013      	ands	r3, r2
 80069c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	695b      	ldr	r3, [r3, #20]
 80069ca:	009b      	lsls	r3, r3, #2
 80069cc:	693a      	ldr	r2, [r7, #16]
 80069ce:	4313      	orrs	r3, r2
 80069d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	699b      	ldr	r3, [r3, #24]
 80069d6:	009b      	lsls	r3, r3, #2
 80069d8:	693a      	ldr	r2, [r7, #16]
 80069da:	4313      	orrs	r3, r2
 80069dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	693a      	ldr	r2, [r7, #16]
 80069e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	68fa      	ldr	r2, [r7, #12]
 80069e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	685a      	ldr	r2, [r3, #4]
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	697a      	ldr	r2, [r7, #20]
 80069f6:	621a      	str	r2, [r3, #32]
}
 80069f8:	46c0      	nop			@ (mov r8, r8)
 80069fa:	46bd      	mov	sp, r7
 80069fc:	b006      	add	sp, #24
 80069fe:	bd80      	pop	{r7, pc}
 8006a00:	feff8fff 	.word	0xfeff8fff
 8006a04:	fffffcff 	.word	0xfffffcff
 8006a08:	40012c00 	.word	0x40012c00
 8006a0c:	40014400 	.word	0x40014400
 8006a10:	40014800 	.word	0x40014800
 8006a14:	fffffbff 	.word	0xfffffbff
 8006a18:	fffff7ff 	.word	0xfffff7ff

08006a1c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b086      	sub	sp, #24
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
 8006a24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6a1b      	ldr	r3, [r3, #32]
 8006a2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6a1b      	ldr	r3, [r3, #32]
 8006a30:	4a31      	ldr	r2, [pc, #196]	@ (8006af8 <TIM_OC3_SetConfig+0xdc>)
 8006a32:	401a      	ands	r2, r3
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	685b      	ldr	r3, [r3, #4]
 8006a3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	69db      	ldr	r3, [r3, #28]
 8006a42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	4a2d      	ldr	r2, [pc, #180]	@ (8006afc <TIM_OC3_SetConfig+0xe0>)
 8006a48:	4013      	ands	r3, r2
 8006a4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	2203      	movs	r2, #3
 8006a50:	4393      	bics	r3, r2
 8006a52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	68fa      	ldr	r2, [r7, #12]
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	4a27      	ldr	r2, [pc, #156]	@ (8006b00 <TIM_OC3_SetConfig+0xe4>)
 8006a62:	4013      	ands	r3, r2
 8006a64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	689b      	ldr	r3, [r3, #8]
 8006a6a:	021b      	lsls	r3, r3, #8
 8006a6c:	697a      	ldr	r2, [r7, #20]
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	4a23      	ldr	r2, [pc, #140]	@ (8006b04 <TIM_OC3_SetConfig+0xe8>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d10d      	bne.n	8006a96 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006a7a:	697b      	ldr	r3, [r7, #20]
 8006a7c:	4a22      	ldr	r2, [pc, #136]	@ (8006b08 <TIM_OC3_SetConfig+0xec>)
 8006a7e:	4013      	ands	r3, r2
 8006a80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	68db      	ldr	r3, [r3, #12]
 8006a86:	021b      	lsls	r3, r3, #8
 8006a88:	697a      	ldr	r2, [r7, #20]
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	4a1e      	ldr	r2, [pc, #120]	@ (8006b0c <TIM_OC3_SetConfig+0xf0>)
 8006a92:	4013      	ands	r3, r2
 8006a94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	4a1a      	ldr	r2, [pc, #104]	@ (8006b04 <TIM_OC3_SetConfig+0xe8>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d007      	beq.n	8006aae <TIM_OC3_SetConfig+0x92>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	4a1b      	ldr	r2, [pc, #108]	@ (8006b10 <TIM_OC3_SetConfig+0xf4>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d003      	beq.n	8006aae <TIM_OC3_SetConfig+0x92>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	4a1a      	ldr	r2, [pc, #104]	@ (8006b14 <TIM_OC3_SetConfig+0xf8>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d113      	bne.n	8006ad6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006aae:	693b      	ldr	r3, [r7, #16]
 8006ab0:	4a19      	ldr	r2, [pc, #100]	@ (8006b18 <TIM_OC3_SetConfig+0xfc>)
 8006ab2:	4013      	ands	r3, r2
 8006ab4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006ab6:	693b      	ldr	r3, [r7, #16]
 8006ab8:	4a18      	ldr	r2, [pc, #96]	@ (8006b1c <TIM_OC3_SetConfig+0x100>)
 8006aba:	4013      	ands	r3, r2
 8006abc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	695b      	ldr	r3, [r3, #20]
 8006ac2:	011b      	lsls	r3, r3, #4
 8006ac4:	693a      	ldr	r2, [r7, #16]
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	699b      	ldr	r3, [r3, #24]
 8006ace:	011b      	lsls	r3, r3, #4
 8006ad0:	693a      	ldr	r2, [r7, #16]
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	693a      	ldr	r2, [r7, #16]
 8006ada:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	68fa      	ldr	r2, [r7, #12]
 8006ae0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	685a      	ldr	r2, [r3, #4]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	697a      	ldr	r2, [r7, #20]
 8006aee:	621a      	str	r2, [r3, #32]
}
 8006af0:	46c0      	nop			@ (mov r8, r8)
 8006af2:	46bd      	mov	sp, r7
 8006af4:	b006      	add	sp, #24
 8006af6:	bd80      	pop	{r7, pc}
 8006af8:	fffffeff 	.word	0xfffffeff
 8006afc:	fffeff8f 	.word	0xfffeff8f
 8006b00:	fffffdff 	.word	0xfffffdff
 8006b04:	40012c00 	.word	0x40012c00
 8006b08:	fffff7ff 	.word	0xfffff7ff
 8006b0c:	fffffbff 	.word	0xfffffbff
 8006b10:	40014400 	.word	0x40014400
 8006b14:	40014800 	.word	0x40014800
 8006b18:	ffffefff 	.word	0xffffefff
 8006b1c:	ffffdfff 	.word	0xffffdfff

08006b20 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b086      	sub	sp, #24
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
 8006b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6a1b      	ldr	r3, [r3, #32]
 8006b2e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6a1b      	ldr	r3, [r3, #32]
 8006b34:	4a24      	ldr	r2, [pc, #144]	@ (8006bc8 <TIM_OC4_SetConfig+0xa8>)
 8006b36:	401a      	ands	r2, r3
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	685b      	ldr	r3, [r3, #4]
 8006b40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	69db      	ldr	r3, [r3, #28]
 8006b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	4a20      	ldr	r2, [pc, #128]	@ (8006bcc <TIM_OC4_SetConfig+0xac>)
 8006b4c:	4013      	ands	r3, r2
 8006b4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	4a1f      	ldr	r2, [pc, #124]	@ (8006bd0 <TIM_OC4_SetConfig+0xb0>)
 8006b54:	4013      	ands	r3, r2
 8006b56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	021b      	lsls	r3, r3, #8
 8006b5e:	68fa      	ldr	r2, [r7, #12]
 8006b60:	4313      	orrs	r3, r2
 8006b62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006b64:	693b      	ldr	r3, [r7, #16]
 8006b66:	4a1b      	ldr	r2, [pc, #108]	@ (8006bd4 <TIM_OC4_SetConfig+0xb4>)
 8006b68:	4013      	ands	r3, r2
 8006b6a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	689b      	ldr	r3, [r3, #8]
 8006b70:	031b      	lsls	r3, r3, #12
 8006b72:	693a      	ldr	r2, [r7, #16]
 8006b74:	4313      	orrs	r3, r2
 8006b76:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	4a17      	ldr	r2, [pc, #92]	@ (8006bd8 <TIM_OC4_SetConfig+0xb8>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d007      	beq.n	8006b90 <TIM_OC4_SetConfig+0x70>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	4a16      	ldr	r2, [pc, #88]	@ (8006bdc <TIM_OC4_SetConfig+0xbc>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d003      	beq.n	8006b90 <TIM_OC4_SetConfig+0x70>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	4a15      	ldr	r2, [pc, #84]	@ (8006be0 <TIM_OC4_SetConfig+0xc0>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d109      	bne.n	8006ba4 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b90:	697b      	ldr	r3, [r7, #20]
 8006b92:	4a14      	ldr	r2, [pc, #80]	@ (8006be4 <TIM_OC4_SetConfig+0xc4>)
 8006b94:	4013      	ands	r3, r2
 8006b96:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	695b      	ldr	r3, [r3, #20]
 8006b9c:	019b      	lsls	r3, r3, #6
 8006b9e:	697a      	ldr	r2, [r7, #20]
 8006ba0:	4313      	orrs	r3, r2
 8006ba2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	697a      	ldr	r2, [r7, #20]
 8006ba8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	68fa      	ldr	r2, [r7, #12]
 8006bae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	685a      	ldr	r2, [r3, #4]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	693a      	ldr	r2, [r7, #16]
 8006bbc:	621a      	str	r2, [r3, #32]
}
 8006bbe:	46c0      	nop			@ (mov r8, r8)
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	b006      	add	sp, #24
 8006bc4:	bd80      	pop	{r7, pc}
 8006bc6:	46c0      	nop			@ (mov r8, r8)
 8006bc8:	ffffefff 	.word	0xffffefff
 8006bcc:	feff8fff 	.word	0xfeff8fff
 8006bd0:	fffffcff 	.word	0xfffffcff
 8006bd4:	ffffdfff 	.word	0xffffdfff
 8006bd8:	40012c00 	.word	0x40012c00
 8006bdc:	40014400 	.word	0x40014400
 8006be0:	40014800 	.word	0x40014800
 8006be4:	ffffbfff 	.word	0xffffbfff

08006be8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b086      	sub	sp, #24
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
 8006bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6a1b      	ldr	r3, [r3, #32]
 8006bf6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6a1b      	ldr	r3, [r3, #32]
 8006bfc:	4a21      	ldr	r2, [pc, #132]	@ (8006c84 <TIM_OC5_SetConfig+0x9c>)
 8006bfe:	401a      	ands	r2, r3
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	685b      	ldr	r3, [r3, #4]
 8006c08:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	4a1d      	ldr	r2, [pc, #116]	@ (8006c88 <TIM_OC5_SetConfig+0xa0>)
 8006c14:	4013      	ands	r3, r2
 8006c16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	68fa      	ldr	r2, [r7, #12]
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	4a19      	ldr	r2, [pc, #100]	@ (8006c8c <TIM_OC5_SetConfig+0xa4>)
 8006c26:	4013      	ands	r3, r2
 8006c28:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	689b      	ldr	r3, [r3, #8]
 8006c2e:	041b      	lsls	r3, r3, #16
 8006c30:	693a      	ldr	r2, [r7, #16]
 8006c32:	4313      	orrs	r3, r2
 8006c34:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	4a15      	ldr	r2, [pc, #84]	@ (8006c90 <TIM_OC5_SetConfig+0xa8>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d007      	beq.n	8006c4e <TIM_OC5_SetConfig+0x66>
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	4a14      	ldr	r2, [pc, #80]	@ (8006c94 <TIM_OC5_SetConfig+0xac>)
 8006c42:	4293      	cmp	r3, r2
 8006c44:	d003      	beq.n	8006c4e <TIM_OC5_SetConfig+0x66>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	4a13      	ldr	r2, [pc, #76]	@ (8006c98 <TIM_OC5_SetConfig+0xb0>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d109      	bne.n	8006c62 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	4a0c      	ldr	r2, [pc, #48]	@ (8006c84 <TIM_OC5_SetConfig+0x9c>)
 8006c52:	4013      	ands	r3, r2
 8006c54:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	695b      	ldr	r3, [r3, #20]
 8006c5a:	021b      	lsls	r3, r3, #8
 8006c5c:	697a      	ldr	r2, [r7, #20]
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	697a      	ldr	r2, [r7, #20]
 8006c66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	68fa      	ldr	r2, [r7, #12]
 8006c6c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	685a      	ldr	r2, [r3, #4]
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	693a      	ldr	r2, [r7, #16]
 8006c7a:	621a      	str	r2, [r3, #32]
}
 8006c7c:	46c0      	nop			@ (mov r8, r8)
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	b006      	add	sp, #24
 8006c82:	bd80      	pop	{r7, pc}
 8006c84:	fffeffff 	.word	0xfffeffff
 8006c88:	fffeff8f 	.word	0xfffeff8f
 8006c8c:	fffdffff 	.word	0xfffdffff
 8006c90:	40012c00 	.word	0x40012c00
 8006c94:	40014400 	.word	0x40014400
 8006c98:	40014800 	.word	0x40014800

08006c9c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b086      	sub	sp, #24
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
 8006ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6a1b      	ldr	r3, [r3, #32]
 8006caa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6a1b      	ldr	r3, [r3, #32]
 8006cb0:	4a22      	ldr	r2, [pc, #136]	@ (8006d3c <TIM_OC6_SetConfig+0xa0>)
 8006cb2:	401a      	ands	r2, r3
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	685b      	ldr	r3, [r3, #4]
 8006cbc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	4a1e      	ldr	r2, [pc, #120]	@ (8006d40 <TIM_OC6_SetConfig+0xa4>)
 8006cc8:	4013      	ands	r3, r2
 8006cca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	021b      	lsls	r3, r3, #8
 8006cd2:	68fa      	ldr	r2, [r7, #12]
 8006cd4:	4313      	orrs	r3, r2
 8006cd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006cd8:	693b      	ldr	r3, [r7, #16]
 8006cda:	4a1a      	ldr	r2, [pc, #104]	@ (8006d44 <TIM_OC6_SetConfig+0xa8>)
 8006cdc:	4013      	ands	r3, r2
 8006cde:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	689b      	ldr	r3, [r3, #8]
 8006ce4:	051b      	lsls	r3, r3, #20
 8006ce6:	693a      	ldr	r2, [r7, #16]
 8006ce8:	4313      	orrs	r3, r2
 8006cea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	4a16      	ldr	r2, [pc, #88]	@ (8006d48 <TIM_OC6_SetConfig+0xac>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d007      	beq.n	8006d04 <TIM_OC6_SetConfig+0x68>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	4a15      	ldr	r2, [pc, #84]	@ (8006d4c <TIM_OC6_SetConfig+0xb0>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d003      	beq.n	8006d04 <TIM_OC6_SetConfig+0x68>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	4a14      	ldr	r2, [pc, #80]	@ (8006d50 <TIM_OC6_SetConfig+0xb4>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d109      	bne.n	8006d18 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006d04:	697b      	ldr	r3, [r7, #20]
 8006d06:	4a13      	ldr	r2, [pc, #76]	@ (8006d54 <TIM_OC6_SetConfig+0xb8>)
 8006d08:	4013      	ands	r3, r2
 8006d0a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	695b      	ldr	r3, [r3, #20]
 8006d10:	029b      	lsls	r3, r3, #10
 8006d12:	697a      	ldr	r2, [r7, #20]
 8006d14:	4313      	orrs	r3, r2
 8006d16:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	697a      	ldr	r2, [r7, #20]
 8006d1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	68fa      	ldr	r2, [r7, #12]
 8006d22:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	685a      	ldr	r2, [r3, #4]
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	693a      	ldr	r2, [r7, #16]
 8006d30:	621a      	str	r2, [r3, #32]
}
 8006d32:	46c0      	nop			@ (mov r8, r8)
 8006d34:	46bd      	mov	sp, r7
 8006d36:	b006      	add	sp, #24
 8006d38:	bd80      	pop	{r7, pc}
 8006d3a:	46c0      	nop			@ (mov r8, r8)
 8006d3c:	ffefffff 	.word	0xffefffff
 8006d40:	feff8fff 	.word	0xfeff8fff
 8006d44:	ffdfffff 	.word	0xffdfffff
 8006d48:	40012c00 	.word	0x40012c00
 8006d4c:	40014400 	.word	0x40014400
 8006d50:	40014800 	.word	0x40014800
 8006d54:	fffbffff 	.word	0xfffbffff

08006d58 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b086      	sub	sp, #24
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	60f8      	str	r0, [r7, #12]
 8006d60:	60b9      	str	r1, [r7, #8]
 8006d62:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	221f      	movs	r2, #31
 8006d68:	4013      	ands	r3, r2
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	409a      	lsls	r2, r3
 8006d6e:	0013      	movs	r3, r2
 8006d70:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	6a1b      	ldr	r3, [r3, #32]
 8006d76:	697a      	ldr	r2, [r7, #20]
 8006d78:	43d2      	mvns	r2, r2
 8006d7a:	401a      	ands	r2, r3
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	6a1a      	ldr	r2, [r3, #32]
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	211f      	movs	r1, #31
 8006d88:	400b      	ands	r3, r1
 8006d8a:	6879      	ldr	r1, [r7, #4]
 8006d8c:	4099      	lsls	r1, r3
 8006d8e:	000b      	movs	r3, r1
 8006d90:	431a      	orrs	r2, r3
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	621a      	str	r2, [r3, #32]
}
 8006d96:	46c0      	nop			@ (mov r8, r8)
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	b006      	add	sp, #24
 8006d9c:	bd80      	pop	{r7, pc}
	...

08006da0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b084      	sub	sp, #16
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
 8006da8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	223c      	movs	r2, #60	@ 0x3c
 8006dae:	5c9b      	ldrb	r3, [r3, r2]
 8006db0:	2b01      	cmp	r3, #1
 8006db2:	d101      	bne.n	8006db8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006db4:	2302      	movs	r3, #2
 8006db6:	e050      	b.n	8006e5a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	223c      	movs	r2, #60	@ 0x3c
 8006dbc:	2101      	movs	r1, #1
 8006dbe:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	223d      	movs	r2, #61	@ 0x3d
 8006dc4:	2102      	movs	r1, #2
 8006dc6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	4a21      	ldr	r2, [pc, #132]	@ (8006e64 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d108      	bne.n	8006df4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	4a20      	ldr	r2, [pc, #128]	@ (8006e68 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006de6:	4013      	ands	r3, r2
 8006de8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	685b      	ldr	r3, [r3, #4]
 8006dee:	68fa      	ldr	r2, [r7, #12]
 8006df0:	4313      	orrs	r3, r2
 8006df2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	2270      	movs	r2, #112	@ 0x70
 8006df8:	4393      	bics	r3, r2
 8006dfa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	68fa      	ldr	r2, [r7, #12]
 8006e02:	4313      	orrs	r3, r2
 8006e04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	68fa      	ldr	r2, [r7, #12]
 8006e0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4a14      	ldr	r2, [pc, #80]	@ (8006e64 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d00a      	beq.n	8006e2e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	2380      	movs	r3, #128	@ 0x80
 8006e1e:	05db      	lsls	r3, r3, #23
 8006e20:	429a      	cmp	r2, r3
 8006e22:	d004      	beq.n	8006e2e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	4a10      	ldr	r2, [pc, #64]	@ (8006e6c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d10c      	bne.n	8006e48 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	2280      	movs	r2, #128	@ 0x80
 8006e32:	4393      	bics	r3, r2
 8006e34:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	689b      	ldr	r3, [r3, #8]
 8006e3a:	68ba      	ldr	r2, [r7, #8]
 8006e3c:	4313      	orrs	r3, r2
 8006e3e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	68ba      	ldr	r2, [r7, #8]
 8006e46:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	223d      	movs	r2, #61	@ 0x3d
 8006e4c:	2101      	movs	r1, #1
 8006e4e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	223c      	movs	r2, #60	@ 0x3c
 8006e54:	2100      	movs	r1, #0
 8006e56:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006e58:	2300      	movs	r3, #0
}
 8006e5a:	0018      	movs	r0, r3
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	b004      	add	sp, #16
 8006e60:	bd80      	pop	{r7, pc}
 8006e62:	46c0      	nop			@ (mov r8, r8)
 8006e64:	40012c00 	.word	0x40012c00
 8006e68:	ff0fffff 	.word	0xff0fffff
 8006e6c:	40000400 	.word	0x40000400

08006e70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b082      	sub	sp, #8
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d101      	bne.n	8006e82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	e046      	b.n	8006f10 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2288      	movs	r2, #136	@ 0x88
 8006e86:	589b      	ldr	r3, [r3, r2]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d107      	bne.n	8006e9c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2284      	movs	r2, #132	@ 0x84
 8006e90:	2100      	movs	r1, #0
 8006e92:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	0018      	movs	r0, r3
 8006e98:	f7fa fe50 	bl	8001b3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2288      	movs	r2, #136	@ 0x88
 8006ea0:	2124      	movs	r1, #36	@ 0x24
 8006ea2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	681a      	ldr	r2, [r3, #0]
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	2101      	movs	r1, #1
 8006eb0:	438a      	bics	r2, r1
 8006eb2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d003      	beq.n	8006ec4 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	0018      	movs	r0, r3
 8006ec0:	f000 fa4e 	bl	8007360 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	0018      	movs	r0, r3
 8006ec8:	f000 f8cc 	bl	8007064 <UART_SetConfig>
 8006ecc:	0003      	movs	r3, r0
 8006ece:	2b01      	cmp	r3, #1
 8006ed0:	d101      	bne.n	8006ed6 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	e01c      	b.n	8006f10 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	685a      	ldr	r2, [r3, #4]
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	490d      	ldr	r1, [pc, #52]	@ (8006f18 <HAL_UART_Init+0xa8>)
 8006ee2:	400a      	ands	r2, r1
 8006ee4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	689a      	ldr	r2, [r3, #8]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	212a      	movs	r1, #42	@ 0x2a
 8006ef2:	438a      	bics	r2, r1
 8006ef4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	681a      	ldr	r2, [r3, #0]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	2101      	movs	r1, #1
 8006f02:	430a      	orrs	r2, r1
 8006f04:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	0018      	movs	r0, r3
 8006f0a:	f000 fadd 	bl	80074c8 <UART_CheckIdleState>
 8006f0e:	0003      	movs	r3, r0
}
 8006f10:	0018      	movs	r0, r3
 8006f12:	46bd      	mov	sp, r7
 8006f14:	b002      	add	sp, #8
 8006f16:	bd80      	pop	{r7, pc}
 8006f18:	ffffb7ff 	.word	0xffffb7ff

08006f1c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b08a      	sub	sp, #40	@ 0x28
 8006f20:	af02      	add	r7, sp, #8
 8006f22:	60f8      	str	r0, [r7, #12]
 8006f24:	60b9      	str	r1, [r7, #8]
 8006f26:	603b      	str	r3, [r7, #0]
 8006f28:	1dbb      	adds	r3, r7, #6
 8006f2a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	2288      	movs	r2, #136	@ 0x88
 8006f30:	589b      	ldr	r3, [r3, r2]
 8006f32:	2b20      	cmp	r3, #32
 8006f34:	d000      	beq.n	8006f38 <HAL_UART_Transmit+0x1c>
 8006f36:	e090      	b.n	800705a <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d003      	beq.n	8006f46 <HAL_UART_Transmit+0x2a>
 8006f3e:	1dbb      	adds	r3, r7, #6
 8006f40:	881b      	ldrh	r3, [r3, #0]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d101      	bne.n	8006f4a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8006f46:	2301      	movs	r3, #1
 8006f48:	e088      	b.n	800705c <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	689a      	ldr	r2, [r3, #8]
 8006f4e:	2380      	movs	r3, #128	@ 0x80
 8006f50:	015b      	lsls	r3, r3, #5
 8006f52:	429a      	cmp	r2, r3
 8006f54:	d109      	bne.n	8006f6a <HAL_UART_Transmit+0x4e>
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	691b      	ldr	r3, [r3, #16]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d105      	bne.n	8006f6a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	2201      	movs	r2, #1
 8006f62:	4013      	ands	r3, r2
 8006f64:	d001      	beq.n	8006f6a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8006f66:	2301      	movs	r3, #1
 8006f68:	e078      	b.n	800705c <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	2290      	movs	r2, #144	@ 0x90
 8006f6e:	2100      	movs	r1, #0
 8006f70:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	2288      	movs	r2, #136	@ 0x88
 8006f76:	2121      	movs	r1, #33	@ 0x21
 8006f78:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006f7a:	f7fa fec5 	bl	8001d08 <HAL_GetTick>
 8006f7e:	0003      	movs	r3, r0
 8006f80:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	1dba      	adds	r2, r7, #6
 8006f86:	2154      	movs	r1, #84	@ 0x54
 8006f88:	8812      	ldrh	r2, [r2, #0]
 8006f8a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	1dba      	adds	r2, r7, #6
 8006f90:	2156      	movs	r1, #86	@ 0x56
 8006f92:	8812      	ldrh	r2, [r2, #0]
 8006f94:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	689a      	ldr	r2, [r3, #8]
 8006f9a:	2380      	movs	r3, #128	@ 0x80
 8006f9c:	015b      	lsls	r3, r3, #5
 8006f9e:	429a      	cmp	r2, r3
 8006fa0:	d108      	bne.n	8006fb4 <HAL_UART_Transmit+0x98>
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	691b      	ldr	r3, [r3, #16]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d104      	bne.n	8006fb4 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8006faa:	2300      	movs	r3, #0
 8006fac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	61bb      	str	r3, [r7, #24]
 8006fb2:	e003      	b.n	8006fbc <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006fb8:	2300      	movs	r3, #0
 8006fba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006fbc:	e030      	b.n	8007020 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006fbe:	697a      	ldr	r2, [r7, #20]
 8006fc0:	68f8      	ldr	r0, [r7, #12]
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	9300      	str	r3, [sp, #0]
 8006fc6:	0013      	movs	r3, r2
 8006fc8:	2200      	movs	r2, #0
 8006fca:	2180      	movs	r1, #128	@ 0x80
 8006fcc:	f000 fb26 	bl	800761c <UART_WaitOnFlagUntilTimeout>
 8006fd0:	1e03      	subs	r3, r0, #0
 8006fd2:	d005      	beq.n	8006fe0 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2288      	movs	r2, #136	@ 0x88
 8006fd8:	2120      	movs	r1, #32
 8006fda:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006fdc:	2303      	movs	r3, #3
 8006fde:	e03d      	b.n	800705c <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8006fe0:	69fb      	ldr	r3, [r7, #28]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d10b      	bne.n	8006ffe <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006fe6:	69bb      	ldr	r3, [r7, #24]
 8006fe8:	881b      	ldrh	r3, [r3, #0]
 8006fea:	001a      	movs	r2, r3
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	05d2      	lsls	r2, r2, #23
 8006ff2:	0dd2      	lsrs	r2, r2, #23
 8006ff4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006ff6:	69bb      	ldr	r3, [r7, #24]
 8006ff8:	3302      	adds	r3, #2
 8006ffa:	61bb      	str	r3, [r7, #24]
 8006ffc:	e007      	b.n	800700e <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006ffe:	69fb      	ldr	r3, [r7, #28]
 8007000:	781a      	ldrb	r2, [r3, #0]
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007008:	69fb      	ldr	r3, [r7, #28]
 800700a:	3301      	adds	r3, #1
 800700c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	2256      	movs	r2, #86	@ 0x56
 8007012:	5a9b      	ldrh	r3, [r3, r2]
 8007014:	b29b      	uxth	r3, r3
 8007016:	3b01      	subs	r3, #1
 8007018:	b299      	uxth	r1, r3
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	2256      	movs	r2, #86	@ 0x56
 800701e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	2256      	movs	r2, #86	@ 0x56
 8007024:	5a9b      	ldrh	r3, [r3, r2]
 8007026:	b29b      	uxth	r3, r3
 8007028:	2b00      	cmp	r3, #0
 800702a:	d1c8      	bne.n	8006fbe <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800702c:	697a      	ldr	r2, [r7, #20]
 800702e:	68f8      	ldr	r0, [r7, #12]
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	9300      	str	r3, [sp, #0]
 8007034:	0013      	movs	r3, r2
 8007036:	2200      	movs	r2, #0
 8007038:	2140      	movs	r1, #64	@ 0x40
 800703a:	f000 faef 	bl	800761c <UART_WaitOnFlagUntilTimeout>
 800703e:	1e03      	subs	r3, r0, #0
 8007040:	d005      	beq.n	800704e <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2288      	movs	r2, #136	@ 0x88
 8007046:	2120      	movs	r1, #32
 8007048:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 800704a:	2303      	movs	r3, #3
 800704c:	e006      	b.n	800705c <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	2288      	movs	r2, #136	@ 0x88
 8007052:	2120      	movs	r1, #32
 8007054:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8007056:	2300      	movs	r3, #0
 8007058:	e000      	b.n	800705c <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 800705a:	2302      	movs	r3, #2
  }
}
 800705c:	0018      	movs	r0, r3
 800705e:	46bd      	mov	sp, r7
 8007060:	b008      	add	sp, #32
 8007062:	bd80      	pop	{r7, pc}

08007064 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007064:	b580      	push	{r7, lr}
 8007066:	b088      	sub	sp, #32
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800706c:	231e      	movs	r3, #30
 800706e:	18fb      	adds	r3, r7, r3
 8007070:	2200      	movs	r2, #0
 8007072:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	689a      	ldr	r2, [r3, #8]
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	691b      	ldr	r3, [r3, #16]
 800707c:	431a      	orrs	r2, r3
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	695b      	ldr	r3, [r3, #20]
 8007082:	431a      	orrs	r2, r3
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	69db      	ldr	r3, [r3, #28]
 8007088:	4313      	orrs	r3, r2
 800708a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	4aab      	ldr	r2, [pc, #684]	@ (8007340 <UART_SetConfig+0x2dc>)
 8007094:	4013      	ands	r3, r2
 8007096:	0019      	movs	r1, r3
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	697a      	ldr	r2, [r7, #20]
 800709e:	430a      	orrs	r2, r1
 80070a0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	685b      	ldr	r3, [r3, #4]
 80070a8:	4aa6      	ldr	r2, [pc, #664]	@ (8007344 <UART_SetConfig+0x2e0>)
 80070aa:	4013      	ands	r3, r2
 80070ac:	0019      	movs	r1, r3
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	68da      	ldr	r2, [r3, #12]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	430a      	orrs	r2, r1
 80070b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	699b      	ldr	r3, [r3, #24]
 80070be:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	6a1b      	ldr	r3, [r3, #32]
 80070c4:	697a      	ldr	r2, [r7, #20]
 80070c6:	4313      	orrs	r3, r2
 80070c8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	689b      	ldr	r3, [r3, #8]
 80070d0:	4a9d      	ldr	r2, [pc, #628]	@ (8007348 <UART_SetConfig+0x2e4>)
 80070d2:	4013      	ands	r3, r2
 80070d4:	0019      	movs	r1, r3
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	697a      	ldr	r2, [r7, #20]
 80070dc:	430a      	orrs	r2, r1
 80070de:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070e6:	220f      	movs	r2, #15
 80070e8:	4393      	bics	r3, r2
 80070ea:	0019      	movs	r1, r3
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	430a      	orrs	r2, r1
 80070f6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4a93      	ldr	r2, [pc, #588]	@ (800734c <UART_SetConfig+0x2e8>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d127      	bne.n	8007152 <UART_SetConfig+0xee>
 8007102:	4b93      	ldr	r3, [pc, #588]	@ (8007350 <UART_SetConfig+0x2ec>)
 8007104:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007106:	2203      	movs	r2, #3
 8007108:	4013      	ands	r3, r2
 800710a:	2b03      	cmp	r3, #3
 800710c:	d017      	beq.n	800713e <UART_SetConfig+0xda>
 800710e:	d81b      	bhi.n	8007148 <UART_SetConfig+0xe4>
 8007110:	2b02      	cmp	r3, #2
 8007112:	d00a      	beq.n	800712a <UART_SetConfig+0xc6>
 8007114:	d818      	bhi.n	8007148 <UART_SetConfig+0xe4>
 8007116:	2b00      	cmp	r3, #0
 8007118:	d002      	beq.n	8007120 <UART_SetConfig+0xbc>
 800711a:	2b01      	cmp	r3, #1
 800711c:	d00a      	beq.n	8007134 <UART_SetConfig+0xd0>
 800711e:	e013      	b.n	8007148 <UART_SetConfig+0xe4>
 8007120:	231f      	movs	r3, #31
 8007122:	18fb      	adds	r3, r7, r3
 8007124:	2200      	movs	r2, #0
 8007126:	701a      	strb	r2, [r3, #0]
 8007128:	e021      	b.n	800716e <UART_SetConfig+0x10a>
 800712a:	231f      	movs	r3, #31
 800712c:	18fb      	adds	r3, r7, r3
 800712e:	2202      	movs	r2, #2
 8007130:	701a      	strb	r2, [r3, #0]
 8007132:	e01c      	b.n	800716e <UART_SetConfig+0x10a>
 8007134:	231f      	movs	r3, #31
 8007136:	18fb      	adds	r3, r7, r3
 8007138:	2204      	movs	r2, #4
 800713a:	701a      	strb	r2, [r3, #0]
 800713c:	e017      	b.n	800716e <UART_SetConfig+0x10a>
 800713e:	231f      	movs	r3, #31
 8007140:	18fb      	adds	r3, r7, r3
 8007142:	2208      	movs	r2, #8
 8007144:	701a      	strb	r2, [r3, #0]
 8007146:	e012      	b.n	800716e <UART_SetConfig+0x10a>
 8007148:	231f      	movs	r3, #31
 800714a:	18fb      	adds	r3, r7, r3
 800714c:	2210      	movs	r2, #16
 800714e:	701a      	strb	r2, [r3, #0]
 8007150:	e00d      	b.n	800716e <UART_SetConfig+0x10a>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a7f      	ldr	r2, [pc, #508]	@ (8007354 <UART_SetConfig+0x2f0>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d104      	bne.n	8007166 <UART_SetConfig+0x102>
 800715c:	231f      	movs	r3, #31
 800715e:	18fb      	adds	r3, r7, r3
 8007160:	2200      	movs	r2, #0
 8007162:	701a      	strb	r2, [r3, #0]
 8007164:	e003      	b.n	800716e <UART_SetConfig+0x10a>
 8007166:	231f      	movs	r3, #31
 8007168:	18fb      	adds	r3, r7, r3
 800716a:	2210      	movs	r2, #16
 800716c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	69da      	ldr	r2, [r3, #28]
 8007172:	2380      	movs	r3, #128	@ 0x80
 8007174:	021b      	lsls	r3, r3, #8
 8007176:	429a      	cmp	r2, r3
 8007178:	d000      	beq.n	800717c <UART_SetConfig+0x118>
 800717a:	e06f      	b.n	800725c <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 800717c:	231f      	movs	r3, #31
 800717e:	18fb      	adds	r3, r7, r3
 8007180:	781b      	ldrb	r3, [r3, #0]
 8007182:	2b08      	cmp	r3, #8
 8007184:	d01f      	beq.n	80071c6 <UART_SetConfig+0x162>
 8007186:	dc22      	bgt.n	80071ce <UART_SetConfig+0x16a>
 8007188:	2b04      	cmp	r3, #4
 800718a:	d017      	beq.n	80071bc <UART_SetConfig+0x158>
 800718c:	dc1f      	bgt.n	80071ce <UART_SetConfig+0x16a>
 800718e:	2b00      	cmp	r3, #0
 8007190:	d002      	beq.n	8007198 <UART_SetConfig+0x134>
 8007192:	2b02      	cmp	r3, #2
 8007194:	d005      	beq.n	80071a2 <UART_SetConfig+0x13e>
 8007196:	e01a      	b.n	80071ce <UART_SetConfig+0x16a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007198:	f7fe ff3a 	bl	8006010 <HAL_RCC_GetPCLK1Freq>
 800719c:	0003      	movs	r3, r0
 800719e:	61bb      	str	r3, [r7, #24]
        break;
 80071a0:	e01c      	b.n	80071dc <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 80071a2:	4b6b      	ldr	r3, [pc, #428]	@ (8007350 <UART_SetConfig+0x2ec>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	095b      	lsrs	r3, r3, #5
 80071a8:	2207      	movs	r2, #7
 80071aa:	4013      	ands	r3, r2
 80071ac:	3301      	adds	r3, #1
 80071ae:	0019      	movs	r1, r3
 80071b0:	4869      	ldr	r0, [pc, #420]	@ (8007358 <UART_SetConfig+0x2f4>)
 80071b2:	f7f8 ffbd 	bl	8000130 <__udivsi3>
 80071b6:	0003      	movs	r3, r0
 80071b8:	61bb      	str	r3, [r7, #24]
        break;
 80071ba:	e00f      	b.n	80071dc <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80071bc:	f7fe feb2 	bl	8005f24 <HAL_RCC_GetSysClockFreq>
 80071c0:	0003      	movs	r3, r0
 80071c2:	61bb      	str	r3, [r7, #24]
        break;
 80071c4:	e00a      	b.n	80071dc <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80071c6:	2380      	movs	r3, #128	@ 0x80
 80071c8:	021b      	lsls	r3, r3, #8
 80071ca:	61bb      	str	r3, [r7, #24]
        break;
 80071cc:	e006      	b.n	80071dc <UART_SetConfig+0x178>
      default:
        pclk = 0U;
 80071ce:	2300      	movs	r3, #0
 80071d0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80071d2:	231e      	movs	r3, #30
 80071d4:	18fb      	adds	r3, r7, r3
 80071d6:	2201      	movs	r2, #1
 80071d8:	701a      	strb	r2, [r3, #0]
        break;
 80071da:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80071dc:	69bb      	ldr	r3, [r7, #24]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d100      	bne.n	80071e4 <UART_SetConfig+0x180>
 80071e2:	e097      	b.n	8007314 <UART_SetConfig+0x2b0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80071e8:	4b5c      	ldr	r3, [pc, #368]	@ (800735c <UART_SetConfig+0x2f8>)
 80071ea:	0052      	lsls	r2, r2, #1
 80071ec:	5ad3      	ldrh	r3, [r2, r3]
 80071ee:	0019      	movs	r1, r3
 80071f0:	69b8      	ldr	r0, [r7, #24]
 80071f2:	f7f8 ff9d 	bl	8000130 <__udivsi3>
 80071f6:	0003      	movs	r3, r0
 80071f8:	005a      	lsls	r2, r3, #1
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	085b      	lsrs	r3, r3, #1
 8007200:	18d2      	adds	r2, r2, r3
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	685b      	ldr	r3, [r3, #4]
 8007206:	0019      	movs	r1, r3
 8007208:	0010      	movs	r0, r2
 800720a:	f7f8 ff91 	bl	8000130 <__udivsi3>
 800720e:	0003      	movs	r3, r0
 8007210:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	2b0f      	cmp	r3, #15
 8007216:	d91c      	bls.n	8007252 <UART_SetConfig+0x1ee>
 8007218:	693a      	ldr	r2, [r7, #16]
 800721a:	2380      	movs	r3, #128	@ 0x80
 800721c:	025b      	lsls	r3, r3, #9
 800721e:	429a      	cmp	r2, r3
 8007220:	d217      	bcs.n	8007252 <UART_SetConfig+0x1ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	b29a      	uxth	r2, r3
 8007226:	200e      	movs	r0, #14
 8007228:	183b      	adds	r3, r7, r0
 800722a:	210f      	movs	r1, #15
 800722c:	438a      	bics	r2, r1
 800722e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007230:	693b      	ldr	r3, [r7, #16]
 8007232:	085b      	lsrs	r3, r3, #1
 8007234:	b29b      	uxth	r3, r3
 8007236:	2207      	movs	r2, #7
 8007238:	4013      	ands	r3, r2
 800723a:	b299      	uxth	r1, r3
 800723c:	183b      	adds	r3, r7, r0
 800723e:	183a      	adds	r2, r7, r0
 8007240:	8812      	ldrh	r2, [r2, #0]
 8007242:	430a      	orrs	r2, r1
 8007244:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	183a      	adds	r2, r7, r0
 800724c:	8812      	ldrh	r2, [r2, #0]
 800724e:	60da      	str	r2, [r3, #12]
 8007250:	e060      	b.n	8007314 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8007252:	231e      	movs	r3, #30
 8007254:	18fb      	adds	r3, r7, r3
 8007256:	2201      	movs	r2, #1
 8007258:	701a      	strb	r2, [r3, #0]
 800725a:	e05b      	b.n	8007314 <UART_SetConfig+0x2b0>
      }
    }
  }
  else
  {
    switch (clocksource)
 800725c:	231f      	movs	r3, #31
 800725e:	18fb      	adds	r3, r7, r3
 8007260:	781b      	ldrb	r3, [r3, #0]
 8007262:	2b08      	cmp	r3, #8
 8007264:	d01f      	beq.n	80072a6 <UART_SetConfig+0x242>
 8007266:	dc22      	bgt.n	80072ae <UART_SetConfig+0x24a>
 8007268:	2b04      	cmp	r3, #4
 800726a:	d017      	beq.n	800729c <UART_SetConfig+0x238>
 800726c:	dc1f      	bgt.n	80072ae <UART_SetConfig+0x24a>
 800726e:	2b00      	cmp	r3, #0
 8007270:	d002      	beq.n	8007278 <UART_SetConfig+0x214>
 8007272:	2b02      	cmp	r3, #2
 8007274:	d005      	beq.n	8007282 <UART_SetConfig+0x21e>
 8007276:	e01a      	b.n	80072ae <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007278:	f7fe feca 	bl	8006010 <HAL_RCC_GetPCLK1Freq>
 800727c:	0003      	movs	r3, r0
 800727e:	61bb      	str	r3, [r7, #24]
        break;
 8007280:	e01c      	b.n	80072bc <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8007282:	4b33      	ldr	r3, [pc, #204]	@ (8007350 <UART_SetConfig+0x2ec>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	095b      	lsrs	r3, r3, #5
 8007288:	2207      	movs	r2, #7
 800728a:	4013      	ands	r3, r2
 800728c:	3301      	adds	r3, #1
 800728e:	0019      	movs	r1, r3
 8007290:	4831      	ldr	r0, [pc, #196]	@ (8007358 <UART_SetConfig+0x2f4>)
 8007292:	f7f8 ff4d 	bl	8000130 <__udivsi3>
 8007296:	0003      	movs	r3, r0
 8007298:	61bb      	str	r3, [r7, #24]
        break;
 800729a:	e00f      	b.n	80072bc <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800729c:	f7fe fe42 	bl	8005f24 <HAL_RCC_GetSysClockFreq>
 80072a0:	0003      	movs	r3, r0
 80072a2:	61bb      	str	r3, [r7, #24]
        break;
 80072a4:	e00a      	b.n	80072bc <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80072a6:	2380      	movs	r3, #128	@ 0x80
 80072a8:	021b      	lsls	r3, r3, #8
 80072aa:	61bb      	str	r3, [r7, #24]
        break;
 80072ac:	e006      	b.n	80072bc <UART_SetConfig+0x258>
      default:
        pclk = 0U;
 80072ae:	2300      	movs	r3, #0
 80072b0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80072b2:	231e      	movs	r3, #30
 80072b4:	18fb      	adds	r3, r7, r3
 80072b6:	2201      	movs	r2, #1
 80072b8:	701a      	strb	r2, [r3, #0]
        break;
 80072ba:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80072bc:	69bb      	ldr	r3, [r7, #24]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d028      	beq.n	8007314 <UART_SetConfig+0x2b0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80072c6:	4b25      	ldr	r3, [pc, #148]	@ (800735c <UART_SetConfig+0x2f8>)
 80072c8:	0052      	lsls	r2, r2, #1
 80072ca:	5ad3      	ldrh	r3, [r2, r3]
 80072cc:	0019      	movs	r1, r3
 80072ce:	69b8      	ldr	r0, [r7, #24]
 80072d0:	f7f8 ff2e 	bl	8000130 <__udivsi3>
 80072d4:	0003      	movs	r3, r0
 80072d6:	001a      	movs	r2, r3
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	085b      	lsrs	r3, r3, #1
 80072de:	18d2      	adds	r2, r2, r3
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	685b      	ldr	r3, [r3, #4]
 80072e4:	0019      	movs	r1, r3
 80072e6:	0010      	movs	r0, r2
 80072e8:	f7f8 ff22 	bl	8000130 <__udivsi3>
 80072ec:	0003      	movs	r3, r0
 80072ee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80072f0:	693b      	ldr	r3, [r7, #16]
 80072f2:	2b0f      	cmp	r3, #15
 80072f4:	d90a      	bls.n	800730c <UART_SetConfig+0x2a8>
 80072f6:	693a      	ldr	r2, [r7, #16]
 80072f8:	2380      	movs	r3, #128	@ 0x80
 80072fa:	025b      	lsls	r3, r3, #9
 80072fc:	429a      	cmp	r2, r3
 80072fe:	d205      	bcs.n	800730c <UART_SetConfig+0x2a8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007300:	693b      	ldr	r3, [r7, #16]
 8007302:	b29a      	uxth	r2, r3
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	60da      	str	r2, [r3, #12]
 800730a:	e003      	b.n	8007314 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 800730c:	231e      	movs	r3, #30
 800730e:	18fb      	adds	r3, r7, r3
 8007310:	2201      	movs	r2, #1
 8007312:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	226a      	movs	r2, #106	@ 0x6a
 8007318:	2101      	movs	r1, #1
 800731a:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2268      	movs	r2, #104	@ 0x68
 8007320:	2101      	movs	r1, #1
 8007322:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2200      	movs	r2, #0
 8007328:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2200      	movs	r2, #0
 800732e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007330:	231e      	movs	r3, #30
 8007332:	18fb      	adds	r3, r7, r3
 8007334:	781b      	ldrb	r3, [r3, #0]
}
 8007336:	0018      	movs	r0, r3
 8007338:	46bd      	mov	sp, r7
 800733a:	b008      	add	sp, #32
 800733c:	bd80      	pop	{r7, pc}
 800733e:	46c0      	nop			@ (mov r8, r8)
 8007340:	cfff69f3 	.word	0xcfff69f3
 8007344:	ffffcfff 	.word	0xffffcfff
 8007348:	11fff4ff 	.word	0x11fff4ff
 800734c:	40013800 	.word	0x40013800
 8007350:	40021000 	.word	0x40021000
 8007354:	40004400 	.word	0x40004400
 8007358:	02dc6c00 	.word	0x02dc6c00
 800735c:	08008c30 	.word	0x08008c30

08007360 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b082      	sub	sp, #8
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800736c:	2208      	movs	r2, #8
 800736e:	4013      	ands	r3, r2
 8007370:	d00b      	beq.n	800738a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	4a4a      	ldr	r2, [pc, #296]	@ (80074a4 <UART_AdvFeatureConfig+0x144>)
 800737a:	4013      	ands	r3, r2
 800737c:	0019      	movs	r1, r3
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	430a      	orrs	r2, r1
 8007388:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800738e:	2201      	movs	r2, #1
 8007390:	4013      	ands	r3, r2
 8007392:	d00b      	beq.n	80073ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	685b      	ldr	r3, [r3, #4]
 800739a:	4a43      	ldr	r2, [pc, #268]	@ (80074a8 <UART_AdvFeatureConfig+0x148>)
 800739c:	4013      	ands	r3, r2
 800739e:	0019      	movs	r1, r3
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	430a      	orrs	r2, r1
 80073aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073b0:	2202      	movs	r2, #2
 80073b2:	4013      	ands	r3, r2
 80073b4:	d00b      	beq.n	80073ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	685b      	ldr	r3, [r3, #4]
 80073bc:	4a3b      	ldr	r2, [pc, #236]	@ (80074ac <UART_AdvFeatureConfig+0x14c>)
 80073be:	4013      	ands	r3, r2
 80073c0:	0019      	movs	r1, r3
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	430a      	orrs	r2, r1
 80073cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073d2:	2204      	movs	r2, #4
 80073d4:	4013      	ands	r3, r2
 80073d6:	d00b      	beq.n	80073f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	4a34      	ldr	r2, [pc, #208]	@ (80074b0 <UART_AdvFeatureConfig+0x150>)
 80073e0:	4013      	ands	r3, r2
 80073e2:	0019      	movs	r1, r3
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	430a      	orrs	r2, r1
 80073ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073f4:	2210      	movs	r2, #16
 80073f6:	4013      	ands	r3, r2
 80073f8:	d00b      	beq.n	8007412 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	689b      	ldr	r3, [r3, #8]
 8007400:	4a2c      	ldr	r2, [pc, #176]	@ (80074b4 <UART_AdvFeatureConfig+0x154>)
 8007402:	4013      	ands	r3, r2
 8007404:	0019      	movs	r1, r3
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	430a      	orrs	r2, r1
 8007410:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007416:	2220      	movs	r2, #32
 8007418:	4013      	ands	r3, r2
 800741a:	d00b      	beq.n	8007434 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	689b      	ldr	r3, [r3, #8]
 8007422:	4a25      	ldr	r2, [pc, #148]	@ (80074b8 <UART_AdvFeatureConfig+0x158>)
 8007424:	4013      	ands	r3, r2
 8007426:	0019      	movs	r1, r3
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	430a      	orrs	r2, r1
 8007432:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007438:	2240      	movs	r2, #64	@ 0x40
 800743a:	4013      	ands	r3, r2
 800743c:	d01d      	beq.n	800747a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	685b      	ldr	r3, [r3, #4]
 8007444:	4a1d      	ldr	r2, [pc, #116]	@ (80074bc <UART_AdvFeatureConfig+0x15c>)
 8007446:	4013      	ands	r3, r2
 8007448:	0019      	movs	r1, r3
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	430a      	orrs	r2, r1
 8007454:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800745a:	2380      	movs	r3, #128	@ 0x80
 800745c:	035b      	lsls	r3, r3, #13
 800745e:	429a      	cmp	r2, r3
 8007460:	d10b      	bne.n	800747a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	685b      	ldr	r3, [r3, #4]
 8007468:	4a15      	ldr	r2, [pc, #84]	@ (80074c0 <UART_AdvFeatureConfig+0x160>)
 800746a:	4013      	ands	r3, r2
 800746c:	0019      	movs	r1, r3
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	430a      	orrs	r2, r1
 8007478:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800747e:	2280      	movs	r2, #128	@ 0x80
 8007480:	4013      	ands	r3, r2
 8007482:	d00b      	beq.n	800749c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	685b      	ldr	r3, [r3, #4]
 800748a:	4a0e      	ldr	r2, [pc, #56]	@ (80074c4 <UART_AdvFeatureConfig+0x164>)
 800748c:	4013      	ands	r3, r2
 800748e:	0019      	movs	r1, r3
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	430a      	orrs	r2, r1
 800749a:	605a      	str	r2, [r3, #4]
  }
}
 800749c:	46c0      	nop			@ (mov r8, r8)
 800749e:	46bd      	mov	sp, r7
 80074a0:	b002      	add	sp, #8
 80074a2:	bd80      	pop	{r7, pc}
 80074a4:	ffff7fff 	.word	0xffff7fff
 80074a8:	fffdffff 	.word	0xfffdffff
 80074ac:	fffeffff 	.word	0xfffeffff
 80074b0:	fffbffff 	.word	0xfffbffff
 80074b4:	ffffefff 	.word	0xffffefff
 80074b8:	ffffdfff 	.word	0xffffdfff
 80074bc:	ffefffff 	.word	0xffefffff
 80074c0:	ff9fffff 	.word	0xff9fffff
 80074c4:	fff7ffff 	.word	0xfff7ffff

080074c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b092      	sub	sp, #72	@ 0x48
 80074cc:	af02      	add	r7, sp, #8
 80074ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2290      	movs	r2, #144	@ 0x90
 80074d4:	2100      	movs	r1, #0
 80074d6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80074d8:	f7fa fc16 	bl	8001d08 <HAL_GetTick>
 80074dc:	0003      	movs	r3, r0
 80074de:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	2208      	movs	r2, #8
 80074e8:	4013      	ands	r3, r2
 80074ea:	2b08      	cmp	r3, #8
 80074ec:	d12d      	bne.n	800754a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80074ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074f0:	2280      	movs	r2, #128	@ 0x80
 80074f2:	0391      	lsls	r1, r2, #14
 80074f4:	6878      	ldr	r0, [r7, #4]
 80074f6:	4a47      	ldr	r2, [pc, #284]	@ (8007614 <UART_CheckIdleState+0x14c>)
 80074f8:	9200      	str	r2, [sp, #0]
 80074fa:	2200      	movs	r2, #0
 80074fc:	f000 f88e 	bl	800761c <UART_WaitOnFlagUntilTimeout>
 8007500:	1e03      	subs	r3, r0, #0
 8007502:	d022      	beq.n	800754a <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8007504:	f3ef 8310 	mrs	r3, PRIMASK
 8007508:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800750a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800750c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800750e:	2301      	movs	r3, #1
 8007510:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007514:	f383 8810 	msr	PRIMASK, r3
}
 8007518:	46c0      	nop			@ (mov r8, r8)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	681a      	ldr	r2, [r3, #0]
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	2180      	movs	r1, #128	@ 0x80
 8007526:	438a      	bics	r2, r1
 8007528:	601a      	str	r2, [r3, #0]
 800752a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800752c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800752e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007530:	f383 8810 	msr	PRIMASK, r3
}
 8007534:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2288      	movs	r2, #136	@ 0x88
 800753a:	2120      	movs	r1, #32
 800753c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2284      	movs	r2, #132	@ 0x84
 8007542:	2100      	movs	r1, #0
 8007544:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007546:	2303      	movs	r3, #3
 8007548:	e060      	b.n	800760c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	2204      	movs	r2, #4
 8007552:	4013      	ands	r3, r2
 8007554:	2b04      	cmp	r3, #4
 8007556:	d146      	bne.n	80075e6 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007558:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800755a:	2280      	movs	r2, #128	@ 0x80
 800755c:	03d1      	lsls	r1, r2, #15
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	4a2c      	ldr	r2, [pc, #176]	@ (8007614 <UART_CheckIdleState+0x14c>)
 8007562:	9200      	str	r2, [sp, #0]
 8007564:	2200      	movs	r2, #0
 8007566:	f000 f859 	bl	800761c <UART_WaitOnFlagUntilTimeout>
 800756a:	1e03      	subs	r3, r0, #0
 800756c:	d03b      	beq.n	80075e6 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800756e:	f3ef 8310 	mrs	r3, PRIMASK
 8007572:	60fb      	str	r3, [r7, #12]
  return(result);
 8007574:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007576:	637b      	str	r3, [r7, #52]	@ 0x34
 8007578:	2301      	movs	r3, #1
 800757a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800757c:	693b      	ldr	r3, [r7, #16]
 800757e:	f383 8810 	msr	PRIMASK, r3
}
 8007582:	46c0      	nop			@ (mov r8, r8)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	681a      	ldr	r2, [r3, #0]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	4922      	ldr	r1, [pc, #136]	@ (8007618 <UART_CheckIdleState+0x150>)
 8007590:	400a      	ands	r2, r1
 8007592:	601a      	str	r2, [r3, #0]
 8007594:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007596:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007598:	697b      	ldr	r3, [r7, #20]
 800759a:	f383 8810 	msr	PRIMASK, r3
}
 800759e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80075a0:	f3ef 8310 	mrs	r3, PRIMASK
 80075a4:	61bb      	str	r3, [r7, #24]
  return(result);
 80075a6:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80075aa:	2301      	movs	r3, #1
 80075ac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075ae:	69fb      	ldr	r3, [r7, #28]
 80075b0:	f383 8810 	msr	PRIMASK, r3
}
 80075b4:	46c0      	nop			@ (mov r8, r8)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	689a      	ldr	r2, [r3, #8]
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	2101      	movs	r1, #1
 80075c2:	438a      	bics	r2, r1
 80075c4:	609a      	str	r2, [r3, #8]
 80075c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075c8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075ca:	6a3b      	ldr	r3, [r7, #32]
 80075cc:	f383 8810 	msr	PRIMASK, r3
}
 80075d0:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	228c      	movs	r2, #140	@ 0x8c
 80075d6:	2120      	movs	r1, #32
 80075d8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2284      	movs	r2, #132	@ 0x84
 80075de:	2100      	movs	r1, #0
 80075e0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80075e2:	2303      	movs	r3, #3
 80075e4:	e012      	b.n	800760c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2288      	movs	r2, #136	@ 0x88
 80075ea:	2120      	movs	r1, #32
 80075ec:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	228c      	movs	r2, #140	@ 0x8c
 80075f2:	2120      	movs	r1, #32
 80075f4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2200      	movs	r2, #0
 80075fa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2200      	movs	r2, #0
 8007600:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2284      	movs	r2, #132	@ 0x84
 8007606:	2100      	movs	r1, #0
 8007608:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800760a:	2300      	movs	r3, #0
}
 800760c:	0018      	movs	r0, r3
 800760e:	46bd      	mov	sp, r7
 8007610:	b010      	add	sp, #64	@ 0x40
 8007612:	bd80      	pop	{r7, pc}
 8007614:	01ffffff 	.word	0x01ffffff
 8007618:	fffffedf 	.word	0xfffffedf

0800761c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b084      	sub	sp, #16
 8007620:	af00      	add	r7, sp, #0
 8007622:	60f8      	str	r0, [r7, #12]
 8007624:	60b9      	str	r1, [r7, #8]
 8007626:	603b      	str	r3, [r7, #0]
 8007628:	1dfb      	adds	r3, r7, #7
 800762a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800762c:	e051      	b.n	80076d2 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800762e:	69bb      	ldr	r3, [r7, #24]
 8007630:	3301      	adds	r3, #1
 8007632:	d04e      	beq.n	80076d2 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007634:	f7fa fb68 	bl	8001d08 <HAL_GetTick>
 8007638:	0002      	movs	r2, r0
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	1ad3      	subs	r3, r2, r3
 800763e:	69ba      	ldr	r2, [r7, #24]
 8007640:	429a      	cmp	r2, r3
 8007642:	d302      	bcc.n	800764a <UART_WaitOnFlagUntilTimeout+0x2e>
 8007644:	69bb      	ldr	r3, [r7, #24]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d101      	bne.n	800764e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800764a:	2303      	movs	r3, #3
 800764c:	e051      	b.n	80076f2 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	2204      	movs	r2, #4
 8007656:	4013      	ands	r3, r2
 8007658:	d03b      	beq.n	80076d2 <UART_WaitOnFlagUntilTimeout+0xb6>
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	2b80      	cmp	r3, #128	@ 0x80
 800765e:	d038      	beq.n	80076d2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	2b40      	cmp	r3, #64	@ 0x40
 8007664:	d035      	beq.n	80076d2 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	69db      	ldr	r3, [r3, #28]
 800766c:	2208      	movs	r2, #8
 800766e:	4013      	ands	r3, r2
 8007670:	2b08      	cmp	r3, #8
 8007672:	d111      	bne.n	8007698 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	2208      	movs	r2, #8
 800767a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	0018      	movs	r0, r3
 8007680:	f000 f83c 	bl	80076fc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	2290      	movs	r2, #144	@ 0x90
 8007688:	2108      	movs	r1, #8
 800768a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	2284      	movs	r2, #132	@ 0x84
 8007690:	2100      	movs	r1, #0
 8007692:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007694:	2301      	movs	r3, #1
 8007696:	e02c      	b.n	80076f2 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	69da      	ldr	r2, [r3, #28]
 800769e:	2380      	movs	r3, #128	@ 0x80
 80076a0:	011b      	lsls	r3, r3, #4
 80076a2:	401a      	ands	r2, r3
 80076a4:	2380      	movs	r3, #128	@ 0x80
 80076a6:	011b      	lsls	r3, r3, #4
 80076a8:	429a      	cmp	r2, r3
 80076aa:	d112      	bne.n	80076d2 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	2280      	movs	r2, #128	@ 0x80
 80076b2:	0112      	lsls	r2, r2, #4
 80076b4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	0018      	movs	r0, r3
 80076ba:	f000 f81f 	bl	80076fc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	2290      	movs	r2, #144	@ 0x90
 80076c2:	2120      	movs	r1, #32
 80076c4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2284      	movs	r2, #132	@ 0x84
 80076ca:	2100      	movs	r1, #0
 80076cc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80076ce:	2303      	movs	r3, #3
 80076d0:	e00f      	b.n	80076f2 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	69db      	ldr	r3, [r3, #28]
 80076d8:	68ba      	ldr	r2, [r7, #8]
 80076da:	4013      	ands	r3, r2
 80076dc:	68ba      	ldr	r2, [r7, #8]
 80076de:	1ad3      	subs	r3, r2, r3
 80076e0:	425a      	negs	r2, r3
 80076e2:	4153      	adcs	r3, r2
 80076e4:	b2db      	uxtb	r3, r3
 80076e6:	001a      	movs	r2, r3
 80076e8:	1dfb      	adds	r3, r7, #7
 80076ea:	781b      	ldrb	r3, [r3, #0]
 80076ec:	429a      	cmp	r2, r3
 80076ee:	d09e      	beq.n	800762e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80076f0:	2300      	movs	r3, #0
}
 80076f2:	0018      	movs	r0, r3
 80076f4:	46bd      	mov	sp, r7
 80076f6:	b004      	add	sp, #16
 80076f8:	bd80      	pop	{r7, pc}
	...

080076fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b08e      	sub	sp, #56	@ 0x38
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8007704:	f3ef 8310 	mrs	r3, PRIMASK
 8007708:	617b      	str	r3, [r7, #20]
  return(result);
 800770a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800770c:	637b      	str	r3, [r7, #52]	@ 0x34
 800770e:	2301      	movs	r3, #1
 8007710:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007712:	69bb      	ldr	r3, [r7, #24]
 8007714:	f383 8810 	msr	PRIMASK, r3
}
 8007718:	46c0      	nop			@ (mov r8, r8)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	681a      	ldr	r2, [r3, #0]
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	4926      	ldr	r1, [pc, #152]	@ (80077c0 <UART_EndRxTransfer+0xc4>)
 8007726:	400a      	ands	r2, r1
 8007728:	601a      	str	r2, [r3, #0]
 800772a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800772c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800772e:	69fb      	ldr	r3, [r7, #28]
 8007730:	f383 8810 	msr	PRIMASK, r3
}
 8007734:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8007736:	f3ef 8310 	mrs	r3, PRIMASK
 800773a:	623b      	str	r3, [r7, #32]
  return(result);
 800773c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800773e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007740:	2301      	movs	r3, #1
 8007742:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007746:	f383 8810 	msr	PRIMASK, r3
}
 800774a:	46c0      	nop			@ (mov r8, r8)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	689a      	ldr	r2, [r3, #8]
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	491b      	ldr	r1, [pc, #108]	@ (80077c4 <UART_EndRxTransfer+0xc8>)
 8007758:	400a      	ands	r2, r1
 800775a:	609a      	str	r2, [r3, #8]
 800775c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800775e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007762:	f383 8810 	msr	PRIMASK, r3
}
 8007766:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800776c:	2b01      	cmp	r3, #1
 800776e:	d118      	bne.n	80077a2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8007770:	f3ef 8310 	mrs	r3, PRIMASK
 8007774:	60bb      	str	r3, [r7, #8]
  return(result);
 8007776:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007778:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800777a:	2301      	movs	r3, #1
 800777c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	f383 8810 	msr	PRIMASK, r3
}
 8007784:	46c0      	nop			@ (mov r8, r8)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	681a      	ldr	r2, [r3, #0]
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	2110      	movs	r1, #16
 8007792:	438a      	bics	r2, r1
 8007794:	601a      	str	r2, [r3, #0]
 8007796:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007798:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800779a:	693b      	ldr	r3, [r7, #16]
 800779c:	f383 8810 	msr	PRIMASK, r3
}
 80077a0:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	228c      	movs	r2, #140	@ 0x8c
 80077a6:	2120      	movs	r1, #32
 80077a8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2200      	movs	r2, #0
 80077ae:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2200      	movs	r2, #0
 80077b4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80077b6:	46c0      	nop			@ (mov r8, r8)
 80077b8:	46bd      	mov	sp, r7
 80077ba:	b00e      	add	sp, #56	@ 0x38
 80077bc:	bd80      	pop	{r7, pc}
 80077be:	46c0      	nop			@ (mov r8, r8)
 80077c0:	fffffedf 	.word	0xfffffedf
 80077c4:	effffffe 	.word	0xeffffffe

080077c8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b084      	sub	sp, #16
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2284      	movs	r2, #132	@ 0x84
 80077d4:	5c9b      	ldrb	r3, [r3, r2]
 80077d6:	2b01      	cmp	r3, #1
 80077d8:	d101      	bne.n	80077de <HAL_UARTEx_DisableFifoMode+0x16>
 80077da:	2302      	movs	r3, #2
 80077dc:	e027      	b.n	800782e <HAL_UARTEx_DisableFifoMode+0x66>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2284      	movs	r2, #132	@ 0x84
 80077e2:	2101      	movs	r1, #1
 80077e4:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2288      	movs	r2, #136	@ 0x88
 80077ea:	2124      	movs	r1, #36	@ 0x24
 80077ec:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	681a      	ldr	r2, [r3, #0]
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	2101      	movs	r1, #1
 8007802:	438a      	bics	r2, r1
 8007804:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	4a0b      	ldr	r2, [pc, #44]	@ (8007838 <HAL_UARTEx_DisableFifoMode+0x70>)
 800780a:	4013      	ands	r3, r2
 800780c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2200      	movs	r2, #0
 8007812:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	68fa      	ldr	r2, [r7, #12]
 800781a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2288      	movs	r2, #136	@ 0x88
 8007820:	2120      	movs	r1, #32
 8007822:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2284      	movs	r2, #132	@ 0x84
 8007828:	2100      	movs	r1, #0
 800782a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800782c:	2300      	movs	r3, #0
}
 800782e:	0018      	movs	r0, r3
 8007830:	46bd      	mov	sp, r7
 8007832:	b004      	add	sp, #16
 8007834:	bd80      	pop	{r7, pc}
 8007836:	46c0      	nop			@ (mov r8, r8)
 8007838:	dfffffff 	.word	0xdfffffff

0800783c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b084      	sub	sp, #16
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
 8007844:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2284      	movs	r2, #132	@ 0x84
 800784a:	5c9b      	ldrb	r3, [r3, r2]
 800784c:	2b01      	cmp	r3, #1
 800784e:	d101      	bne.n	8007854 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007850:	2302      	movs	r3, #2
 8007852:	e02e      	b.n	80078b2 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2284      	movs	r2, #132	@ 0x84
 8007858:	2101      	movs	r1, #1
 800785a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2288      	movs	r2, #136	@ 0x88
 8007860:	2124      	movs	r1, #36	@ 0x24
 8007862:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	681a      	ldr	r2, [r3, #0]
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	2101      	movs	r1, #1
 8007878:	438a      	bics	r2, r1
 800787a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	689b      	ldr	r3, [r3, #8]
 8007882:	00db      	lsls	r3, r3, #3
 8007884:	08d9      	lsrs	r1, r3, #3
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	683a      	ldr	r2, [r7, #0]
 800788c:	430a      	orrs	r2, r1
 800788e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	0018      	movs	r0, r3
 8007894:	f000 f854 	bl	8007940 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	68fa      	ldr	r2, [r7, #12]
 800789e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2288      	movs	r2, #136	@ 0x88
 80078a4:	2120      	movs	r1, #32
 80078a6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2284      	movs	r2, #132	@ 0x84
 80078ac:	2100      	movs	r1, #0
 80078ae:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80078b0:	2300      	movs	r3, #0
}
 80078b2:	0018      	movs	r0, r3
 80078b4:	46bd      	mov	sp, r7
 80078b6:	b004      	add	sp, #16
 80078b8:	bd80      	pop	{r7, pc}
	...

080078bc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b084      	sub	sp, #16
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
 80078c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2284      	movs	r2, #132	@ 0x84
 80078ca:	5c9b      	ldrb	r3, [r3, r2]
 80078cc:	2b01      	cmp	r3, #1
 80078ce:	d101      	bne.n	80078d4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80078d0:	2302      	movs	r3, #2
 80078d2:	e02f      	b.n	8007934 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2284      	movs	r2, #132	@ 0x84
 80078d8:	2101      	movs	r1, #1
 80078da:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2288      	movs	r2, #136	@ 0x88
 80078e0:	2124      	movs	r1, #36	@ 0x24
 80078e2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	681a      	ldr	r2, [r3, #0]
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	2101      	movs	r1, #1
 80078f8:	438a      	bics	r2, r1
 80078fa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	689b      	ldr	r3, [r3, #8]
 8007902:	4a0e      	ldr	r2, [pc, #56]	@ (800793c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8007904:	4013      	ands	r3, r2
 8007906:	0019      	movs	r1, r3
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	683a      	ldr	r2, [r7, #0]
 800790e:	430a      	orrs	r2, r1
 8007910:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	0018      	movs	r0, r3
 8007916:	f000 f813 	bl	8007940 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	68fa      	ldr	r2, [r7, #12]
 8007920:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2288      	movs	r2, #136	@ 0x88
 8007926:	2120      	movs	r1, #32
 8007928:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2284      	movs	r2, #132	@ 0x84
 800792e:	2100      	movs	r1, #0
 8007930:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007932:	2300      	movs	r3, #0
}
 8007934:	0018      	movs	r0, r3
 8007936:	46bd      	mov	sp, r7
 8007938:	b004      	add	sp, #16
 800793a:	bd80      	pop	{r7, pc}
 800793c:	f1ffffff 	.word	0xf1ffffff

08007940 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007940:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007942:	b085      	sub	sp, #20
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800794c:	2b00      	cmp	r3, #0
 800794e:	d108      	bne.n	8007962 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	226a      	movs	r2, #106	@ 0x6a
 8007954:	2101      	movs	r1, #1
 8007956:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2268      	movs	r2, #104	@ 0x68
 800795c:	2101      	movs	r1, #1
 800795e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007960:	e043      	b.n	80079ea <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007962:	260f      	movs	r6, #15
 8007964:	19bb      	adds	r3, r7, r6
 8007966:	2208      	movs	r2, #8
 8007968:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800796a:	200e      	movs	r0, #14
 800796c:	183b      	adds	r3, r7, r0
 800796e:	2208      	movs	r2, #8
 8007970:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	689b      	ldr	r3, [r3, #8]
 8007978:	0e5b      	lsrs	r3, r3, #25
 800797a:	b2da      	uxtb	r2, r3
 800797c:	240d      	movs	r4, #13
 800797e:	193b      	adds	r3, r7, r4
 8007980:	2107      	movs	r1, #7
 8007982:	400a      	ands	r2, r1
 8007984:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	689b      	ldr	r3, [r3, #8]
 800798c:	0f5b      	lsrs	r3, r3, #29
 800798e:	b2da      	uxtb	r2, r3
 8007990:	250c      	movs	r5, #12
 8007992:	197b      	adds	r3, r7, r5
 8007994:	2107      	movs	r1, #7
 8007996:	400a      	ands	r2, r1
 8007998:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800799a:	183b      	adds	r3, r7, r0
 800799c:	781b      	ldrb	r3, [r3, #0]
 800799e:	197a      	adds	r2, r7, r5
 80079a0:	7812      	ldrb	r2, [r2, #0]
 80079a2:	4914      	ldr	r1, [pc, #80]	@ (80079f4 <UARTEx_SetNbDataToProcess+0xb4>)
 80079a4:	5c8a      	ldrb	r2, [r1, r2]
 80079a6:	435a      	muls	r2, r3
 80079a8:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80079aa:	197b      	adds	r3, r7, r5
 80079ac:	781b      	ldrb	r3, [r3, #0]
 80079ae:	4a12      	ldr	r2, [pc, #72]	@ (80079f8 <UARTEx_SetNbDataToProcess+0xb8>)
 80079b0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80079b2:	0019      	movs	r1, r3
 80079b4:	f7f8 fc46 	bl	8000244 <__divsi3>
 80079b8:	0003      	movs	r3, r0
 80079ba:	b299      	uxth	r1, r3
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	226a      	movs	r2, #106	@ 0x6a
 80079c0:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80079c2:	19bb      	adds	r3, r7, r6
 80079c4:	781b      	ldrb	r3, [r3, #0]
 80079c6:	193a      	adds	r2, r7, r4
 80079c8:	7812      	ldrb	r2, [r2, #0]
 80079ca:	490a      	ldr	r1, [pc, #40]	@ (80079f4 <UARTEx_SetNbDataToProcess+0xb4>)
 80079cc:	5c8a      	ldrb	r2, [r1, r2]
 80079ce:	435a      	muls	r2, r3
 80079d0:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80079d2:	193b      	adds	r3, r7, r4
 80079d4:	781b      	ldrb	r3, [r3, #0]
 80079d6:	4a08      	ldr	r2, [pc, #32]	@ (80079f8 <UARTEx_SetNbDataToProcess+0xb8>)
 80079d8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80079da:	0019      	movs	r1, r3
 80079dc:	f7f8 fc32 	bl	8000244 <__divsi3>
 80079e0:	0003      	movs	r3, r0
 80079e2:	b299      	uxth	r1, r3
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2268      	movs	r2, #104	@ 0x68
 80079e8:	5299      	strh	r1, [r3, r2]
}
 80079ea:	46c0      	nop			@ (mov r8, r8)
 80079ec:	46bd      	mov	sp, r7
 80079ee:	b005      	add	sp, #20
 80079f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079f2:	46c0      	nop			@ (mov r8, r8)
 80079f4:	08008c48 	.word	0x08008c48
 80079f8:	08008c50 	.word	0x08008c50

080079fc <sniprintf>:
 80079fc:	b40c      	push	{r2, r3}
 80079fe:	b530      	push	{r4, r5, lr}
 8007a00:	4b17      	ldr	r3, [pc, #92]	@ (8007a60 <sniprintf+0x64>)
 8007a02:	000c      	movs	r4, r1
 8007a04:	681d      	ldr	r5, [r3, #0]
 8007a06:	b09d      	sub	sp, #116	@ 0x74
 8007a08:	2900      	cmp	r1, #0
 8007a0a:	da08      	bge.n	8007a1e <sniprintf+0x22>
 8007a0c:	238b      	movs	r3, #139	@ 0x8b
 8007a0e:	2001      	movs	r0, #1
 8007a10:	602b      	str	r3, [r5, #0]
 8007a12:	4240      	negs	r0, r0
 8007a14:	b01d      	add	sp, #116	@ 0x74
 8007a16:	bc30      	pop	{r4, r5}
 8007a18:	bc08      	pop	{r3}
 8007a1a:	b002      	add	sp, #8
 8007a1c:	4718      	bx	r3
 8007a1e:	2382      	movs	r3, #130	@ 0x82
 8007a20:	466a      	mov	r2, sp
 8007a22:	009b      	lsls	r3, r3, #2
 8007a24:	8293      	strh	r3, [r2, #20]
 8007a26:	2300      	movs	r3, #0
 8007a28:	9002      	str	r0, [sp, #8]
 8007a2a:	9006      	str	r0, [sp, #24]
 8007a2c:	4299      	cmp	r1, r3
 8007a2e:	d000      	beq.n	8007a32 <sniprintf+0x36>
 8007a30:	1e4b      	subs	r3, r1, #1
 8007a32:	9304      	str	r3, [sp, #16]
 8007a34:	9307      	str	r3, [sp, #28]
 8007a36:	2301      	movs	r3, #1
 8007a38:	466a      	mov	r2, sp
 8007a3a:	425b      	negs	r3, r3
 8007a3c:	82d3      	strh	r3, [r2, #22]
 8007a3e:	0028      	movs	r0, r5
 8007a40:	ab21      	add	r3, sp, #132	@ 0x84
 8007a42:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007a44:	a902      	add	r1, sp, #8
 8007a46:	9301      	str	r3, [sp, #4]
 8007a48:	f000 f9a6 	bl	8007d98 <_svfiprintf_r>
 8007a4c:	1c43      	adds	r3, r0, #1
 8007a4e:	da01      	bge.n	8007a54 <sniprintf+0x58>
 8007a50:	238b      	movs	r3, #139	@ 0x8b
 8007a52:	602b      	str	r3, [r5, #0]
 8007a54:	2c00      	cmp	r4, #0
 8007a56:	d0dd      	beq.n	8007a14 <sniprintf+0x18>
 8007a58:	2200      	movs	r2, #0
 8007a5a:	9b02      	ldr	r3, [sp, #8]
 8007a5c:	701a      	strb	r2, [r3, #0]
 8007a5e:	e7d9      	b.n	8007a14 <sniprintf+0x18>
 8007a60:	2000003c 	.word	0x2000003c

08007a64 <memset>:
 8007a64:	0003      	movs	r3, r0
 8007a66:	1882      	adds	r2, r0, r2
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d100      	bne.n	8007a6e <memset+0xa>
 8007a6c:	4770      	bx	lr
 8007a6e:	7019      	strb	r1, [r3, #0]
 8007a70:	3301      	adds	r3, #1
 8007a72:	e7f9      	b.n	8007a68 <memset+0x4>

08007a74 <__errno>:
 8007a74:	4b01      	ldr	r3, [pc, #4]	@ (8007a7c <__errno+0x8>)
 8007a76:	6818      	ldr	r0, [r3, #0]
 8007a78:	4770      	bx	lr
 8007a7a:	46c0      	nop			@ (mov r8, r8)
 8007a7c:	2000003c 	.word	0x2000003c

08007a80 <__libc_init_array>:
 8007a80:	b570      	push	{r4, r5, r6, lr}
 8007a82:	2600      	movs	r6, #0
 8007a84:	4c0c      	ldr	r4, [pc, #48]	@ (8007ab8 <__libc_init_array+0x38>)
 8007a86:	4d0d      	ldr	r5, [pc, #52]	@ (8007abc <__libc_init_array+0x3c>)
 8007a88:	1b64      	subs	r4, r4, r5
 8007a8a:	10a4      	asrs	r4, r4, #2
 8007a8c:	42a6      	cmp	r6, r4
 8007a8e:	d109      	bne.n	8007aa4 <__libc_init_array+0x24>
 8007a90:	2600      	movs	r6, #0
 8007a92:	f000 fc65 	bl	8008360 <_init>
 8007a96:	4c0a      	ldr	r4, [pc, #40]	@ (8007ac0 <__libc_init_array+0x40>)
 8007a98:	4d0a      	ldr	r5, [pc, #40]	@ (8007ac4 <__libc_init_array+0x44>)
 8007a9a:	1b64      	subs	r4, r4, r5
 8007a9c:	10a4      	asrs	r4, r4, #2
 8007a9e:	42a6      	cmp	r6, r4
 8007aa0:	d105      	bne.n	8007aae <__libc_init_array+0x2e>
 8007aa2:	bd70      	pop	{r4, r5, r6, pc}
 8007aa4:	00b3      	lsls	r3, r6, #2
 8007aa6:	58eb      	ldr	r3, [r5, r3]
 8007aa8:	4798      	blx	r3
 8007aaa:	3601      	adds	r6, #1
 8007aac:	e7ee      	b.n	8007a8c <__libc_init_array+0xc>
 8007aae:	00b3      	lsls	r3, r6, #2
 8007ab0:	58eb      	ldr	r3, [r5, r3]
 8007ab2:	4798      	blx	r3
 8007ab4:	3601      	adds	r6, #1
 8007ab6:	e7f2      	b.n	8007a9e <__libc_init_array+0x1e>
 8007ab8:	08008c8c 	.word	0x08008c8c
 8007abc:	08008c8c 	.word	0x08008c8c
 8007ac0:	08008c90 	.word	0x08008c90
 8007ac4:	08008c8c 	.word	0x08008c8c

08007ac8 <__retarget_lock_acquire_recursive>:
 8007ac8:	4770      	bx	lr

08007aca <__retarget_lock_release_recursive>:
 8007aca:	4770      	bx	lr

08007acc <memcpy>:
 8007acc:	2300      	movs	r3, #0
 8007ace:	b510      	push	{r4, lr}
 8007ad0:	429a      	cmp	r2, r3
 8007ad2:	d100      	bne.n	8007ad6 <memcpy+0xa>
 8007ad4:	bd10      	pop	{r4, pc}
 8007ad6:	5ccc      	ldrb	r4, [r1, r3]
 8007ad8:	54c4      	strb	r4, [r0, r3]
 8007ada:	3301      	adds	r3, #1
 8007adc:	e7f8      	b.n	8007ad0 <memcpy+0x4>
	...

08007ae0 <_free_r>:
 8007ae0:	b570      	push	{r4, r5, r6, lr}
 8007ae2:	0005      	movs	r5, r0
 8007ae4:	1e0c      	subs	r4, r1, #0
 8007ae6:	d010      	beq.n	8007b0a <_free_r+0x2a>
 8007ae8:	3c04      	subs	r4, #4
 8007aea:	6823      	ldr	r3, [r4, #0]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	da00      	bge.n	8007af2 <_free_r+0x12>
 8007af0:	18e4      	adds	r4, r4, r3
 8007af2:	0028      	movs	r0, r5
 8007af4:	f000 f8e0 	bl	8007cb8 <__malloc_lock>
 8007af8:	4a1d      	ldr	r2, [pc, #116]	@ (8007b70 <_free_r+0x90>)
 8007afa:	6813      	ldr	r3, [r2, #0]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d105      	bne.n	8007b0c <_free_r+0x2c>
 8007b00:	6063      	str	r3, [r4, #4]
 8007b02:	6014      	str	r4, [r2, #0]
 8007b04:	0028      	movs	r0, r5
 8007b06:	f000 f8df 	bl	8007cc8 <__malloc_unlock>
 8007b0a:	bd70      	pop	{r4, r5, r6, pc}
 8007b0c:	42a3      	cmp	r3, r4
 8007b0e:	d908      	bls.n	8007b22 <_free_r+0x42>
 8007b10:	6820      	ldr	r0, [r4, #0]
 8007b12:	1821      	adds	r1, r4, r0
 8007b14:	428b      	cmp	r3, r1
 8007b16:	d1f3      	bne.n	8007b00 <_free_r+0x20>
 8007b18:	6819      	ldr	r1, [r3, #0]
 8007b1a:	685b      	ldr	r3, [r3, #4]
 8007b1c:	1809      	adds	r1, r1, r0
 8007b1e:	6021      	str	r1, [r4, #0]
 8007b20:	e7ee      	b.n	8007b00 <_free_r+0x20>
 8007b22:	001a      	movs	r2, r3
 8007b24:	685b      	ldr	r3, [r3, #4]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d001      	beq.n	8007b2e <_free_r+0x4e>
 8007b2a:	42a3      	cmp	r3, r4
 8007b2c:	d9f9      	bls.n	8007b22 <_free_r+0x42>
 8007b2e:	6811      	ldr	r1, [r2, #0]
 8007b30:	1850      	adds	r0, r2, r1
 8007b32:	42a0      	cmp	r0, r4
 8007b34:	d10b      	bne.n	8007b4e <_free_r+0x6e>
 8007b36:	6820      	ldr	r0, [r4, #0]
 8007b38:	1809      	adds	r1, r1, r0
 8007b3a:	1850      	adds	r0, r2, r1
 8007b3c:	6011      	str	r1, [r2, #0]
 8007b3e:	4283      	cmp	r3, r0
 8007b40:	d1e0      	bne.n	8007b04 <_free_r+0x24>
 8007b42:	6818      	ldr	r0, [r3, #0]
 8007b44:	685b      	ldr	r3, [r3, #4]
 8007b46:	1841      	adds	r1, r0, r1
 8007b48:	6011      	str	r1, [r2, #0]
 8007b4a:	6053      	str	r3, [r2, #4]
 8007b4c:	e7da      	b.n	8007b04 <_free_r+0x24>
 8007b4e:	42a0      	cmp	r0, r4
 8007b50:	d902      	bls.n	8007b58 <_free_r+0x78>
 8007b52:	230c      	movs	r3, #12
 8007b54:	602b      	str	r3, [r5, #0]
 8007b56:	e7d5      	b.n	8007b04 <_free_r+0x24>
 8007b58:	6820      	ldr	r0, [r4, #0]
 8007b5a:	1821      	adds	r1, r4, r0
 8007b5c:	428b      	cmp	r3, r1
 8007b5e:	d103      	bne.n	8007b68 <_free_r+0x88>
 8007b60:	6819      	ldr	r1, [r3, #0]
 8007b62:	685b      	ldr	r3, [r3, #4]
 8007b64:	1809      	adds	r1, r1, r0
 8007b66:	6021      	str	r1, [r4, #0]
 8007b68:	6063      	str	r3, [r4, #4]
 8007b6a:	6054      	str	r4, [r2, #4]
 8007b6c:	e7ca      	b.n	8007b04 <_free_r+0x24>
 8007b6e:	46c0      	nop			@ (mov r8, r8)
 8007b70:	20000864 	.word	0x20000864

08007b74 <sbrk_aligned>:
 8007b74:	b570      	push	{r4, r5, r6, lr}
 8007b76:	4e0f      	ldr	r6, [pc, #60]	@ (8007bb4 <sbrk_aligned+0x40>)
 8007b78:	000d      	movs	r5, r1
 8007b7a:	6831      	ldr	r1, [r6, #0]
 8007b7c:	0004      	movs	r4, r0
 8007b7e:	2900      	cmp	r1, #0
 8007b80:	d102      	bne.n	8007b88 <sbrk_aligned+0x14>
 8007b82:	f000 fb99 	bl	80082b8 <_sbrk_r>
 8007b86:	6030      	str	r0, [r6, #0]
 8007b88:	0029      	movs	r1, r5
 8007b8a:	0020      	movs	r0, r4
 8007b8c:	f000 fb94 	bl	80082b8 <_sbrk_r>
 8007b90:	1c43      	adds	r3, r0, #1
 8007b92:	d103      	bne.n	8007b9c <sbrk_aligned+0x28>
 8007b94:	2501      	movs	r5, #1
 8007b96:	426d      	negs	r5, r5
 8007b98:	0028      	movs	r0, r5
 8007b9a:	bd70      	pop	{r4, r5, r6, pc}
 8007b9c:	2303      	movs	r3, #3
 8007b9e:	1cc5      	adds	r5, r0, #3
 8007ba0:	439d      	bics	r5, r3
 8007ba2:	42a8      	cmp	r0, r5
 8007ba4:	d0f8      	beq.n	8007b98 <sbrk_aligned+0x24>
 8007ba6:	1a29      	subs	r1, r5, r0
 8007ba8:	0020      	movs	r0, r4
 8007baa:	f000 fb85 	bl	80082b8 <_sbrk_r>
 8007bae:	3001      	adds	r0, #1
 8007bb0:	d1f2      	bne.n	8007b98 <sbrk_aligned+0x24>
 8007bb2:	e7ef      	b.n	8007b94 <sbrk_aligned+0x20>
 8007bb4:	20000860 	.word	0x20000860

08007bb8 <_malloc_r>:
 8007bb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007bba:	2203      	movs	r2, #3
 8007bbc:	1ccb      	adds	r3, r1, #3
 8007bbe:	4393      	bics	r3, r2
 8007bc0:	3308      	adds	r3, #8
 8007bc2:	0005      	movs	r5, r0
 8007bc4:	001f      	movs	r7, r3
 8007bc6:	2b0c      	cmp	r3, #12
 8007bc8:	d234      	bcs.n	8007c34 <_malloc_r+0x7c>
 8007bca:	270c      	movs	r7, #12
 8007bcc:	42b9      	cmp	r1, r7
 8007bce:	d833      	bhi.n	8007c38 <_malloc_r+0x80>
 8007bd0:	0028      	movs	r0, r5
 8007bd2:	f000 f871 	bl	8007cb8 <__malloc_lock>
 8007bd6:	4e37      	ldr	r6, [pc, #220]	@ (8007cb4 <_malloc_r+0xfc>)
 8007bd8:	6833      	ldr	r3, [r6, #0]
 8007bda:	001c      	movs	r4, r3
 8007bdc:	2c00      	cmp	r4, #0
 8007bde:	d12f      	bne.n	8007c40 <_malloc_r+0x88>
 8007be0:	0039      	movs	r1, r7
 8007be2:	0028      	movs	r0, r5
 8007be4:	f7ff ffc6 	bl	8007b74 <sbrk_aligned>
 8007be8:	0004      	movs	r4, r0
 8007bea:	1c43      	adds	r3, r0, #1
 8007bec:	d15f      	bne.n	8007cae <_malloc_r+0xf6>
 8007bee:	6834      	ldr	r4, [r6, #0]
 8007bf0:	9400      	str	r4, [sp, #0]
 8007bf2:	9b00      	ldr	r3, [sp, #0]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d14a      	bne.n	8007c8e <_malloc_r+0xd6>
 8007bf8:	2c00      	cmp	r4, #0
 8007bfa:	d052      	beq.n	8007ca2 <_malloc_r+0xea>
 8007bfc:	6823      	ldr	r3, [r4, #0]
 8007bfe:	0028      	movs	r0, r5
 8007c00:	18e3      	adds	r3, r4, r3
 8007c02:	9900      	ldr	r1, [sp, #0]
 8007c04:	9301      	str	r3, [sp, #4]
 8007c06:	f000 fb57 	bl	80082b8 <_sbrk_r>
 8007c0a:	9b01      	ldr	r3, [sp, #4]
 8007c0c:	4283      	cmp	r3, r0
 8007c0e:	d148      	bne.n	8007ca2 <_malloc_r+0xea>
 8007c10:	6823      	ldr	r3, [r4, #0]
 8007c12:	0028      	movs	r0, r5
 8007c14:	1aff      	subs	r7, r7, r3
 8007c16:	0039      	movs	r1, r7
 8007c18:	f7ff ffac 	bl	8007b74 <sbrk_aligned>
 8007c1c:	3001      	adds	r0, #1
 8007c1e:	d040      	beq.n	8007ca2 <_malloc_r+0xea>
 8007c20:	6823      	ldr	r3, [r4, #0]
 8007c22:	19db      	adds	r3, r3, r7
 8007c24:	6023      	str	r3, [r4, #0]
 8007c26:	6833      	ldr	r3, [r6, #0]
 8007c28:	685a      	ldr	r2, [r3, #4]
 8007c2a:	2a00      	cmp	r2, #0
 8007c2c:	d133      	bne.n	8007c96 <_malloc_r+0xde>
 8007c2e:	9b00      	ldr	r3, [sp, #0]
 8007c30:	6033      	str	r3, [r6, #0]
 8007c32:	e019      	b.n	8007c68 <_malloc_r+0xb0>
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	dac9      	bge.n	8007bcc <_malloc_r+0x14>
 8007c38:	230c      	movs	r3, #12
 8007c3a:	602b      	str	r3, [r5, #0]
 8007c3c:	2000      	movs	r0, #0
 8007c3e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007c40:	6821      	ldr	r1, [r4, #0]
 8007c42:	1bc9      	subs	r1, r1, r7
 8007c44:	d420      	bmi.n	8007c88 <_malloc_r+0xd0>
 8007c46:	290b      	cmp	r1, #11
 8007c48:	d90a      	bls.n	8007c60 <_malloc_r+0xa8>
 8007c4a:	19e2      	adds	r2, r4, r7
 8007c4c:	6027      	str	r7, [r4, #0]
 8007c4e:	42a3      	cmp	r3, r4
 8007c50:	d104      	bne.n	8007c5c <_malloc_r+0xa4>
 8007c52:	6032      	str	r2, [r6, #0]
 8007c54:	6863      	ldr	r3, [r4, #4]
 8007c56:	6011      	str	r1, [r2, #0]
 8007c58:	6053      	str	r3, [r2, #4]
 8007c5a:	e005      	b.n	8007c68 <_malloc_r+0xb0>
 8007c5c:	605a      	str	r2, [r3, #4]
 8007c5e:	e7f9      	b.n	8007c54 <_malloc_r+0x9c>
 8007c60:	6862      	ldr	r2, [r4, #4]
 8007c62:	42a3      	cmp	r3, r4
 8007c64:	d10e      	bne.n	8007c84 <_malloc_r+0xcc>
 8007c66:	6032      	str	r2, [r6, #0]
 8007c68:	0028      	movs	r0, r5
 8007c6a:	f000 f82d 	bl	8007cc8 <__malloc_unlock>
 8007c6e:	0020      	movs	r0, r4
 8007c70:	2207      	movs	r2, #7
 8007c72:	300b      	adds	r0, #11
 8007c74:	1d23      	adds	r3, r4, #4
 8007c76:	4390      	bics	r0, r2
 8007c78:	1ac2      	subs	r2, r0, r3
 8007c7a:	4298      	cmp	r0, r3
 8007c7c:	d0df      	beq.n	8007c3e <_malloc_r+0x86>
 8007c7e:	1a1b      	subs	r3, r3, r0
 8007c80:	50a3      	str	r3, [r4, r2]
 8007c82:	e7dc      	b.n	8007c3e <_malloc_r+0x86>
 8007c84:	605a      	str	r2, [r3, #4]
 8007c86:	e7ef      	b.n	8007c68 <_malloc_r+0xb0>
 8007c88:	0023      	movs	r3, r4
 8007c8a:	6864      	ldr	r4, [r4, #4]
 8007c8c:	e7a6      	b.n	8007bdc <_malloc_r+0x24>
 8007c8e:	9c00      	ldr	r4, [sp, #0]
 8007c90:	6863      	ldr	r3, [r4, #4]
 8007c92:	9300      	str	r3, [sp, #0]
 8007c94:	e7ad      	b.n	8007bf2 <_malloc_r+0x3a>
 8007c96:	001a      	movs	r2, r3
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	42a3      	cmp	r3, r4
 8007c9c:	d1fb      	bne.n	8007c96 <_malloc_r+0xde>
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	e7da      	b.n	8007c58 <_malloc_r+0xa0>
 8007ca2:	230c      	movs	r3, #12
 8007ca4:	0028      	movs	r0, r5
 8007ca6:	602b      	str	r3, [r5, #0]
 8007ca8:	f000 f80e 	bl	8007cc8 <__malloc_unlock>
 8007cac:	e7c6      	b.n	8007c3c <_malloc_r+0x84>
 8007cae:	6007      	str	r7, [r0, #0]
 8007cb0:	e7da      	b.n	8007c68 <_malloc_r+0xb0>
 8007cb2:	46c0      	nop			@ (mov r8, r8)
 8007cb4:	20000864 	.word	0x20000864

08007cb8 <__malloc_lock>:
 8007cb8:	b510      	push	{r4, lr}
 8007cba:	4802      	ldr	r0, [pc, #8]	@ (8007cc4 <__malloc_lock+0xc>)
 8007cbc:	f7ff ff04 	bl	8007ac8 <__retarget_lock_acquire_recursive>
 8007cc0:	bd10      	pop	{r4, pc}
 8007cc2:	46c0      	nop			@ (mov r8, r8)
 8007cc4:	2000085c 	.word	0x2000085c

08007cc8 <__malloc_unlock>:
 8007cc8:	b510      	push	{r4, lr}
 8007cca:	4802      	ldr	r0, [pc, #8]	@ (8007cd4 <__malloc_unlock+0xc>)
 8007ccc:	f7ff fefd 	bl	8007aca <__retarget_lock_release_recursive>
 8007cd0:	bd10      	pop	{r4, pc}
 8007cd2:	46c0      	nop			@ (mov r8, r8)
 8007cd4:	2000085c 	.word	0x2000085c

08007cd8 <__ssputs_r>:
 8007cd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007cda:	688e      	ldr	r6, [r1, #8]
 8007cdc:	b085      	sub	sp, #20
 8007cde:	001f      	movs	r7, r3
 8007ce0:	000c      	movs	r4, r1
 8007ce2:	680b      	ldr	r3, [r1, #0]
 8007ce4:	9002      	str	r0, [sp, #8]
 8007ce6:	9203      	str	r2, [sp, #12]
 8007ce8:	42be      	cmp	r6, r7
 8007cea:	d830      	bhi.n	8007d4e <__ssputs_r+0x76>
 8007cec:	210c      	movs	r1, #12
 8007cee:	5e62      	ldrsh	r2, [r4, r1]
 8007cf0:	2190      	movs	r1, #144	@ 0x90
 8007cf2:	00c9      	lsls	r1, r1, #3
 8007cf4:	420a      	tst	r2, r1
 8007cf6:	d028      	beq.n	8007d4a <__ssputs_r+0x72>
 8007cf8:	2003      	movs	r0, #3
 8007cfa:	6921      	ldr	r1, [r4, #16]
 8007cfc:	1a5b      	subs	r3, r3, r1
 8007cfe:	9301      	str	r3, [sp, #4]
 8007d00:	6963      	ldr	r3, [r4, #20]
 8007d02:	4343      	muls	r3, r0
 8007d04:	9801      	ldr	r0, [sp, #4]
 8007d06:	0fdd      	lsrs	r5, r3, #31
 8007d08:	18ed      	adds	r5, r5, r3
 8007d0a:	1c7b      	adds	r3, r7, #1
 8007d0c:	181b      	adds	r3, r3, r0
 8007d0e:	106d      	asrs	r5, r5, #1
 8007d10:	42ab      	cmp	r3, r5
 8007d12:	d900      	bls.n	8007d16 <__ssputs_r+0x3e>
 8007d14:	001d      	movs	r5, r3
 8007d16:	0552      	lsls	r2, r2, #21
 8007d18:	d528      	bpl.n	8007d6c <__ssputs_r+0x94>
 8007d1a:	0029      	movs	r1, r5
 8007d1c:	9802      	ldr	r0, [sp, #8]
 8007d1e:	f7ff ff4b 	bl	8007bb8 <_malloc_r>
 8007d22:	1e06      	subs	r6, r0, #0
 8007d24:	d02c      	beq.n	8007d80 <__ssputs_r+0xa8>
 8007d26:	9a01      	ldr	r2, [sp, #4]
 8007d28:	6921      	ldr	r1, [r4, #16]
 8007d2a:	f7ff fecf 	bl	8007acc <memcpy>
 8007d2e:	89a2      	ldrh	r2, [r4, #12]
 8007d30:	4b18      	ldr	r3, [pc, #96]	@ (8007d94 <__ssputs_r+0xbc>)
 8007d32:	401a      	ands	r2, r3
 8007d34:	2380      	movs	r3, #128	@ 0x80
 8007d36:	4313      	orrs	r3, r2
 8007d38:	81a3      	strh	r3, [r4, #12]
 8007d3a:	9b01      	ldr	r3, [sp, #4]
 8007d3c:	6126      	str	r6, [r4, #16]
 8007d3e:	18f6      	adds	r6, r6, r3
 8007d40:	6026      	str	r6, [r4, #0]
 8007d42:	003e      	movs	r6, r7
 8007d44:	6165      	str	r5, [r4, #20]
 8007d46:	1aed      	subs	r5, r5, r3
 8007d48:	60a5      	str	r5, [r4, #8]
 8007d4a:	42be      	cmp	r6, r7
 8007d4c:	d900      	bls.n	8007d50 <__ssputs_r+0x78>
 8007d4e:	003e      	movs	r6, r7
 8007d50:	0032      	movs	r2, r6
 8007d52:	9903      	ldr	r1, [sp, #12]
 8007d54:	6820      	ldr	r0, [r4, #0]
 8007d56:	f000 fa9b 	bl	8008290 <memmove>
 8007d5a:	2000      	movs	r0, #0
 8007d5c:	68a3      	ldr	r3, [r4, #8]
 8007d5e:	1b9b      	subs	r3, r3, r6
 8007d60:	60a3      	str	r3, [r4, #8]
 8007d62:	6823      	ldr	r3, [r4, #0]
 8007d64:	199b      	adds	r3, r3, r6
 8007d66:	6023      	str	r3, [r4, #0]
 8007d68:	b005      	add	sp, #20
 8007d6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d6c:	002a      	movs	r2, r5
 8007d6e:	9802      	ldr	r0, [sp, #8]
 8007d70:	f000 fabf 	bl	80082f2 <_realloc_r>
 8007d74:	1e06      	subs	r6, r0, #0
 8007d76:	d1e0      	bne.n	8007d3a <__ssputs_r+0x62>
 8007d78:	6921      	ldr	r1, [r4, #16]
 8007d7a:	9802      	ldr	r0, [sp, #8]
 8007d7c:	f7ff feb0 	bl	8007ae0 <_free_r>
 8007d80:	230c      	movs	r3, #12
 8007d82:	2001      	movs	r0, #1
 8007d84:	9a02      	ldr	r2, [sp, #8]
 8007d86:	4240      	negs	r0, r0
 8007d88:	6013      	str	r3, [r2, #0]
 8007d8a:	89a2      	ldrh	r2, [r4, #12]
 8007d8c:	3334      	adds	r3, #52	@ 0x34
 8007d8e:	4313      	orrs	r3, r2
 8007d90:	81a3      	strh	r3, [r4, #12]
 8007d92:	e7e9      	b.n	8007d68 <__ssputs_r+0x90>
 8007d94:	fffffb7f 	.word	0xfffffb7f

08007d98 <_svfiprintf_r>:
 8007d98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d9a:	b0a1      	sub	sp, #132	@ 0x84
 8007d9c:	9003      	str	r0, [sp, #12]
 8007d9e:	001d      	movs	r5, r3
 8007da0:	898b      	ldrh	r3, [r1, #12]
 8007da2:	000f      	movs	r7, r1
 8007da4:	0016      	movs	r6, r2
 8007da6:	061b      	lsls	r3, r3, #24
 8007da8:	d511      	bpl.n	8007dce <_svfiprintf_r+0x36>
 8007daa:	690b      	ldr	r3, [r1, #16]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d10e      	bne.n	8007dce <_svfiprintf_r+0x36>
 8007db0:	2140      	movs	r1, #64	@ 0x40
 8007db2:	f7ff ff01 	bl	8007bb8 <_malloc_r>
 8007db6:	6038      	str	r0, [r7, #0]
 8007db8:	6138      	str	r0, [r7, #16]
 8007dba:	2800      	cmp	r0, #0
 8007dbc:	d105      	bne.n	8007dca <_svfiprintf_r+0x32>
 8007dbe:	230c      	movs	r3, #12
 8007dc0:	9a03      	ldr	r2, [sp, #12]
 8007dc2:	6013      	str	r3, [r2, #0]
 8007dc4:	2001      	movs	r0, #1
 8007dc6:	4240      	negs	r0, r0
 8007dc8:	e0cf      	b.n	8007f6a <_svfiprintf_r+0x1d2>
 8007dca:	2340      	movs	r3, #64	@ 0x40
 8007dcc:	617b      	str	r3, [r7, #20]
 8007dce:	2300      	movs	r3, #0
 8007dd0:	ac08      	add	r4, sp, #32
 8007dd2:	6163      	str	r3, [r4, #20]
 8007dd4:	3320      	adds	r3, #32
 8007dd6:	7663      	strb	r3, [r4, #25]
 8007dd8:	3310      	adds	r3, #16
 8007dda:	76a3      	strb	r3, [r4, #26]
 8007ddc:	9507      	str	r5, [sp, #28]
 8007dde:	0035      	movs	r5, r6
 8007de0:	782b      	ldrb	r3, [r5, #0]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d001      	beq.n	8007dea <_svfiprintf_r+0x52>
 8007de6:	2b25      	cmp	r3, #37	@ 0x25
 8007de8:	d148      	bne.n	8007e7c <_svfiprintf_r+0xe4>
 8007dea:	1bab      	subs	r3, r5, r6
 8007dec:	9305      	str	r3, [sp, #20]
 8007dee:	42b5      	cmp	r5, r6
 8007df0:	d00b      	beq.n	8007e0a <_svfiprintf_r+0x72>
 8007df2:	0032      	movs	r2, r6
 8007df4:	0039      	movs	r1, r7
 8007df6:	9803      	ldr	r0, [sp, #12]
 8007df8:	f7ff ff6e 	bl	8007cd8 <__ssputs_r>
 8007dfc:	3001      	adds	r0, #1
 8007dfe:	d100      	bne.n	8007e02 <_svfiprintf_r+0x6a>
 8007e00:	e0ae      	b.n	8007f60 <_svfiprintf_r+0x1c8>
 8007e02:	6963      	ldr	r3, [r4, #20]
 8007e04:	9a05      	ldr	r2, [sp, #20]
 8007e06:	189b      	adds	r3, r3, r2
 8007e08:	6163      	str	r3, [r4, #20]
 8007e0a:	782b      	ldrb	r3, [r5, #0]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d100      	bne.n	8007e12 <_svfiprintf_r+0x7a>
 8007e10:	e0a6      	b.n	8007f60 <_svfiprintf_r+0x1c8>
 8007e12:	2201      	movs	r2, #1
 8007e14:	2300      	movs	r3, #0
 8007e16:	4252      	negs	r2, r2
 8007e18:	6062      	str	r2, [r4, #4]
 8007e1a:	a904      	add	r1, sp, #16
 8007e1c:	3254      	adds	r2, #84	@ 0x54
 8007e1e:	1852      	adds	r2, r2, r1
 8007e20:	1c6e      	adds	r6, r5, #1
 8007e22:	6023      	str	r3, [r4, #0]
 8007e24:	60e3      	str	r3, [r4, #12]
 8007e26:	60a3      	str	r3, [r4, #8]
 8007e28:	7013      	strb	r3, [r2, #0]
 8007e2a:	65a3      	str	r3, [r4, #88]	@ 0x58
 8007e2c:	4b54      	ldr	r3, [pc, #336]	@ (8007f80 <_svfiprintf_r+0x1e8>)
 8007e2e:	2205      	movs	r2, #5
 8007e30:	0018      	movs	r0, r3
 8007e32:	7831      	ldrb	r1, [r6, #0]
 8007e34:	9305      	str	r3, [sp, #20]
 8007e36:	f000 fa51 	bl	80082dc <memchr>
 8007e3a:	1c75      	adds	r5, r6, #1
 8007e3c:	2800      	cmp	r0, #0
 8007e3e:	d11f      	bne.n	8007e80 <_svfiprintf_r+0xe8>
 8007e40:	6822      	ldr	r2, [r4, #0]
 8007e42:	06d3      	lsls	r3, r2, #27
 8007e44:	d504      	bpl.n	8007e50 <_svfiprintf_r+0xb8>
 8007e46:	2353      	movs	r3, #83	@ 0x53
 8007e48:	a904      	add	r1, sp, #16
 8007e4a:	185b      	adds	r3, r3, r1
 8007e4c:	2120      	movs	r1, #32
 8007e4e:	7019      	strb	r1, [r3, #0]
 8007e50:	0713      	lsls	r3, r2, #28
 8007e52:	d504      	bpl.n	8007e5e <_svfiprintf_r+0xc6>
 8007e54:	2353      	movs	r3, #83	@ 0x53
 8007e56:	a904      	add	r1, sp, #16
 8007e58:	185b      	adds	r3, r3, r1
 8007e5a:	212b      	movs	r1, #43	@ 0x2b
 8007e5c:	7019      	strb	r1, [r3, #0]
 8007e5e:	7833      	ldrb	r3, [r6, #0]
 8007e60:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e62:	d016      	beq.n	8007e92 <_svfiprintf_r+0xfa>
 8007e64:	0035      	movs	r5, r6
 8007e66:	2100      	movs	r1, #0
 8007e68:	200a      	movs	r0, #10
 8007e6a:	68e3      	ldr	r3, [r4, #12]
 8007e6c:	782a      	ldrb	r2, [r5, #0]
 8007e6e:	1c6e      	adds	r6, r5, #1
 8007e70:	3a30      	subs	r2, #48	@ 0x30
 8007e72:	2a09      	cmp	r2, #9
 8007e74:	d950      	bls.n	8007f18 <_svfiprintf_r+0x180>
 8007e76:	2900      	cmp	r1, #0
 8007e78:	d111      	bne.n	8007e9e <_svfiprintf_r+0x106>
 8007e7a:	e017      	b.n	8007eac <_svfiprintf_r+0x114>
 8007e7c:	3501      	adds	r5, #1
 8007e7e:	e7af      	b.n	8007de0 <_svfiprintf_r+0x48>
 8007e80:	9b05      	ldr	r3, [sp, #20]
 8007e82:	6822      	ldr	r2, [r4, #0]
 8007e84:	1ac0      	subs	r0, r0, r3
 8007e86:	2301      	movs	r3, #1
 8007e88:	4083      	lsls	r3, r0
 8007e8a:	4313      	orrs	r3, r2
 8007e8c:	002e      	movs	r6, r5
 8007e8e:	6023      	str	r3, [r4, #0]
 8007e90:	e7cc      	b.n	8007e2c <_svfiprintf_r+0x94>
 8007e92:	9b07      	ldr	r3, [sp, #28]
 8007e94:	1d19      	adds	r1, r3, #4
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	9107      	str	r1, [sp, #28]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	db01      	blt.n	8007ea2 <_svfiprintf_r+0x10a>
 8007e9e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007ea0:	e004      	b.n	8007eac <_svfiprintf_r+0x114>
 8007ea2:	425b      	negs	r3, r3
 8007ea4:	60e3      	str	r3, [r4, #12]
 8007ea6:	2302      	movs	r3, #2
 8007ea8:	4313      	orrs	r3, r2
 8007eaa:	6023      	str	r3, [r4, #0]
 8007eac:	782b      	ldrb	r3, [r5, #0]
 8007eae:	2b2e      	cmp	r3, #46	@ 0x2e
 8007eb0:	d10c      	bne.n	8007ecc <_svfiprintf_r+0x134>
 8007eb2:	786b      	ldrb	r3, [r5, #1]
 8007eb4:	2b2a      	cmp	r3, #42	@ 0x2a
 8007eb6:	d134      	bne.n	8007f22 <_svfiprintf_r+0x18a>
 8007eb8:	9b07      	ldr	r3, [sp, #28]
 8007eba:	3502      	adds	r5, #2
 8007ebc:	1d1a      	adds	r2, r3, #4
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	9207      	str	r2, [sp, #28]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	da01      	bge.n	8007eca <_svfiprintf_r+0x132>
 8007ec6:	2301      	movs	r3, #1
 8007ec8:	425b      	negs	r3, r3
 8007eca:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ecc:	4e2d      	ldr	r6, [pc, #180]	@ (8007f84 <_svfiprintf_r+0x1ec>)
 8007ece:	2203      	movs	r2, #3
 8007ed0:	0030      	movs	r0, r6
 8007ed2:	7829      	ldrb	r1, [r5, #0]
 8007ed4:	f000 fa02 	bl	80082dc <memchr>
 8007ed8:	2800      	cmp	r0, #0
 8007eda:	d006      	beq.n	8007eea <_svfiprintf_r+0x152>
 8007edc:	2340      	movs	r3, #64	@ 0x40
 8007ede:	1b80      	subs	r0, r0, r6
 8007ee0:	4083      	lsls	r3, r0
 8007ee2:	6822      	ldr	r2, [r4, #0]
 8007ee4:	3501      	adds	r5, #1
 8007ee6:	4313      	orrs	r3, r2
 8007ee8:	6023      	str	r3, [r4, #0]
 8007eea:	7829      	ldrb	r1, [r5, #0]
 8007eec:	2206      	movs	r2, #6
 8007eee:	4826      	ldr	r0, [pc, #152]	@ (8007f88 <_svfiprintf_r+0x1f0>)
 8007ef0:	1c6e      	adds	r6, r5, #1
 8007ef2:	7621      	strb	r1, [r4, #24]
 8007ef4:	f000 f9f2 	bl	80082dc <memchr>
 8007ef8:	2800      	cmp	r0, #0
 8007efa:	d038      	beq.n	8007f6e <_svfiprintf_r+0x1d6>
 8007efc:	4b23      	ldr	r3, [pc, #140]	@ (8007f8c <_svfiprintf_r+0x1f4>)
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d122      	bne.n	8007f48 <_svfiprintf_r+0x1b0>
 8007f02:	2207      	movs	r2, #7
 8007f04:	9b07      	ldr	r3, [sp, #28]
 8007f06:	3307      	adds	r3, #7
 8007f08:	4393      	bics	r3, r2
 8007f0a:	3308      	adds	r3, #8
 8007f0c:	9307      	str	r3, [sp, #28]
 8007f0e:	6963      	ldr	r3, [r4, #20]
 8007f10:	9a04      	ldr	r2, [sp, #16]
 8007f12:	189b      	adds	r3, r3, r2
 8007f14:	6163      	str	r3, [r4, #20]
 8007f16:	e762      	b.n	8007dde <_svfiprintf_r+0x46>
 8007f18:	4343      	muls	r3, r0
 8007f1a:	0035      	movs	r5, r6
 8007f1c:	2101      	movs	r1, #1
 8007f1e:	189b      	adds	r3, r3, r2
 8007f20:	e7a4      	b.n	8007e6c <_svfiprintf_r+0xd4>
 8007f22:	2300      	movs	r3, #0
 8007f24:	200a      	movs	r0, #10
 8007f26:	0019      	movs	r1, r3
 8007f28:	3501      	adds	r5, #1
 8007f2a:	6063      	str	r3, [r4, #4]
 8007f2c:	782a      	ldrb	r2, [r5, #0]
 8007f2e:	1c6e      	adds	r6, r5, #1
 8007f30:	3a30      	subs	r2, #48	@ 0x30
 8007f32:	2a09      	cmp	r2, #9
 8007f34:	d903      	bls.n	8007f3e <_svfiprintf_r+0x1a6>
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d0c8      	beq.n	8007ecc <_svfiprintf_r+0x134>
 8007f3a:	9109      	str	r1, [sp, #36]	@ 0x24
 8007f3c:	e7c6      	b.n	8007ecc <_svfiprintf_r+0x134>
 8007f3e:	4341      	muls	r1, r0
 8007f40:	0035      	movs	r5, r6
 8007f42:	2301      	movs	r3, #1
 8007f44:	1889      	adds	r1, r1, r2
 8007f46:	e7f1      	b.n	8007f2c <_svfiprintf_r+0x194>
 8007f48:	aa07      	add	r2, sp, #28
 8007f4a:	9200      	str	r2, [sp, #0]
 8007f4c:	0021      	movs	r1, r4
 8007f4e:	003a      	movs	r2, r7
 8007f50:	4b0f      	ldr	r3, [pc, #60]	@ (8007f90 <_svfiprintf_r+0x1f8>)
 8007f52:	9803      	ldr	r0, [sp, #12]
 8007f54:	e000      	b.n	8007f58 <_svfiprintf_r+0x1c0>
 8007f56:	bf00      	nop
 8007f58:	9004      	str	r0, [sp, #16]
 8007f5a:	9b04      	ldr	r3, [sp, #16]
 8007f5c:	3301      	adds	r3, #1
 8007f5e:	d1d6      	bne.n	8007f0e <_svfiprintf_r+0x176>
 8007f60:	89bb      	ldrh	r3, [r7, #12]
 8007f62:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8007f64:	065b      	lsls	r3, r3, #25
 8007f66:	d500      	bpl.n	8007f6a <_svfiprintf_r+0x1d2>
 8007f68:	e72c      	b.n	8007dc4 <_svfiprintf_r+0x2c>
 8007f6a:	b021      	add	sp, #132	@ 0x84
 8007f6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f6e:	aa07      	add	r2, sp, #28
 8007f70:	9200      	str	r2, [sp, #0]
 8007f72:	0021      	movs	r1, r4
 8007f74:	003a      	movs	r2, r7
 8007f76:	4b06      	ldr	r3, [pc, #24]	@ (8007f90 <_svfiprintf_r+0x1f8>)
 8007f78:	9803      	ldr	r0, [sp, #12]
 8007f7a:	f000 f87b 	bl	8008074 <_printf_i>
 8007f7e:	e7eb      	b.n	8007f58 <_svfiprintf_r+0x1c0>
 8007f80:	08008c58 	.word	0x08008c58
 8007f84:	08008c5e 	.word	0x08008c5e
 8007f88:	08008c62 	.word	0x08008c62
 8007f8c:	00000000 	.word	0x00000000
 8007f90:	08007cd9 	.word	0x08007cd9

08007f94 <_printf_common>:
 8007f94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007f96:	0016      	movs	r6, r2
 8007f98:	9301      	str	r3, [sp, #4]
 8007f9a:	688a      	ldr	r2, [r1, #8]
 8007f9c:	690b      	ldr	r3, [r1, #16]
 8007f9e:	000c      	movs	r4, r1
 8007fa0:	9000      	str	r0, [sp, #0]
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	da00      	bge.n	8007fa8 <_printf_common+0x14>
 8007fa6:	0013      	movs	r3, r2
 8007fa8:	0022      	movs	r2, r4
 8007faa:	6033      	str	r3, [r6, #0]
 8007fac:	3243      	adds	r2, #67	@ 0x43
 8007fae:	7812      	ldrb	r2, [r2, #0]
 8007fb0:	2a00      	cmp	r2, #0
 8007fb2:	d001      	beq.n	8007fb8 <_printf_common+0x24>
 8007fb4:	3301      	adds	r3, #1
 8007fb6:	6033      	str	r3, [r6, #0]
 8007fb8:	6823      	ldr	r3, [r4, #0]
 8007fba:	069b      	lsls	r3, r3, #26
 8007fbc:	d502      	bpl.n	8007fc4 <_printf_common+0x30>
 8007fbe:	6833      	ldr	r3, [r6, #0]
 8007fc0:	3302      	adds	r3, #2
 8007fc2:	6033      	str	r3, [r6, #0]
 8007fc4:	6822      	ldr	r2, [r4, #0]
 8007fc6:	2306      	movs	r3, #6
 8007fc8:	0015      	movs	r5, r2
 8007fca:	401d      	ands	r5, r3
 8007fcc:	421a      	tst	r2, r3
 8007fce:	d027      	beq.n	8008020 <_printf_common+0x8c>
 8007fd0:	0023      	movs	r3, r4
 8007fd2:	3343      	adds	r3, #67	@ 0x43
 8007fd4:	781b      	ldrb	r3, [r3, #0]
 8007fd6:	1e5a      	subs	r2, r3, #1
 8007fd8:	4193      	sbcs	r3, r2
 8007fda:	6822      	ldr	r2, [r4, #0]
 8007fdc:	0692      	lsls	r2, r2, #26
 8007fde:	d430      	bmi.n	8008042 <_printf_common+0xae>
 8007fe0:	0022      	movs	r2, r4
 8007fe2:	9901      	ldr	r1, [sp, #4]
 8007fe4:	9800      	ldr	r0, [sp, #0]
 8007fe6:	9d08      	ldr	r5, [sp, #32]
 8007fe8:	3243      	adds	r2, #67	@ 0x43
 8007fea:	47a8      	blx	r5
 8007fec:	3001      	adds	r0, #1
 8007fee:	d025      	beq.n	800803c <_printf_common+0xa8>
 8007ff0:	2206      	movs	r2, #6
 8007ff2:	6823      	ldr	r3, [r4, #0]
 8007ff4:	2500      	movs	r5, #0
 8007ff6:	4013      	ands	r3, r2
 8007ff8:	2b04      	cmp	r3, #4
 8007ffa:	d105      	bne.n	8008008 <_printf_common+0x74>
 8007ffc:	6833      	ldr	r3, [r6, #0]
 8007ffe:	68e5      	ldr	r5, [r4, #12]
 8008000:	1aed      	subs	r5, r5, r3
 8008002:	43eb      	mvns	r3, r5
 8008004:	17db      	asrs	r3, r3, #31
 8008006:	401d      	ands	r5, r3
 8008008:	68a3      	ldr	r3, [r4, #8]
 800800a:	6922      	ldr	r2, [r4, #16]
 800800c:	4293      	cmp	r3, r2
 800800e:	dd01      	ble.n	8008014 <_printf_common+0x80>
 8008010:	1a9b      	subs	r3, r3, r2
 8008012:	18ed      	adds	r5, r5, r3
 8008014:	2600      	movs	r6, #0
 8008016:	42b5      	cmp	r5, r6
 8008018:	d120      	bne.n	800805c <_printf_common+0xc8>
 800801a:	2000      	movs	r0, #0
 800801c:	e010      	b.n	8008040 <_printf_common+0xac>
 800801e:	3501      	adds	r5, #1
 8008020:	68e3      	ldr	r3, [r4, #12]
 8008022:	6832      	ldr	r2, [r6, #0]
 8008024:	1a9b      	subs	r3, r3, r2
 8008026:	42ab      	cmp	r3, r5
 8008028:	ddd2      	ble.n	8007fd0 <_printf_common+0x3c>
 800802a:	0022      	movs	r2, r4
 800802c:	2301      	movs	r3, #1
 800802e:	9901      	ldr	r1, [sp, #4]
 8008030:	9800      	ldr	r0, [sp, #0]
 8008032:	9f08      	ldr	r7, [sp, #32]
 8008034:	3219      	adds	r2, #25
 8008036:	47b8      	blx	r7
 8008038:	3001      	adds	r0, #1
 800803a:	d1f0      	bne.n	800801e <_printf_common+0x8a>
 800803c:	2001      	movs	r0, #1
 800803e:	4240      	negs	r0, r0
 8008040:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008042:	2030      	movs	r0, #48	@ 0x30
 8008044:	18e1      	adds	r1, r4, r3
 8008046:	3143      	adds	r1, #67	@ 0x43
 8008048:	7008      	strb	r0, [r1, #0]
 800804a:	0021      	movs	r1, r4
 800804c:	1c5a      	adds	r2, r3, #1
 800804e:	3145      	adds	r1, #69	@ 0x45
 8008050:	7809      	ldrb	r1, [r1, #0]
 8008052:	18a2      	adds	r2, r4, r2
 8008054:	3243      	adds	r2, #67	@ 0x43
 8008056:	3302      	adds	r3, #2
 8008058:	7011      	strb	r1, [r2, #0]
 800805a:	e7c1      	b.n	8007fe0 <_printf_common+0x4c>
 800805c:	0022      	movs	r2, r4
 800805e:	2301      	movs	r3, #1
 8008060:	9901      	ldr	r1, [sp, #4]
 8008062:	9800      	ldr	r0, [sp, #0]
 8008064:	9f08      	ldr	r7, [sp, #32]
 8008066:	321a      	adds	r2, #26
 8008068:	47b8      	blx	r7
 800806a:	3001      	adds	r0, #1
 800806c:	d0e6      	beq.n	800803c <_printf_common+0xa8>
 800806e:	3601      	adds	r6, #1
 8008070:	e7d1      	b.n	8008016 <_printf_common+0x82>
	...

08008074 <_printf_i>:
 8008074:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008076:	b08b      	sub	sp, #44	@ 0x2c
 8008078:	9206      	str	r2, [sp, #24]
 800807a:	000a      	movs	r2, r1
 800807c:	3243      	adds	r2, #67	@ 0x43
 800807e:	9307      	str	r3, [sp, #28]
 8008080:	9005      	str	r0, [sp, #20]
 8008082:	9203      	str	r2, [sp, #12]
 8008084:	7e0a      	ldrb	r2, [r1, #24]
 8008086:	000c      	movs	r4, r1
 8008088:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800808a:	2a78      	cmp	r2, #120	@ 0x78
 800808c:	d809      	bhi.n	80080a2 <_printf_i+0x2e>
 800808e:	2a62      	cmp	r2, #98	@ 0x62
 8008090:	d80b      	bhi.n	80080aa <_printf_i+0x36>
 8008092:	2a00      	cmp	r2, #0
 8008094:	d100      	bne.n	8008098 <_printf_i+0x24>
 8008096:	e0bc      	b.n	8008212 <_printf_i+0x19e>
 8008098:	497b      	ldr	r1, [pc, #492]	@ (8008288 <_printf_i+0x214>)
 800809a:	9104      	str	r1, [sp, #16]
 800809c:	2a58      	cmp	r2, #88	@ 0x58
 800809e:	d100      	bne.n	80080a2 <_printf_i+0x2e>
 80080a0:	e090      	b.n	80081c4 <_printf_i+0x150>
 80080a2:	0025      	movs	r5, r4
 80080a4:	3542      	adds	r5, #66	@ 0x42
 80080a6:	702a      	strb	r2, [r5, #0]
 80080a8:	e022      	b.n	80080f0 <_printf_i+0x7c>
 80080aa:	0010      	movs	r0, r2
 80080ac:	3863      	subs	r0, #99	@ 0x63
 80080ae:	2815      	cmp	r0, #21
 80080b0:	d8f7      	bhi.n	80080a2 <_printf_i+0x2e>
 80080b2:	f7f8 f833 	bl	800011c <__gnu_thumb1_case_shi>
 80080b6:	0016      	.short	0x0016
 80080b8:	fff6001f 	.word	0xfff6001f
 80080bc:	fff6fff6 	.word	0xfff6fff6
 80080c0:	001ffff6 	.word	0x001ffff6
 80080c4:	fff6fff6 	.word	0xfff6fff6
 80080c8:	fff6fff6 	.word	0xfff6fff6
 80080cc:	003600a1 	.word	0x003600a1
 80080d0:	fff60080 	.word	0xfff60080
 80080d4:	00b2fff6 	.word	0x00b2fff6
 80080d8:	0036fff6 	.word	0x0036fff6
 80080dc:	fff6fff6 	.word	0xfff6fff6
 80080e0:	0084      	.short	0x0084
 80080e2:	0025      	movs	r5, r4
 80080e4:	681a      	ldr	r2, [r3, #0]
 80080e6:	3542      	adds	r5, #66	@ 0x42
 80080e8:	1d11      	adds	r1, r2, #4
 80080ea:	6019      	str	r1, [r3, #0]
 80080ec:	6813      	ldr	r3, [r2, #0]
 80080ee:	702b      	strb	r3, [r5, #0]
 80080f0:	2301      	movs	r3, #1
 80080f2:	e0a0      	b.n	8008236 <_printf_i+0x1c2>
 80080f4:	6818      	ldr	r0, [r3, #0]
 80080f6:	6809      	ldr	r1, [r1, #0]
 80080f8:	1d02      	adds	r2, r0, #4
 80080fa:	060d      	lsls	r5, r1, #24
 80080fc:	d50b      	bpl.n	8008116 <_printf_i+0xa2>
 80080fe:	6806      	ldr	r6, [r0, #0]
 8008100:	601a      	str	r2, [r3, #0]
 8008102:	2e00      	cmp	r6, #0
 8008104:	da03      	bge.n	800810e <_printf_i+0x9a>
 8008106:	232d      	movs	r3, #45	@ 0x2d
 8008108:	9a03      	ldr	r2, [sp, #12]
 800810a:	4276      	negs	r6, r6
 800810c:	7013      	strb	r3, [r2, #0]
 800810e:	4b5e      	ldr	r3, [pc, #376]	@ (8008288 <_printf_i+0x214>)
 8008110:	270a      	movs	r7, #10
 8008112:	9304      	str	r3, [sp, #16]
 8008114:	e018      	b.n	8008148 <_printf_i+0xd4>
 8008116:	6806      	ldr	r6, [r0, #0]
 8008118:	601a      	str	r2, [r3, #0]
 800811a:	0649      	lsls	r1, r1, #25
 800811c:	d5f1      	bpl.n	8008102 <_printf_i+0x8e>
 800811e:	b236      	sxth	r6, r6
 8008120:	e7ef      	b.n	8008102 <_printf_i+0x8e>
 8008122:	6808      	ldr	r0, [r1, #0]
 8008124:	6819      	ldr	r1, [r3, #0]
 8008126:	c940      	ldmia	r1!, {r6}
 8008128:	0605      	lsls	r5, r0, #24
 800812a:	d402      	bmi.n	8008132 <_printf_i+0xbe>
 800812c:	0640      	lsls	r0, r0, #25
 800812e:	d500      	bpl.n	8008132 <_printf_i+0xbe>
 8008130:	b2b6      	uxth	r6, r6
 8008132:	6019      	str	r1, [r3, #0]
 8008134:	4b54      	ldr	r3, [pc, #336]	@ (8008288 <_printf_i+0x214>)
 8008136:	270a      	movs	r7, #10
 8008138:	9304      	str	r3, [sp, #16]
 800813a:	2a6f      	cmp	r2, #111	@ 0x6f
 800813c:	d100      	bne.n	8008140 <_printf_i+0xcc>
 800813e:	3f02      	subs	r7, #2
 8008140:	0023      	movs	r3, r4
 8008142:	2200      	movs	r2, #0
 8008144:	3343      	adds	r3, #67	@ 0x43
 8008146:	701a      	strb	r2, [r3, #0]
 8008148:	6863      	ldr	r3, [r4, #4]
 800814a:	60a3      	str	r3, [r4, #8]
 800814c:	2b00      	cmp	r3, #0
 800814e:	db03      	blt.n	8008158 <_printf_i+0xe4>
 8008150:	2104      	movs	r1, #4
 8008152:	6822      	ldr	r2, [r4, #0]
 8008154:	438a      	bics	r2, r1
 8008156:	6022      	str	r2, [r4, #0]
 8008158:	2e00      	cmp	r6, #0
 800815a:	d102      	bne.n	8008162 <_printf_i+0xee>
 800815c:	9d03      	ldr	r5, [sp, #12]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d00c      	beq.n	800817c <_printf_i+0x108>
 8008162:	9d03      	ldr	r5, [sp, #12]
 8008164:	0030      	movs	r0, r6
 8008166:	0039      	movs	r1, r7
 8008168:	f7f8 f868 	bl	800023c <__aeabi_uidivmod>
 800816c:	9b04      	ldr	r3, [sp, #16]
 800816e:	3d01      	subs	r5, #1
 8008170:	5c5b      	ldrb	r3, [r3, r1]
 8008172:	702b      	strb	r3, [r5, #0]
 8008174:	0033      	movs	r3, r6
 8008176:	0006      	movs	r6, r0
 8008178:	429f      	cmp	r7, r3
 800817a:	d9f3      	bls.n	8008164 <_printf_i+0xf0>
 800817c:	2f08      	cmp	r7, #8
 800817e:	d109      	bne.n	8008194 <_printf_i+0x120>
 8008180:	6823      	ldr	r3, [r4, #0]
 8008182:	07db      	lsls	r3, r3, #31
 8008184:	d506      	bpl.n	8008194 <_printf_i+0x120>
 8008186:	6862      	ldr	r2, [r4, #4]
 8008188:	6923      	ldr	r3, [r4, #16]
 800818a:	429a      	cmp	r2, r3
 800818c:	dc02      	bgt.n	8008194 <_printf_i+0x120>
 800818e:	2330      	movs	r3, #48	@ 0x30
 8008190:	3d01      	subs	r5, #1
 8008192:	702b      	strb	r3, [r5, #0]
 8008194:	9b03      	ldr	r3, [sp, #12]
 8008196:	1b5b      	subs	r3, r3, r5
 8008198:	6123      	str	r3, [r4, #16]
 800819a:	9b07      	ldr	r3, [sp, #28]
 800819c:	0021      	movs	r1, r4
 800819e:	9300      	str	r3, [sp, #0]
 80081a0:	9805      	ldr	r0, [sp, #20]
 80081a2:	9b06      	ldr	r3, [sp, #24]
 80081a4:	aa09      	add	r2, sp, #36	@ 0x24
 80081a6:	f7ff fef5 	bl	8007f94 <_printf_common>
 80081aa:	3001      	adds	r0, #1
 80081ac:	d148      	bne.n	8008240 <_printf_i+0x1cc>
 80081ae:	2001      	movs	r0, #1
 80081b0:	4240      	negs	r0, r0
 80081b2:	b00b      	add	sp, #44	@ 0x2c
 80081b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081b6:	2220      	movs	r2, #32
 80081b8:	6809      	ldr	r1, [r1, #0]
 80081ba:	430a      	orrs	r2, r1
 80081bc:	6022      	str	r2, [r4, #0]
 80081be:	2278      	movs	r2, #120	@ 0x78
 80081c0:	4932      	ldr	r1, [pc, #200]	@ (800828c <_printf_i+0x218>)
 80081c2:	9104      	str	r1, [sp, #16]
 80081c4:	0021      	movs	r1, r4
 80081c6:	3145      	adds	r1, #69	@ 0x45
 80081c8:	700a      	strb	r2, [r1, #0]
 80081ca:	6819      	ldr	r1, [r3, #0]
 80081cc:	6822      	ldr	r2, [r4, #0]
 80081ce:	c940      	ldmia	r1!, {r6}
 80081d0:	0610      	lsls	r0, r2, #24
 80081d2:	d402      	bmi.n	80081da <_printf_i+0x166>
 80081d4:	0650      	lsls	r0, r2, #25
 80081d6:	d500      	bpl.n	80081da <_printf_i+0x166>
 80081d8:	b2b6      	uxth	r6, r6
 80081da:	6019      	str	r1, [r3, #0]
 80081dc:	07d3      	lsls	r3, r2, #31
 80081de:	d502      	bpl.n	80081e6 <_printf_i+0x172>
 80081e0:	2320      	movs	r3, #32
 80081e2:	4313      	orrs	r3, r2
 80081e4:	6023      	str	r3, [r4, #0]
 80081e6:	2e00      	cmp	r6, #0
 80081e8:	d001      	beq.n	80081ee <_printf_i+0x17a>
 80081ea:	2710      	movs	r7, #16
 80081ec:	e7a8      	b.n	8008140 <_printf_i+0xcc>
 80081ee:	2220      	movs	r2, #32
 80081f0:	6823      	ldr	r3, [r4, #0]
 80081f2:	4393      	bics	r3, r2
 80081f4:	6023      	str	r3, [r4, #0]
 80081f6:	e7f8      	b.n	80081ea <_printf_i+0x176>
 80081f8:	681a      	ldr	r2, [r3, #0]
 80081fa:	680d      	ldr	r5, [r1, #0]
 80081fc:	1d10      	adds	r0, r2, #4
 80081fe:	6949      	ldr	r1, [r1, #20]
 8008200:	6018      	str	r0, [r3, #0]
 8008202:	6813      	ldr	r3, [r2, #0]
 8008204:	062e      	lsls	r6, r5, #24
 8008206:	d501      	bpl.n	800820c <_printf_i+0x198>
 8008208:	6019      	str	r1, [r3, #0]
 800820a:	e002      	b.n	8008212 <_printf_i+0x19e>
 800820c:	066d      	lsls	r5, r5, #25
 800820e:	d5fb      	bpl.n	8008208 <_printf_i+0x194>
 8008210:	8019      	strh	r1, [r3, #0]
 8008212:	2300      	movs	r3, #0
 8008214:	9d03      	ldr	r5, [sp, #12]
 8008216:	6123      	str	r3, [r4, #16]
 8008218:	e7bf      	b.n	800819a <_printf_i+0x126>
 800821a:	681a      	ldr	r2, [r3, #0]
 800821c:	1d11      	adds	r1, r2, #4
 800821e:	6019      	str	r1, [r3, #0]
 8008220:	6815      	ldr	r5, [r2, #0]
 8008222:	2100      	movs	r1, #0
 8008224:	0028      	movs	r0, r5
 8008226:	6862      	ldr	r2, [r4, #4]
 8008228:	f000 f858 	bl	80082dc <memchr>
 800822c:	2800      	cmp	r0, #0
 800822e:	d001      	beq.n	8008234 <_printf_i+0x1c0>
 8008230:	1b40      	subs	r0, r0, r5
 8008232:	6060      	str	r0, [r4, #4]
 8008234:	6863      	ldr	r3, [r4, #4]
 8008236:	6123      	str	r3, [r4, #16]
 8008238:	2300      	movs	r3, #0
 800823a:	9a03      	ldr	r2, [sp, #12]
 800823c:	7013      	strb	r3, [r2, #0]
 800823e:	e7ac      	b.n	800819a <_printf_i+0x126>
 8008240:	002a      	movs	r2, r5
 8008242:	6923      	ldr	r3, [r4, #16]
 8008244:	9906      	ldr	r1, [sp, #24]
 8008246:	9805      	ldr	r0, [sp, #20]
 8008248:	9d07      	ldr	r5, [sp, #28]
 800824a:	47a8      	blx	r5
 800824c:	3001      	adds	r0, #1
 800824e:	d0ae      	beq.n	80081ae <_printf_i+0x13a>
 8008250:	6823      	ldr	r3, [r4, #0]
 8008252:	079b      	lsls	r3, r3, #30
 8008254:	d415      	bmi.n	8008282 <_printf_i+0x20e>
 8008256:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008258:	68e0      	ldr	r0, [r4, #12]
 800825a:	4298      	cmp	r0, r3
 800825c:	daa9      	bge.n	80081b2 <_printf_i+0x13e>
 800825e:	0018      	movs	r0, r3
 8008260:	e7a7      	b.n	80081b2 <_printf_i+0x13e>
 8008262:	0022      	movs	r2, r4
 8008264:	2301      	movs	r3, #1
 8008266:	9906      	ldr	r1, [sp, #24]
 8008268:	9805      	ldr	r0, [sp, #20]
 800826a:	9e07      	ldr	r6, [sp, #28]
 800826c:	3219      	adds	r2, #25
 800826e:	47b0      	blx	r6
 8008270:	3001      	adds	r0, #1
 8008272:	d09c      	beq.n	80081ae <_printf_i+0x13a>
 8008274:	3501      	adds	r5, #1
 8008276:	68e3      	ldr	r3, [r4, #12]
 8008278:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800827a:	1a9b      	subs	r3, r3, r2
 800827c:	42ab      	cmp	r3, r5
 800827e:	dcf0      	bgt.n	8008262 <_printf_i+0x1ee>
 8008280:	e7e9      	b.n	8008256 <_printf_i+0x1e2>
 8008282:	2500      	movs	r5, #0
 8008284:	e7f7      	b.n	8008276 <_printf_i+0x202>
 8008286:	46c0      	nop			@ (mov r8, r8)
 8008288:	08008c69 	.word	0x08008c69
 800828c:	08008c7a 	.word	0x08008c7a

08008290 <memmove>:
 8008290:	b510      	push	{r4, lr}
 8008292:	4288      	cmp	r0, r1
 8008294:	d806      	bhi.n	80082a4 <memmove+0x14>
 8008296:	2300      	movs	r3, #0
 8008298:	429a      	cmp	r2, r3
 800829a:	d008      	beq.n	80082ae <memmove+0x1e>
 800829c:	5ccc      	ldrb	r4, [r1, r3]
 800829e:	54c4      	strb	r4, [r0, r3]
 80082a0:	3301      	adds	r3, #1
 80082a2:	e7f9      	b.n	8008298 <memmove+0x8>
 80082a4:	188b      	adds	r3, r1, r2
 80082a6:	4298      	cmp	r0, r3
 80082a8:	d2f5      	bcs.n	8008296 <memmove+0x6>
 80082aa:	3a01      	subs	r2, #1
 80082ac:	d200      	bcs.n	80082b0 <memmove+0x20>
 80082ae:	bd10      	pop	{r4, pc}
 80082b0:	5c8b      	ldrb	r3, [r1, r2]
 80082b2:	5483      	strb	r3, [r0, r2]
 80082b4:	e7f9      	b.n	80082aa <memmove+0x1a>
	...

080082b8 <_sbrk_r>:
 80082b8:	2300      	movs	r3, #0
 80082ba:	b570      	push	{r4, r5, r6, lr}
 80082bc:	4d06      	ldr	r5, [pc, #24]	@ (80082d8 <_sbrk_r+0x20>)
 80082be:	0004      	movs	r4, r0
 80082c0:	0008      	movs	r0, r1
 80082c2:	602b      	str	r3, [r5, #0]
 80082c4:	f7f9 f93e 	bl	8001544 <_sbrk>
 80082c8:	1c43      	adds	r3, r0, #1
 80082ca:	d103      	bne.n	80082d4 <_sbrk_r+0x1c>
 80082cc:	682b      	ldr	r3, [r5, #0]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d000      	beq.n	80082d4 <_sbrk_r+0x1c>
 80082d2:	6023      	str	r3, [r4, #0]
 80082d4:	bd70      	pop	{r4, r5, r6, pc}
 80082d6:	46c0      	nop			@ (mov r8, r8)
 80082d8:	20000858 	.word	0x20000858

080082dc <memchr>:
 80082dc:	b2c9      	uxtb	r1, r1
 80082de:	1882      	adds	r2, r0, r2
 80082e0:	4290      	cmp	r0, r2
 80082e2:	d101      	bne.n	80082e8 <memchr+0xc>
 80082e4:	2000      	movs	r0, #0
 80082e6:	4770      	bx	lr
 80082e8:	7803      	ldrb	r3, [r0, #0]
 80082ea:	428b      	cmp	r3, r1
 80082ec:	d0fb      	beq.n	80082e6 <memchr+0xa>
 80082ee:	3001      	adds	r0, #1
 80082f0:	e7f6      	b.n	80082e0 <memchr+0x4>

080082f2 <_realloc_r>:
 80082f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80082f4:	0006      	movs	r6, r0
 80082f6:	000c      	movs	r4, r1
 80082f8:	0015      	movs	r5, r2
 80082fa:	2900      	cmp	r1, #0
 80082fc:	d105      	bne.n	800830a <_realloc_r+0x18>
 80082fe:	0011      	movs	r1, r2
 8008300:	f7ff fc5a 	bl	8007bb8 <_malloc_r>
 8008304:	0004      	movs	r4, r0
 8008306:	0020      	movs	r0, r4
 8008308:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800830a:	2a00      	cmp	r2, #0
 800830c:	d103      	bne.n	8008316 <_realloc_r+0x24>
 800830e:	f7ff fbe7 	bl	8007ae0 <_free_r>
 8008312:	2400      	movs	r4, #0
 8008314:	e7f7      	b.n	8008306 <_realloc_r+0x14>
 8008316:	f000 f81b 	bl	8008350 <_malloc_usable_size_r>
 800831a:	0007      	movs	r7, r0
 800831c:	4285      	cmp	r5, r0
 800831e:	d802      	bhi.n	8008326 <_realloc_r+0x34>
 8008320:	0843      	lsrs	r3, r0, #1
 8008322:	42ab      	cmp	r3, r5
 8008324:	d3ef      	bcc.n	8008306 <_realloc_r+0x14>
 8008326:	0029      	movs	r1, r5
 8008328:	0030      	movs	r0, r6
 800832a:	f7ff fc45 	bl	8007bb8 <_malloc_r>
 800832e:	9001      	str	r0, [sp, #4]
 8008330:	2800      	cmp	r0, #0
 8008332:	d0ee      	beq.n	8008312 <_realloc_r+0x20>
 8008334:	002a      	movs	r2, r5
 8008336:	42bd      	cmp	r5, r7
 8008338:	d900      	bls.n	800833c <_realloc_r+0x4a>
 800833a:	003a      	movs	r2, r7
 800833c:	0021      	movs	r1, r4
 800833e:	9801      	ldr	r0, [sp, #4]
 8008340:	f7ff fbc4 	bl	8007acc <memcpy>
 8008344:	0021      	movs	r1, r4
 8008346:	0030      	movs	r0, r6
 8008348:	f7ff fbca 	bl	8007ae0 <_free_r>
 800834c:	9c01      	ldr	r4, [sp, #4]
 800834e:	e7da      	b.n	8008306 <_realloc_r+0x14>

08008350 <_malloc_usable_size_r>:
 8008350:	1f0b      	subs	r3, r1, #4
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	1f18      	subs	r0, r3, #4
 8008356:	2b00      	cmp	r3, #0
 8008358:	da01      	bge.n	800835e <_malloc_usable_size_r+0xe>
 800835a:	580b      	ldr	r3, [r1, r0]
 800835c:	18c0      	adds	r0, r0, r3
 800835e:	4770      	bx	lr

08008360 <_init>:
 8008360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008362:	46c0      	nop			@ (mov r8, r8)
 8008364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008366:	bc08      	pop	{r3}
 8008368:	469e      	mov	lr, r3
 800836a:	4770      	bx	lr

0800836c <_fini>:
 800836c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800836e:	46c0      	nop			@ (mov r8, r8)
 8008370:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008372:	bc08      	pop	{r3}
 8008374:	469e      	mov	lr, r3
 8008376:	4770      	bx	lr
