// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "06/07/2017 14:56:56"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module PROCESSOR (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	MAIN_CLOCK,
	PROCESS_DONE);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	MAIN_CLOCK;
output 	PROCESS_DONE;

// Design Ports Information
// PROCESS_DONE	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAIN_CLOCK	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Processor_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \MAIN_CLOCK~input_o ;
wire \Processor|Clock|TICK~0_combout ;
wire \Processor|Clock|TICK~q ;
wire \Processor|Clock|TICK~clkctrl_outclk ;
wire \Processor|CUnit|Decoder0~16_combout ;
wire \Processor|CUnit|Decoder0~18_combout ;
wire \Processor|CUnit|Selector0~1_combout ;
wire \Processor|CUnit|WideOr13~1_combout ;
wire \Processor|CUnit|WideOr13~0_combout ;
wire \Processor|CUnit|WideOr13~2_combout ;
wire \Processor|CUnit|ALU_OP~0_combout ;
wire \Processor|CUnit|ALU_OP~1_combout ;
wire \Processor|CUnit|WideOr8~0_combout ;
wire \Processor|CUnit|WideOr8~1_combout ;
wire \Processor|CUnit|WideOr8~2_combout ;
wire \Processor|CUnit|WideOr10~3_combout ;
wire \Processor|CUnit|WideOr8~3_combout ;
wire \Processor|CUnit|WideOr6~1_combout ;
wire \Processor|CUnit|WideOr6~0_combout ;
wire \Processor|CUnit|WideOr6~2_combout ;
wire \Processor|CUnit|WideOr6~3_combout ;
wire \Processor|Muxer|Mux12~0_combout ;
wire \Processor|Muxer|Mux12~1_combout ;
wire \Processor|CUnit|Decoder0~23_combout ;
wire \Processor|CUnit|Decoder0~30_combout ;
wire \Processor|CUnit|Decoder0~29_combout ;
wire \Processor|CUnit|WideOr10~1_combout ;
wire \Processor|CUnit|WideOr10~0_combout ;
wire \Processor|CUnit|WideOr10~2_combout ;
wire \Processor|CUnit|WideOr10~4_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[0]~16_combout ;
wire \Processor|Muxer|Mux7~0_combout ;
wire \Processor|REGISTER_AR|OUT[0]~16_combout ;
wire \Processor|CUnit|Decoder0~25_combout ;
wire \Processor|CUnit|Decoder0~34_combout ;
wire \Processor|CUnit|Decoder0~35_combout ;
wire \Processor|REGISTER_AR|OUT[7]~44_combout ;
wire \Processor|REGISTER_AR|OUT[0]~17 ;
wire \Processor|REGISTER_AR|OUT[1]~18_combout ;
wire \Processor|REGISTER_AR|OUT[1]~19 ;
wire \Processor|REGISTER_AR|OUT[2]~20_combout ;
wire \Processor|REGISTER_02|OUT[0]~16_combout ;
wire \Processor|CUnit|Decoder0~28_combout ;
wire \Processor|CUnit|Decoder0~36_combout ;
wire \Processor|REGISTER_02|OUT[6]~18_combout ;
wire \Processor|REGISTER_02|OUT[0]~17 ;
wire \Processor|REGISTER_02|OUT[1]~19_combout ;
wire \Processor|REGISTER_02|OUT[1]~20 ;
wire \Processor|REGISTER_02|OUT[2]~21_combout ;
wire \Processor|REGISTER_01|OUT[0]~16_combout ;
wire \Processor|CUnit|Decoder0~19_combout ;
wire \Processor|CUnit|Decoder0~38_combout ;
wire \Processor|CUnit|Decoder0~31_combout ;
wire \Processor|CUnit|Decoder0~32_combout ;
wire \Processor|REGISTER_01|OUT[8]~18_combout ;
wire \Processor|REGISTER_01|OUT[0]~17 ;
wire \Processor|REGISTER_01|OUT[1]~19_combout ;
wire \Processor|REGISTER_01|OUT[1]~20 ;
wire \Processor|REGISTER_01|OUT[2]~21_combout ;
wire \Processor|Muxer|Mux7~2_combout ;
wire \Processor|REGISTER_AR|OUT[13]~43 ;
wire \Processor|REGISTER_AR|OUT[14]~45_combout ;
wire \Processor|ALUnit|Mux16~0_combout ;
wire \Processor|REGISTER_02|OUT[2]~22 ;
wire \Processor|REGISTER_02|OUT[3]~23_combout ;
wire \Processor|CUnit|Decoder0~24_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~18_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~17 ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~46 ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~47_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~17_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~9_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w[3]~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode548w[3]~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode548w[3]~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode559w[3]~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode559w[3]~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode537w[3]~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode537w[3]~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~1_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode603w[3]~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode603w[3]~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode570w[3]~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w[3]~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode581w[3]~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode581w[3]~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode592w[3]~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode592w[3]~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~3_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~5_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~7_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~9_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~11_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~15_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~13_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~17_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~19_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~23_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~21_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[1]~feeder_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0]~feeder_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~24_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~25_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~26_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~27_combout ;
wire \Processor|Muxer|Mux6~2_combout ;
wire \Processor|REGISTER_01|OUT[2]~22 ;
wire \Processor|REGISTER_01|OUT[3]~23_combout ;
wire \Processor|REGISTER_01|OUT[3]~24 ;
wire \Processor|REGISTER_01|OUT[4]~25_combout ;
wire \Processor|REGISTER_01|OUT[4]~26 ;
wire \Processor|REGISTER_01|OUT[5]~27_combout ;
wire \Processor|REGISTER_01|OUT[5]~28 ;
wire \Processor|REGISTER_01|OUT[6]~29_combout ;
wire \Processor|Muxer|Mux6~3_combout ;
wire \Processor|Muxer|Mux6~0_combout ;
wire \Processor|Muxer|Mux8~0_combout ;
wire \Processor|Muxer|Mux8~1_combout ;
wire \Processor|Muxer|Mux8~2_combout ;
wire \Processor|Muxer|Mux8~3_combout ;
wire \Processor|REGISTER_01|OUT[6]~30 ;
wire \Processor|REGISTER_01|OUT[7]~31_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~31_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~29_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~8_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~31_combout ;
wire \Processor|Muxer|Mux7~6_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~28_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~29_combout ;
wire \Processor|Muxer|Mux7~7_combout ;
wire \Processor|Muxer|Mux7~8_combout ;
wire \Processor|Muxer|Mux7~4_combout ;
wire \Processor|Muxer|Mux7~5_combout ;
wire \Processor|Muxer|Mux7~9_combout ;
wire \Processor|Muxer|Mux16~0_combout ;
wire \Processor|Muxer|Mux16~0clkctrl_outclk ;
wire \Processor|REGISTER_01|OUT[7]~32 ;
wire \Processor|REGISTER_01|OUT[8]~33_combout ;
wire \Processor|Muxer|Mux8~4_combout ;
wire \Processor|ALUnit|Add0~26_combout ;
wire \Processor|ALUnit|Add0~23_combout ;
wire \Processor|ALUnit|Add0~20_combout ;
wire \Processor|ALUnit|Mux7~0_combout ;
wire \Processor|ALUnit|Add0~17_combout ;
wire \Processor|ALUnit|Add0~14_combout ;
wire \Processor|ALUnit|Add0~11_combout ;
wire \Processor|ALUnit|Add0~8_combout ;
wire \Processor|ALUnit|Mux2~2_combout ;
wire \Processor|ALUnit|Add0~0_combout ;
wire \Processor|ALUnit|Add0~2_cout ;
wire \Processor|ALUnit|Add0~3_combout ;
wire \Processor|ALUnit|Mux2~3_combout ;
wire \Processor|ALUnit|Mux18~0_combout ;
wire \Processor|ALUnit|Mux18~0clkctrl_outclk ;
wire \Processor|CUnit|WideOr29~1_combout ;
wire \Processor|CUnit|WideOr29~0_combout ;
wire \Processor|CUnit|WideOr29~2_combout ;
wire \Processor|CUnit|WideOr29~3_combout ;
wire \Processor|ALUnit|Add0~4 ;
wire \Processor|ALUnit|Add0~7 ;
wire \Processor|ALUnit|Add0~9_combout ;
wire \Processor|ALUnit|Mux4~0_combout ;
wire \Processor|ALUnit|Mux4~combout ;
wire \Processor|ALUnit|Add0~10 ;
wire \Processor|ALUnit|Add0~13 ;
wire \Processor|ALUnit|Add0~16 ;
wire \Processor|ALUnit|Add0~18_combout ;
wire \Processor|ALUnit|Mux7~1_combout ;
wire \Processor|ALUnit|Mux7~combout ;
wire \Processor|ALUnit|Add0~19 ;
wire \Processor|ALUnit|Add0~22 ;
wire \Processor|ALUnit|Add0~25 ;
wire \Processor|ALUnit|Add0~27_combout ;
wire \Processor|ALUnit|Mux10~0_combout ;
wire \Processor|REGISTER_01|OUT[8]~34 ;
wire \Processor|REGISTER_01|OUT[9]~35_combout ;
wire \Processor|Muxer|Mux9~0_combout ;
wire \Processor|Muxer|Mux12~7_combout ;
wire \Processor|Muxer|Mux12~8_combout ;
wire \Processor|Muxer|Mux9~1_combout ;
wire \Processor|Muxer|Mux9~2_combout ;
wire \Processor|Muxer|Mux9~3_combout ;
wire \Processor|Muxer|Mux9~4_combout ;
wire \Processor|REGISTER_01|OUT[9]~36 ;
wire \Processor|REGISTER_01|OUT[10]~37_combout ;
wire \Processor|Muxer|Mux10~0_combout ;
wire \Processor|Muxer|Mux10~1_combout ;
wire \Processor|Muxer|Mux10~2_combout ;
wire \Processor|Muxer|Mux10~3_combout ;
wire \Processor|Muxer|Mux10~4_combout ;
wire \Processor|ALUnit|Add0~32_combout ;
wire \Processor|ALUnit|Add0~29_combout ;
wire \Processor|ALUnit|Add0~28 ;
wire \Processor|ALUnit|Add0~31 ;
wire \Processor|ALUnit|Add0~33_combout ;
wire \Processor|ALUnit|Mux12~0_combout ;
wire \Processor|ALUnit|Mux12~combout ;
wire \Processor|ALUnit|Add0~30_combout ;
wire \Processor|ALUnit|Mux11~0_combout ;
wire \Processor|ALUnit|Mux11~combout ;
wire \Processor|ALUnit|Mux10~combout ;
wire \Processor|ALUnit|Add0~24_combout ;
wire \Processor|ALUnit|Mux9~0_combout ;
wire \Processor|ALUnit|Mux9~combout ;
wire \Processor|ALUnit|Add0~21_combout ;
wire \Processor|ALUnit|Mux8~0_combout ;
wire \Processor|ALUnit|Mux8~combout ;
wire \Processor|Muxer|Mux6~1_combout ;
wire \Processor|Muxer|Mux6~4_combout ;
wire \Processor|Muxer|Mux6~5_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~27_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~25_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \ImageRam|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~18_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~19_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~16_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~17_combout ;
wire \Processor|Muxer|Mux4~2_combout ;
wire \Processor|Muxer|Mux4~3_combout ;
wire \Processor|Muxer|Mux4~0_combout ;
wire \Processor|Muxer|Mux4~1_combout ;
wire \Processor|Muxer|Mux4~4_combout ;
wire \Processor|Muxer|Mux4~5_combout ;
wire \Processor|ALUnit|Add0~15_combout ;
wire \Processor|ALUnit|Mux6~0_combout ;
wire \Processor|ALUnit|Mux6~combout ;
wire \Processor|ALUnit|Add0~12_combout ;
wire \Processor|ALUnit|Mux5~0_combout ;
wire \Processor|ALUnit|Mux5~combout ;
wire \Processor|Muxer|Mux3~0_combout ;
wire \Processor|Muxer|Mux3~1_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~14_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~15_combout ;
wire \Processor|Muxer|Mux3~2_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~13_combout ;
wire \Processor|Muxer|Mux3~3_combout ;
wire \Processor|Muxer|Mux3~4_combout ;
wire \Processor|Muxer|Mux3~5_combout ;
wire \Processor|REGISTER_02|OUT[3]~24 ;
wire \Processor|REGISTER_02|OUT[4]~25_combout ;
wire \Processor|REGISTER_02|OUT[4]~26 ;
wire \Processor|REGISTER_02|OUT[5]~27_combout ;
wire \Processor|REGISTER_02|OUT[5]~28 ;
wire \Processor|REGISTER_02|OUT[6]~29_combout ;
wire \Processor|REGISTER_02|OUT[6]~30 ;
wire \Processor|REGISTER_02|OUT[7]~31_combout ;
wire \Processor|REGISTER_02|OUT[7]~32 ;
wire \Processor|REGISTER_02|OUT[8]~33_combout ;
wire \Processor|REGISTER_02|OUT[8]~34 ;
wire \Processor|REGISTER_02|OUT[9]~35_combout ;
wire \Processor|REGISTER_02|OUT[9]~36 ;
wire \Processor|REGISTER_02|OUT[10]~37_combout ;
wire \Processor|REGISTER_02|OUT[10]~38 ;
wire \Processor|REGISTER_02|OUT[11]~39_combout ;
wire \Processor|REGISTER_02|OUT[11]~40 ;
wire \Processor|REGISTER_02|OUT[12]~41_combout ;
wire \Processor|REGISTER_01|OUT[10]~38 ;
wire \Processor|REGISTER_01|OUT[11]~39_combout ;
wire \Processor|REGISTER_01|OUT[11]~40 ;
wire \Processor|REGISTER_01|OUT[12]~41_combout ;
wire \Processor|Muxer|Mux12~2_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[11]~40 ;
wire \Processor|PROGRAM_COUNTER|OUT[12]~41_combout ;
wire \Processor|CUnit|WideOr18~0_combout ;
wire \Processor|CUnit|WideOr18~1_combout ;
wire \Processor|CUnit|Decoder0~37_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[0]~18_combout ;
wire \Processor|Muxer|Mux12~3_combout ;
wire \Processor|Muxer|Mux12~4_combout ;
wire \Processor|Muxer|Mux12~5_combout ;
wire \Processor|Muxer|Mux12~6_combout ;
wire \Processor|REGISTER_02|OUT[12]~42 ;
wire \Processor|REGISTER_02|OUT[13]~43_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[12]~42 ;
wire \Processor|PROGRAM_COUNTER|OUT[13]~43_combout ;
wire \Processor|Muxer|Mux13~0_combout ;
wire \Processor|Muxer|Mux13~1_combout ;
wire \Processor|Muxer|Mux13~2_combout ;
wire \Processor|REGISTER_01|OUT[12]~42 ;
wire \Processor|REGISTER_01|OUT[13]~43_combout ;
wire \Processor|Muxer|Mux13~3_combout ;
wire \Processor|Muxer|Mux13~4_combout ;
wire \Processor|ALUnit|Add0~41_combout ;
wire \Processor|ALUnit|Add0~38_combout ;
wire \Processor|ALUnit|Add0~35_combout ;
wire \Processor|ALUnit|Add0~34 ;
wire \Processor|ALUnit|Add0~37 ;
wire \Processor|ALUnit|Add0~40 ;
wire \Processor|ALUnit|Add0~42_combout ;
wire \Processor|ALUnit|Mux15~0_combout ;
wire \Processor|ALUnit|Mux15~combout ;
wire \Processor|ALUnit|Add0~39_combout ;
wire \Processor|ALUnit|Mux14~0_combout ;
wire \Processor|ALUnit|Mux14~combout ;
wire \Processor|REGISTER_02|OUT[13]~44 ;
wire \Processor|REGISTER_02|OUT[14]~45_combout ;
wire \Processor|REGISTER_02|OUT[14]~46 ;
wire \Processor|REGISTER_02|OUT[15]~47_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[13]~44 ;
wire \Processor|PROGRAM_COUNTER|OUT[14]~45_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[14]~46 ;
wire \Processor|PROGRAM_COUNTER|OUT[15]~47_combout ;
wire \Processor|Muxer|Mux15~7_combout ;
wire \Processor|Muxer|Mux15~8_combout ;
wire \Processor|Muxer|Mux15~4_combout ;
wire \Processor|REGISTER_01|OUT[13]~44 ;
wire \Processor|REGISTER_01|OUT[14]~45_combout ;
wire \Processor|REGISTER_01|OUT[14]~46 ;
wire \Processor|REGISTER_01|OUT[15]~47_combout ;
wire \Processor|Muxer|Mux15~5_combout ;
wire \Processor|Muxer|Mux15~6_combout ;
wire \Processor|ALUnit|Mux17~0_combout ;
wire \Processor|ALUnit|Add0~47_combout ;
wire \Processor|ALUnit|Add0~44_combout ;
wire \Processor|ALUnit|Add0~43 ;
wire \Processor|ALUnit|Add0~46 ;
wire \Processor|ALUnit|Add0~48_combout ;
wire \Processor|ALUnit|Mux17~1_combout ;
wire \Processor|ALUnit|Add0~45_combout ;
wire \Processor|ALUnit|Mux16~1_combout ;
wire \Processor|ALUnit|Mux16~combout ;
wire \Processor|Muxer|Mux14~7_combout ;
wire \Processor|Muxer|Mux14~8_combout ;
wire \Processor|Muxer|Mux14~4_combout ;
wire \Processor|Muxer|Mux14~5_combout ;
wire \Processor|Muxer|Mux14~6_combout ;
wire \Processor|REGISTER_AR|OUT[14]~46 ;
wire \Processor|REGISTER_AR|OUT[15]~47_combout ;
wire \Processor|Muxer|Mux7~3_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~11_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~8_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~9_combout ;
wire \Processor|Muxer|Mux2~2_combout ;
wire \Processor|Muxer|Mux2~3_combout ;
wire \Processor|REGISTER_TR|OUT[2]~feeder_combout ;
wire \Processor|Muxer|Mux2~0_combout ;
wire \Processor|Muxer|Mux2~1_combout ;
wire \Processor|Muxer|Mux2~4_combout ;
wire \Processor|Muxer|Mux2~5_combout ;
wire \Processor|REGISTER_AR|OUT[2]~21 ;
wire \Processor|REGISTER_AR|OUT[3]~22_combout ;
wire \Processor|REGISTER_AR|OUT[3]~23 ;
wire \Processor|REGISTER_AR|OUT[4]~24_combout ;
wire \Processor|REGISTER_AR|OUT[4]~25 ;
wire \Processor|REGISTER_AR|OUT[5]~26_combout ;
wire \Processor|REGISTER_AR|OUT[5]~27 ;
wire \Processor|REGISTER_AR|OUT[6]~28_combout ;
wire \Processor|REGISTER_AR|OUT[6]~29 ;
wire \Processor|REGISTER_AR|OUT[7]~30_combout ;
wire \Processor|REGISTER_AR|OUT[7]~31 ;
wire \Processor|REGISTER_AR|OUT[8]~32_combout ;
wire \Processor|REGISTER_AR|OUT[8]~33 ;
wire \Processor|REGISTER_AR|OUT[9]~34_combout ;
wire \Processor|REGISTER_AR|OUT[9]~35 ;
wire \Processor|REGISTER_AR|OUT[10]~36_combout ;
wire \Processor|REGISTER_AR|OUT[10]~37 ;
wire \Processor|REGISTER_AR|OUT[11]~38_combout ;
wire \Processor|REGISTER_AR|OUT[11]~39 ;
wire \Processor|REGISTER_AR|OUT[12]~40_combout ;
wire \Processor|REGISTER_AR|OUT[12]~41 ;
wire \Processor|REGISTER_AR|OUT[13]~42_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~1_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~3_combout ;
wire \Processor|Muxer|Mux0~2_combout ;
wire \Processor|Muxer|Mux0~3_combout ;
wire \Processor|REGISTER_TR|OUT[0]~feeder_combout ;
wire \Processor|Muxer|Mux0~0_combout ;
wire \Processor|Muxer|Mux0~1_combout ;
wire \Processor|Muxer|Mux0~4_combout ;
wire \Processor|Muxer|Mux0~5_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[0]~17 ;
wire \Processor|PROGRAM_COUNTER|OUT[1]~19_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[1]~20 ;
wire \Processor|PROGRAM_COUNTER|OUT[2]~21_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[2]~22 ;
wire \Processor|PROGRAM_COUNTER|OUT[3]~23_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[3]~24 ;
wire \Processor|PROGRAM_COUNTER|OUT[4]~25_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[4]~26 ;
wire \Processor|PROGRAM_COUNTER|OUT[5]~27_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[5]~28 ;
wire \Processor|PROGRAM_COUNTER|OUT[6]~29_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[6]~30 ;
wire \Processor|PROGRAM_COUNTER|OUT[7]~31_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[7]~32 ;
wire \Processor|PROGRAM_COUNTER|OUT[8]~33_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[8]~34 ;
wire \Processor|PROGRAM_COUNTER|OUT[9]~35_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[9]~36 ;
wire \Processor|PROGRAM_COUNTER|OUT[10]~37_combout ;
wire \Processor|PROGRAM_COUNTER|OUT[10]~38 ;
wire \Processor|PROGRAM_COUNTER|OUT[11]~39_combout ;
wire \Processor|Muxer|Mux11~0_combout ;
wire \Processor|Muxer|Mux11~1_combout ;
wire \Processor|Muxer|Mux11~2_combout ;
wire \Processor|Muxer|Mux11~3_combout ;
wire \Processor|Muxer|Mux11~4_combout ;
wire \Processor|ALUnit|Add0~36_combout ;
wire \Processor|ALUnit|Mux13~0_combout ;
wire \Processor|ALUnit|Mux13~combout ;
wire \Processor|ALUnit|Equal0~2_combout ;
wire \Processor|ALUnit|Equal0~1_combout ;
wire \Processor|ALUnit|Equal0~0_combout ;
wire \Processor|ALUnit|Equal0~3_combout ;
wire \Processor|ALUnit|Equal0~4_combout ;
wire \Processor|ALUnit|Mux0~0_combout ;
wire \Processor|ALUnit|Mux1~0_combout ;
wire \Processor|ALUnit|FLAG_Z~combout ;
wire \Processor|CUnit|Decoder0~22_combout ;
wire \Processor|CUnit|Selector0~2_combout ;
wire \Processor|CUnit|Decoder0~27_combout ;
wire \Processor|CUnit|FETCH~combout ;
wire \Processor|CUnit|Selector0~0_combout ;
wire \Processor|CUnit|Selector0~3_combout ;
wire \Processor|CUnit|Decoder0~26_combout ;
wire \Processor|Muxer|Mux7~1_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~23_combout ;
wire \Processor|Muxer|Mux5~2_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~20_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~21_combout ;
wire \Processor|Muxer|Mux5~3_combout ;
wire \Processor|Muxer|Mux5~4_combout ;
wire \Processor|Muxer|Mux5~0_combout ;
wire \Processor|Muxer|Mux5~1_combout ;
wire \Processor|Muxer|Mux5~5_combout ;
wire \Processor|CUnit|Decoder0~17_combout ;
wire \Processor|CUnit|Selector10~0_combout ;
wire \Processor|CUnit|Selector10~1_combout ;
wire \Processor|CUnit|Selector10~2_combout ;
wire \Processor|CUnit|Selector6~2_combout ;
wire \Processor|CUnit|Selector6~5_combout ;
wire \Processor|CUnit|Selector6~3_combout ;
wire \Processor|CUnit|Selector6~4_combout ;
wire \Processor|CUnit|WideOr15~0_combout ;
wire \Processor|CUnit|WideOr15~1_combout ;
wire \Processor|ALUnit|Add0~5_combout ;
wire \Processor|ALUnit|Add0~6_combout ;
wire \Processor|ALUnit|Mux3~2_combout ;
wire \Processor|ALUnit|Mux3~3_combout ;
wire \Processor|Muxer|Mux1~0_combout ;
wire \Processor|Muxer|Mux1~1_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~4_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~5_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~6_combout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~7_combout ;
wire \Processor|Muxer|Mux1~2_combout ;
wire \Processor|Muxer|Mux1~3_combout ;
wire \Processor|Muxer|Mux1~4_combout ;
wire \Processor|Muxer|Mux1~5_combout ;
wire \Processor|CUnit|Selector4~4_combout ;
wire \Processor|CUnit|Selector2~0_combout ;
wire \Processor|CUnit|Selector2~1_combout ;
wire \Processor|CUnit|Selector2~2_combout ;
wire \Processor|CUnit|Selector8~1_combout ;
wire \Processor|CUnit|Decoder0~20_combout ;
wire \Processor|CUnit|Decoder0~21_combout ;
wire \Processor|CUnit|Selector8~0_combout ;
wire \Processor|CUnit|Selector8~2_combout ;
wire \Processor|CUnit|Selector4~2_combout ;
wire \Processor|CUnit|Selector4~5_combout ;
wire \Processor|CUnit|Selector4~3_combout ;
wire \Processor|CUnit|WideOr0~0_combout ;
wire \Processor|CUnit|WideOr0~1_combout ;
wire \Processor|CUnit|WideOr0~1clkctrl_outclk ;
wire \Processor|CUnit|Decoder0~33_combout ;
wire \Processor|CUnit|FINISH~combout ;
wire \altera_internal_jtag~TDO ;
wire [3:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode478w ;
wire [7:0] \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [15:0] \Processor|Muxer|BUS ;
wire [15:0] \Processor|PROGRAM_COUNTER|OUT ;
wire [3:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode468w ;
wire [15:0] \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [7:0] \Processor|INSTRUCTION_REGISTER|OUT ;
wire [15:0] \Processor|REGISTER_01|OUT ;
wire [4:0] \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [15:0] \Processor|REGISTER_AR|OUT ;
wire [15:0] \Processor|REGISTER_02|OUT ;
wire [3:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode488w ;
wire [7:0] \IROM|altsyncram_component|auto_generated|q_a ;
wire [3:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode458w ;
wire [6:0] \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [15:0] \Processor|ALUnit|C_bus ;
wire [5:0] \Processor|CUnit|CONTROL_COMMAND ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [2:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [15:0] \Processor|REGISTER_TR|OUT ;
wire [3:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode488w ;
wire [3:0] \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [3:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode448w ;
wire [3:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode448w ;
wire [3:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode458w ;
wire [3:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode431w ;
wire [3:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w ;
wire [5:0] \Processor|CUnit|NEXT_COMMAND ;
wire [3:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode519w ;
wire [3:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode468w ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [3:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode498w ;
wire [3:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode498w ;
wire [3:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [3:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode508w ;
wire [3:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode508w ;
wire [15:0] \Processor|REGISTER_AC|OUT ;
wire [15:0] \Processor|GENERAL_REGISTER|OUT ;
wire [2:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [2:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_a ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [12:0] \Processor|CUnit|SELECTORS ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [3:0] \Processor|CUnit|REG_IN_B_BUS ;
wire [2:0] \Processor|CUnit|ALU_OP ;
wire [8:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [0:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [17:0] \IROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \IROM|altsyncram_component|auto_generated|q_a [0] = \IROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \IROM|altsyncram_component|auto_generated|q_a [1] = \IROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \IROM|altsyncram_component|auto_generated|q_a [2] = \IROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \IROM|altsyncram_component|auto_generated|q_a [3] = \IROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \IROM|altsyncram_component|auto_generated|q_a [4] = \IROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \IROM|altsyncram_component|auto_generated|q_a [5] = \IROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \IROM|altsyncram_component|auto_generated|q_a [6] = \IROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \IROM|altsyncram_component|auto_generated|q_a [7] = \IROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

// Location: LCCOMB_X45_Y39_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \PROCESS_DONE~output (
	.i(!\Processor|CUnit|FINISH~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PROCESS_DONE),
	.obar());
// synopsys translate_off
defparam \PROCESS_DONE~output .bus_hold = "false";
defparam \PROCESS_DONE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N1
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \MAIN_CLOCK~input (
	.i(MAIN_CLOCK),
	.ibar(gnd),
	.o(\MAIN_CLOCK~input_o ));
// synopsys translate_off
defparam \MAIN_CLOCK~input .bus_hold = "false";
defparam \MAIN_CLOCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N16
cycloneive_lcell_comb \Processor|Clock|TICK~0 (
// Equation(s):
// \Processor|Clock|TICK~0_combout  = (!\Processor|CUnit|FINISH~combout  & !\Processor|Clock|TICK~q )

	.dataa(\Processor|CUnit|FINISH~combout ),
	.datab(gnd),
	.datac(\Processor|Clock|TICK~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|Clock|TICK~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Clock|TICK~0 .lut_mask = 16'h0505;
defparam \Processor|Clock|TICK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N17
dffeas \Processor|Clock|TICK (
	.clk(\MAIN_CLOCK~input_o ),
	.d(\Processor|Clock|TICK~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|Clock|TICK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|Clock|TICK .is_wysiwyg = "true";
defparam \Processor|Clock|TICK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \Processor|Clock|TICK~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Processor|Clock|TICK~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Processor|Clock|TICK~clkctrl_outclk ));
// synopsys translate_off
defparam \Processor|Clock|TICK~clkctrl .clock_type = "global clock";
defparam \Processor|Clock|TICK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
cycloneive_lcell_comb \Processor|CUnit|Decoder0~16 (
// Equation(s):
// \Processor|CUnit|Decoder0~16_combout  = (!\Processor|CUnit|CONTROL_COMMAND [2] & (!\Processor|CUnit|CONTROL_COMMAND [3] & !\Processor|CUnit|CONTROL_COMMAND [4]))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datab(gnd),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~16 .lut_mask = 16'h0005;
defparam \Processor|CUnit|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N22
cycloneive_lcell_comb \Processor|CUnit|Decoder0~18 (
// Equation(s):
// \Processor|CUnit|Decoder0~18_combout  = (\Processor|CUnit|CONTROL_COMMAND [1] & !\Processor|CUnit|CONTROL_COMMAND [3])

	.dataa(gnd),
	.datab(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~18 .lut_mask = 16'h0C0C;
defparam \Processor|CUnit|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
cycloneive_lcell_comb \Processor|CUnit|Selector0~1 (
// Equation(s):
// \Processor|CUnit|Selector0~1_combout  = (\Processor|CUnit|CONTROL_COMMAND [3] & ((\Processor|CUnit|CONTROL_COMMAND [2] & (\Processor|CUnit|CONTROL_COMMAND [1] & \Processor|CUnit|CONTROL_COMMAND [0])) # (!\Processor|CUnit|CONTROL_COMMAND [2] & 
// (!\Processor|CUnit|CONTROL_COMMAND [1] & !\Processor|CUnit|CONTROL_COMMAND [0]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector0~1 .lut_mask = 16'h8004;
defparam \Processor|CUnit|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N26
cycloneive_lcell_comb \Processor|CUnit|WideOr13~1 (
// Equation(s):
// \Processor|CUnit|WideOr13~1_combout  = (\Processor|CUnit|CONTROL_COMMAND [2] & ((\Processor|CUnit|CONTROL_COMMAND [0] $ (\Processor|CUnit|CONTROL_COMMAND [4])) # (!\Processor|CUnit|CONTROL_COMMAND [1]))) # (!\Processor|CUnit|CONTROL_COMMAND [2] & 
// (((\Processor|CUnit|CONTROL_COMMAND [0] & \Processor|CUnit|CONTROL_COMMAND [4]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr13~1 .lut_mask = 16'h7CC4;
defparam \Processor|CUnit|WideOr13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N0
cycloneive_lcell_comb \Processor|CUnit|WideOr13~0 (
// Equation(s):
// \Processor|CUnit|WideOr13~0_combout  = (\Processor|CUnit|CONTROL_COMMAND [1] & ((\Processor|CUnit|CONTROL_COMMAND [2] & (\Processor|CUnit|CONTROL_COMMAND [0] $ (\Processor|CUnit|CONTROL_COMMAND [4]))) # (!\Processor|CUnit|CONTROL_COMMAND [2] & 
// (!\Processor|CUnit|CONTROL_COMMAND [0] & !\Processor|CUnit|CONTROL_COMMAND [4])))) # (!\Processor|CUnit|CONTROL_COMMAND [1] & (!\Processor|CUnit|CONTROL_COMMAND [2] & (\Processor|CUnit|CONTROL_COMMAND [0])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr13~0 .lut_mask = 16'h1892;
defparam \Processor|CUnit|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N4
cycloneive_lcell_comb \Processor|CUnit|WideOr13~2 (
// Equation(s):
// \Processor|CUnit|WideOr13~2_combout  = (\Processor|CUnit|WideOr13~1_combout  & (((!\Processor|CUnit|CONTROL_COMMAND [5] & \Processor|CUnit|WideOr13~0_combout )))) # (!\Processor|CUnit|WideOr13~1_combout  & (!\Processor|CUnit|CONTROL_COMMAND [3] & 
// ((\Processor|CUnit|WideOr13~0_combout ) # (!\Processor|CUnit|CONTROL_COMMAND [5]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datac(\Processor|CUnit|WideOr13~1_combout ),
	.datad(\Processor|CUnit|WideOr13~0_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr13~2 .lut_mask = 16'h3501;
defparam \Processor|CUnit|WideOr13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
cycloneive_lcell_comb \Processor|CUnit|ALU_OP[1] (
// Equation(s):
// \Processor|CUnit|ALU_OP [1] = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|ALU_OP [1]))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|WideOr13~2_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|WideOr13~2_combout ),
	.datac(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datad(\Processor|CUnit|ALU_OP [1]),
	.cin(gnd),
	.combout(\Processor|CUnit|ALU_OP [1]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|ALU_OP[1] .lut_mask = 16'hFC0C;
defparam \Processor|CUnit|ALU_OP[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N8
cycloneive_lcell_comb \Processor|CUnit|ALU_OP~0 (
// Equation(s):
// \Processor|CUnit|ALU_OP~0_combout  = (\Processor|CUnit|CONTROL_COMMAND [2] & (\Processor|CUnit|CONTROL_COMMAND [3] & (\Processor|CUnit|CONTROL_COMMAND [1] $ (\Processor|CUnit|CONTROL_COMMAND [0]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|ALU_OP~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|ALU_OP~0 .lut_mask = 16'h2080;
defparam \Processor|CUnit|ALU_OP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N10
cycloneive_lcell_comb \Processor|CUnit|ALU_OP~1 (
// Equation(s):
// \Processor|CUnit|ALU_OP~1_combout  = (\Processor|CUnit|CONTROL_COMMAND [4] & (\Processor|CUnit|ALU_OP~0_combout  & !\Processor|CUnit|CONTROL_COMMAND [5]))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datab(\Processor|CUnit|ALU_OP~0_combout ),
	.datac(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|CUnit|ALU_OP~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|ALU_OP~1 .lut_mask = 16'h0808;
defparam \Processor|CUnit|ALU_OP~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N16
cycloneive_lcell_comb \Processor|CUnit|ALU_OP[2] (
// Equation(s):
// \Processor|CUnit|ALU_OP [2] = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|ALU_OP [2]))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|ALU_OP~1_combout ))

	.dataa(\Processor|CUnit|ALU_OP~1_combout ),
	.datab(gnd),
	.datac(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datad(\Processor|CUnit|ALU_OP [2]),
	.cin(gnd),
	.combout(\Processor|CUnit|ALU_OP [2]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|ALU_OP[2] .lut_mask = 16'hFA0A;
defparam \Processor|CUnit|ALU_OP[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
cycloneive_lcell_comb \Processor|CUnit|WideOr8~0 (
// Equation(s):
// \Processor|CUnit|WideOr8~0_combout  = (\Processor|CUnit|CONTROL_COMMAND [1]) # ((\Processor|CUnit|CONTROL_COMMAND [2] & ((\Processor|CUnit|CONTROL_COMMAND [4]) # (\Processor|CUnit|CONTROL_COMMAND [0]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr8~0 .lut_mask = 16'hFCF8;
defparam \Processor|CUnit|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
cycloneive_lcell_comb \Processor|CUnit|WideOr8~1 (
// Equation(s):
// \Processor|CUnit|WideOr8~1_combout  = (\Processor|CUnit|CONTROL_COMMAND [4] & (\Processor|CUnit|CONTROL_COMMAND [2] $ (((\Processor|CUnit|CONTROL_COMMAND [1] & \Processor|CUnit|CONTROL_COMMAND [0]))))) # (!\Processor|CUnit|CONTROL_COMMAND [4] & 
// (\Processor|CUnit|CONTROL_COMMAND [2] & (\Processor|CUnit|CONTROL_COMMAND [1] & \Processor|CUnit|CONTROL_COMMAND [0])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr8~1 .lut_mask = 16'h6888;
defparam \Processor|CUnit|WideOr8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N14
cycloneive_lcell_comb \Processor|CUnit|WideOr8~2 (
// Equation(s):
// \Processor|CUnit|WideOr8~2_combout  = (\Processor|CUnit|CONTROL_COMMAND [3] & (((\Processor|CUnit|CONTROL_COMMAND [5]) # (!\Processor|CUnit|WideOr8~1_combout )))) # (!\Processor|CUnit|CONTROL_COMMAND [3] & (!\Processor|CUnit|WideOr8~0_combout  & 
// ((!\Processor|CUnit|CONTROL_COMMAND [5]))))

	.dataa(\Processor|CUnit|WideOr8~0_combout ),
	.datab(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datac(\Processor|CUnit|WideOr8~1_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr8~2 .lut_mask = 16'hCC1D;
defparam \Processor|CUnit|WideOr8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N22
cycloneive_lcell_comb \Processor|CUnit|WideOr10~3 (
// Equation(s):
// \Processor|CUnit|WideOr10~3_combout  = (\Processor|CUnit|CONTROL_COMMAND [4]) # ((\Processor|CUnit|CONTROL_COMMAND [2]) # ((\Processor|CUnit|CONTROL_COMMAND [1] & \Processor|CUnit|CONTROL_COMMAND [0])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr10~3 .lut_mask = 16'hFEEE;
defparam \Processor|CUnit|WideOr10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
cycloneive_lcell_comb \Processor|CUnit|WideOr8~3 (
// Equation(s):
// \Processor|CUnit|WideOr8~3_combout  = (\Processor|CUnit|WideOr8~2_combout ) # ((\Processor|CUnit|WideOr10~3_combout  & \Processor|CUnit|CONTROL_COMMAND [5]))

	.dataa(gnd),
	.datab(\Processor|CUnit|WideOr8~2_combout ),
	.datac(\Processor|CUnit|WideOr10~3_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr8~3 .lut_mask = 16'hFCCC;
defparam \Processor|CUnit|WideOr8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
cycloneive_lcell_comb \Processor|CUnit|REG_IN_B_BUS[1] (
// Equation(s):
// \Processor|CUnit|REG_IN_B_BUS [1] = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|REG_IN_B_BUS [1]))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|WideOr8~3_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|WideOr8~3_combout ),
	.datac(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datad(\Processor|CUnit|REG_IN_B_BUS [1]),
	.cin(gnd),
	.combout(\Processor|CUnit|REG_IN_B_BUS [1]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|REG_IN_B_BUS[1] .lut_mask = 16'hFC0C;
defparam \Processor|CUnit|REG_IN_B_BUS[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
cycloneive_lcell_comb \Processor|CUnit|WideOr6~1 (
// Equation(s):
// \Processor|CUnit|WideOr6~1_combout  = (\Processor|CUnit|CONTROL_COMMAND [4] & (\Processor|CUnit|CONTROL_COMMAND [2] & (\Processor|CUnit|CONTROL_COMMAND [1] $ (\Processor|CUnit|CONTROL_COMMAND [0]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr6~1 .lut_mask = 16'h0880;
defparam \Processor|CUnit|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N2
cycloneive_lcell_comb \Processor|CUnit|WideOr6~0 (
// Equation(s):
// \Processor|CUnit|WideOr6~0_combout  = (\Processor|CUnit|CONTROL_COMMAND [4] & ((\Processor|CUnit|CONTROL_COMMAND [2]) # ((\Processor|CUnit|CONTROL_COMMAND [0]) # (!\Processor|CUnit|CONTROL_COMMAND [1])))) # (!\Processor|CUnit|CONTROL_COMMAND [4] & 
// ((\Processor|CUnit|CONTROL_COMMAND [1]) # ((\Processor|CUnit|CONTROL_COMMAND [2] & \Processor|CUnit|CONTROL_COMMAND [0]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr6~0 .lut_mask = 16'hFEDA;
defparam \Processor|CUnit|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N30
cycloneive_lcell_comb \Processor|CUnit|WideOr6~2 (
// Equation(s):
// \Processor|CUnit|WideOr6~2_combout  = (\Processor|CUnit|CONTROL_COMMAND [3] & (((\Processor|CUnit|CONTROL_COMMAND [5])) # (!\Processor|CUnit|WideOr6~1_combout ))) # (!\Processor|CUnit|CONTROL_COMMAND [3] & (((!\Processor|CUnit|WideOr6~0_combout  & 
// !\Processor|CUnit|CONTROL_COMMAND [5]))))

	.dataa(\Processor|CUnit|WideOr6~1_combout ),
	.datab(\Processor|CUnit|WideOr6~0_combout ),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr6~2 .lut_mask = 16'hF053;
defparam \Processor|CUnit|WideOr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \Processor|CUnit|WideOr6~3 (
// Equation(s):
// \Processor|CUnit|WideOr6~3_combout  = (\Processor|CUnit|WideOr6~2_combout ) # ((\Processor|CUnit|WideOr10~3_combout  & \Processor|CUnit|CONTROL_COMMAND [5]))

	.dataa(\Processor|CUnit|WideOr6~2_combout ),
	.datab(gnd),
	.datac(\Processor|CUnit|WideOr10~3_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr6~3 .lut_mask = 16'hFAAA;
defparam \Processor|CUnit|WideOr6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
cycloneive_lcell_comb \Processor|CUnit|REG_IN_B_BUS[2] (
// Equation(s):
// \Processor|CUnit|REG_IN_B_BUS [2] = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|REG_IN_B_BUS [2]))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|WideOr6~3_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|WideOr6~3_combout ),
	.datac(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datad(\Processor|CUnit|REG_IN_B_BUS [2]),
	.cin(gnd),
	.combout(\Processor|CUnit|REG_IN_B_BUS [2]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|REG_IN_B_BUS[2] .lut_mask = 16'hFC0C;
defparam \Processor|CUnit|REG_IN_B_BUS[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \Processor|Muxer|Mux12~0 (
// Equation(s):
// \Processor|Muxer|Mux12~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & (!\Processor|CUnit|REG_IN_B_BUS [3] & !\Processor|CUnit|REG_IN_B_BUS [2]))

	.dataa(gnd),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|CUnit|REG_IN_B_BUS [3]),
	.datad(\Processor|CUnit|REG_IN_B_BUS [2]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux12~0 .lut_mask = 16'h000C;
defparam \Processor|Muxer|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \Processor|Muxer|Mux12~1 (
// Equation(s):
// \Processor|Muxer|Mux12~1_combout  = (\Processor|CUnit|REG_IN_B_BUS [1]) # (!\Processor|CUnit|REG_IN_B_BUS [2])

	.dataa(gnd),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(gnd),
	.datad(\Processor|CUnit|REG_IN_B_BUS [2]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux12~1 .lut_mask = 16'hCCFF;
defparam \Processor|Muxer|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N8
cycloneive_lcell_comb \Processor|CUnit|Decoder0~23 (
// Equation(s):
// \Processor|CUnit|Decoder0~23_combout  = (!\Processor|CUnit|CONTROL_COMMAND [4] & (\Processor|CUnit|CONTROL_COMMAND [3] & !\Processor|CUnit|CONTROL_COMMAND [5]))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datab(gnd),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~23 .lut_mask = 16'h0050;
defparam \Processor|CUnit|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
cycloneive_lcell_comb \Processor|CUnit|Decoder0~30 (
// Equation(s):
// \Processor|CUnit|Decoder0~30_combout  = (\Processor|CUnit|CONTROL_COMMAND [0] & (!\Processor|CUnit|CONTROL_COMMAND [1] & (\Processor|CUnit|Decoder0~23_combout  & \Processor|CUnit|CONTROL_COMMAND [2])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datac(\Processor|CUnit|Decoder0~23_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~30 .lut_mask = 16'h2000;
defparam \Processor|CUnit|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N30
cycloneive_lcell_comb \Processor|CUnit|SELECTORS[3] (
// Equation(s):
// \Processor|CUnit|SELECTORS [3] = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|SELECTORS [3]))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|Decoder0~30_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|Decoder0~30_combout ),
	.datac(\Processor|CUnit|SELECTORS [3]),
	.datad(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS [3]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS[3] .lut_mask = 16'hF0CC;
defparam \Processor|CUnit|SELECTORS[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N19
dffeas \Processor|REGISTER_TR|OUT[11] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|Muxer|BUS [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_TR|OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_TR|OUT[11] .is_wysiwyg = "true";
defparam \Processor|REGISTER_TR|OUT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N6
cycloneive_lcell_comb \Processor|CUnit|Decoder0~29 (
// Equation(s):
// \Processor|CUnit|Decoder0~29_combout  = (!\Processor|CUnit|CONTROL_COMMAND [0] & (\Processor|CUnit|CONTROL_COMMAND [1] & (\Processor|CUnit|Decoder0~23_combout  & !\Processor|CUnit|CONTROL_COMMAND [2])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datac(\Processor|CUnit|Decoder0~23_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~29 .lut_mask = 16'h0040;
defparam \Processor|CUnit|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \Processor|CUnit|SELECTORS[2] (
// Equation(s):
// \Processor|CUnit|SELECTORS [2] = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|SELECTORS [2]))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|Decoder0~29_combout ))

	.dataa(\Processor|CUnit|Decoder0~29_combout ),
	.datab(gnd),
	.datac(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datad(\Processor|CUnit|SELECTORS [2]),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS [2]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS[2] .lut_mask = 16'hFA0A;
defparam \Processor|CUnit|SELECTORS[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N25
dffeas \Processor|GENERAL_REGISTER|OUT[11] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|BUS [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[11] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N26
cycloneive_lcell_comb \Processor|CUnit|WideOr10~1 (
// Equation(s):
// \Processor|CUnit|WideOr10~1_combout  = (\Processor|CUnit|CONTROL_COMMAND [1]) # ((\Processor|CUnit|CONTROL_COMMAND [0] & ((\Processor|CUnit|CONTROL_COMMAND [2]))) # (!\Processor|CUnit|CONTROL_COMMAND [0] & (\Processor|CUnit|CONTROL_COMMAND [4])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr10~1 .lut_mask = 16'hFCFA;
defparam \Processor|CUnit|WideOr10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N0
cycloneive_lcell_comb \Processor|CUnit|WideOr10~0 (
// Equation(s):
// \Processor|CUnit|WideOr10~0_combout  = (\Processor|CUnit|CONTROL_COMMAND [1] & (\Processor|CUnit|CONTROL_COMMAND [0] & ((\Processor|CUnit|CONTROL_COMMAND [4]) # (\Processor|CUnit|CONTROL_COMMAND [2])))) # (!\Processor|CUnit|CONTROL_COMMAND [1] & 
// ((\Processor|CUnit|CONTROL_COMMAND [0] & ((!\Processor|CUnit|CONTROL_COMMAND [2]))) # (!\Processor|CUnit|CONTROL_COMMAND [0] & (\Processor|CUnit|CONTROL_COMMAND [4]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr10~0 .lut_mask = 16'hE30A;
defparam \Processor|CUnit|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
cycloneive_lcell_comb \Processor|CUnit|WideOr10~2 (
// Equation(s):
// \Processor|CUnit|WideOr10~2_combout  = (\Processor|CUnit|CONTROL_COMMAND [3] & (((\Processor|CUnit|WideOr10~0_combout ) # (\Processor|CUnit|CONTROL_COMMAND [5])))) # (!\Processor|CUnit|CONTROL_COMMAND [3] & (!\Processor|CUnit|WideOr10~1_combout  & 
// ((!\Processor|CUnit|CONTROL_COMMAND [5]))))

	.dataa(\Processor|CUnit|WideOr10~1_combout ),
	.datab(\Processor|CUnit|WideOr10~0_combout ),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr10~2 .lut_mask = 16'hF0C5;
defparam \Processor|CUnit|WideOr10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneive_lcell_comb \Processor|CUnit|WideOr10~4 (
// Equation(s):
// \Processor|CUnit|WideOr10~4_combout  = (\Processor|CUnit|WideOr10~2_combout ) # ((\Processor|CUnit|WideOr10~3_combout  & \Processor|CUnit|CONTROL_COMMAND [5]))

	.dataa(gnd),
	.datab(\Processor|CUnit|WideOr10~2_combout ),
	.datac(\Processor|CUnit|WideOr10~3_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr10~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr10~4 .lut_mask = 16'hFCCC;
defparam \Processor|CUnit|WideOr10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N18
cycloneive_lcell_comb \Processor|CUnit|REG_IN_B_BUS[0] (
// Equation(s):
// \Processor|CUnit|REG_IN_B_BUS [0] = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|REG_IN_B_BUS [0]))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|WideOr10~4_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|WideOr10~4_combout ),
	.datac(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datad(\Processor|CUnit|REG_IN_B_BUS [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|REG_IN_B_BUS [0]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|REG_IN_B_BUS[0] .lut_mask = 16'hFC0C;
defparam \Processor|CUnit|REG_IN_B_BUS[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[0]~16 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[0]~16_combout  = \Processor|PROGRAM_COUNTER|OUT [0] $ (VCC)
// \Processor|PROGRAM_COUNTER|OUT[0]~17  = CARRY(\Processor|PROGRAM_COUNTER|OUT [0])

	.dataa(gnd),
	.datab(\Processor|PROGRAM_COUNTER|OUT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Processor|PROGRAM_COUNTER|OUT[0]~16_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[0]~17 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[0]~16 .lut_mask = 16'h33CC;
defparam \Processor|PROGRAM_COUNTER|OUT[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \Processor|Muxer|Mux7~0 (
// Equation(s):
// \Processor|Muxer|Mux7~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [3]) # ((!\Processor|CUnit|REG_IN_B_BUS [2] & (\Processor|CUnit|REG_IN_B_BUS [1] & \Processor|CUnit|REG_IN_B_BUS [0])))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|CUnit|REG_IN_B_BUS [3]),
	.datad(\Processor|CUnit|REG_IN_B_BUS [0]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux7~0 .lut_mask = 16'hF4F0;
defparam \Processor|Muxer|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneive_lcell_comb \Processor|REGISTER_AR|OUT[0]~16 (
// Equation(s):
// \Processor|REGISTER_AR|OUT[0]~16_combout  = \Processor|REGISTER_AR|OUT [0] $ (VCC)
// \Processor|REGISTER_AR|OUT[0]~17  = CARRY(\Processor|REGISTER_AR|OUT [0])

	.dataa(gnd),
	.datab(\Processor|REGISTER_AR|OUT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Processor|REGISTER_AR|OUT[0]~16_combout ),
	.cout(\Processor|REGISTER_AR|OUT[0]~17 ));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[0]~16 .lut_mask = 16'h33CC;
defparam \Processor|REGISTER_AR|OUT[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N30
cycloneive_lcell_comb \Processor|CUnit|Decoder0~25 (
// Equation(s):
// \Processor|CUnit|Decoder0~25_combout  = (\Processor|CUnit|CONTROL_COMMAND [4] & (!\Processor|CUnit|CONTROL_COMMAND [5] & \Processor|CUnit|CONTROL_COMMAND [0]))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~25 .lut_mask = 16'h2020;
defparam \Processor|CUnit|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N2
cycloneive_lcell_comb \Processor|CUnit|Decoder0~34 (
// Equation(s):
// \Processor|CUnit|Decoder0~34_combout  = (\Processor|CUnit|CONTROL_COMMAND [1] & (!\Processor|CUnit|CONTROL_COMMAND [2] & (\Processor|CUnit|Decoder0~25_combout  & !\Processor|CUnit|CONTROL_COMMAND [3])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(\Processor|CUnit|Decoder0~25_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [3]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~34 .lut_mask = 16'h0020;
defparam \Processor|CUnit|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
cycloneive_lcell_comb \Processor|CUnit|SELECTORS[8] (
// Equation(s):
// \Processor|CUnit|SELECTORS [8] = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|SELECTORS [8]))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|Decoder0~34_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|Decoder0~34_combout ),
	.datac(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datad(\Processor|CUnit|SELECTORS [8]),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS [8]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS[8] .lut_mask = 16'hFC0C;
defparam \Processor|CUnit|SELECTORS[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N22
cycloneive_lcell_comb \Processor|CUnit|Decoder0~35 (
// Equation(s):
// \Processor|CUnit|Decoder0~35_combout  = (!\Processor|CUnit|CONTROL_COMMAND [0] & (\Processor|CUnit|CONTROL_COMMAND [1] & (\Processor|CUnit|Decoder0~23_combout  & \Processor|CUnit|CONTROL_COMMAND [2])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datac(\Processor|CUnit|Decoder0~23_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~35 .lut_mask = 16'h4000;
defparam \Processor|CUnit|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N2
cycloneive_lcell_comb \Processor|CUnit|SELECTORS[7] (
// Equation(s):
// \Processor|CUnit|SELECTORS [7] = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|SELECTORS [7]))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|Decoder0~35_combout ))

	.dataa(\Processor|CUnit|Decoder0~35_combout ),
	.datab(gnd),
	.datac(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datad(\Processor|CUnit|SELECTORS [7]),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS [7]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS[7] .lut_mask = 16'hFA0A;
defparam \Processor|CUnit|SELECTORS[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N12
cycloneive_lcell_comb \Processor|REGISTER_AR|OUT[7]~44 (
// Equation(s):
// \Processor|REGISTER_AR|OUT[7]~44_combout  = (\Processor|CUnit|SELECTORS [8]) # (\Processor|CUnit|SELECTORS [7])

	.dataa(\Processor|CUnit|SELECTORS [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|CUnit|SELECTORS [7]),
	.cin(gnd),
	.combout(\Processor|REGISTER_AR|OUT[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[7]~44 .lut_mask = 16'hFFAA;
defparam \Processor|REGISTER_AR|OUT[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N1
dffeas \Processor|REGISTER_AR|OUT[0] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_AR|OUT[0]~16_combout ),
	.asdata(\Processor|Muxer|BUS [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AR|OUT[7]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[0] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N2
cycloneive_lcell_comb \Processor|REGISTER_AR|OUT[1]~18 (
// Equation(s):
// \Processor|REGISTER_AR|OUT[1]~18_combout  = (\Processor|REGISTER_AR|OUT [1] & (!\Processor|REGISTER_AR|OUT[0]~17 )) # (!\Processor|REGISTER_AR|OUT [1] & ((\Processor|REGISTER_AR|OUT[0]~17 ) # (GND)))
// \Processor|REGISTER_AR|OUT[1]~19  = CARRY((!\Processor|REGISTER_AR|OUT[0]~17 ) # (!\Processor|REGISTER_AR|OUT [1]))

	.dataa(gnd),
	.datab(\Processor|REGISTER_AR|OUT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AR|OUT[0]~17 ),
	.combout(\Processor|REGISTER_AR|OUT[1]~18_combout ),
	.cout(\Processor|REGISTER_AR|OUT[1]~19 ));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[1]~18 .lut_mask = 16'h3C3F;
defparam \Processor|REGISTER_AR|OUT[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y38_N3
dffeas \Processor|REGISTER_AR|OUT[1] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_AR|OUT[1]~18_combout ),
	.asdata(\Processor|Muxer|BUS [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AR|OUT[7]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[1] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneive_lcell_comb \Processor|REGISTER_AR|OUT[2]~20 (
// Equation(s):
// \Processor|REGISTER_AR|OUT[2]~20_combout  = (\Processor|REGISTER_AR|OUT [2] & (\Processor|REGISTER_AR|OUT[1]~19  $ (GND))) # (!\Processor|REGISTER_AR|OUT [2] & (!\Processor|REGISTER_AR|OUT[1]~19  & VCC))
// \Processor|REGISTER_AR|OUT[2]~21  = CARRY((\Processor|REGISTER_AR|OUT [2] & !\Processor|REGISTER_AR|OUT[1]~19 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_AR|OUT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AR|OUT[1]~19 ),
	.combout(\Processor|REGISTER_AR|OUT[2]~20_combout ),
	.cout(\Processor|REGISTER_AR|OUT[2]~21 ));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[2]~20 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_AR|OUT[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[0]~16 (
// Equation(s):
// \Processor|REGISTER_02|OUT[0]~16_combout  = \Processor|REGISTER_02|OUT [0] $ (VCC)
// \Processor|REGISTER_02|OUT[0]~17  = CARRY(\Processor|REGISTER_02|OUT [0])

	.dataa(gnd),
	.datab(\Processor|REGISTER_02|OUT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Processor|REGISTER_02|OUT[0]~16_combout ),
	.cout(\Processor|REGISTER_02|OUT[0]~17 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[0]~16 .lut_mask = 16'h33CC;
defparam \Processor|REGISTER_02|OUT[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
cycloneive_lcell_comb \Processor|CUnit|Decoder0~28 (
// Equation(s):
// \Processor|CUnit|Decoder0~28_combout  = (!\Processor|CUnit|CONTROL_COMMAND [1] & (\Processor|CUnit|CONTROL_COMMAND [2] & (\Processor|CUnit|Decoder0~25_combout  & !\Processor|CUnit|CONTROL_COMMAND [3])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(\Processor|CUnit|Decoder0~25_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [3]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~28 .lut_mask = 16'h0040;
defparam \Processor|CUnit|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
cycloneive_lcell_comb \Processor|CUnit|SELECTORS[10] (
// Equation(s):
// \Processor|CUnit|SELECTORS [10] = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|SELECTORS [10]))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|Decoder0~28_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|Decoder0~28_combout ),
	.datac(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datad(\Processor|CUnit|SELECTORS [10]),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS [10]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS[10] .lut_mask = 16'hFC0C;
defparam \Processor|CUnit|SELECTORS[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N0
cycloneive_lcell_comb \Processor|CUnit|Decoder0~36 (
// Equation(s):
// \Processor|CUnit|Decoder0~36_combout  = (!\Processor|CUnit|CONTROL_COMMAND [0] & (!\Processor|CUnit|CONTROL_COMMAND [1] & (\Processor|CUnit|Decoder0~23_combout  & \Processor|CUnit|CONTROL_COMMAND [2])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datac(\Processor|CUnit|Decoder0~23_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~36 .lut_mask = 16'h1000;
defparam \Processor|CUnit|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N28
cycloneive_lcell_comb \Processor|CUnit|SELECTORS[4] (
// Equation(s):
// \Processor|CUnit|SELECTORS [4] = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|SELECTORS [4]))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|Decoder0~36_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|Decoder0~36_combout ),
	.datac(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datad(\Processor|CUnit|SELECTORS [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS [4]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS[4] .lut_mask = 16'hFC0C;
defparam \Processor|CUnit|SELECTORS[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[6]~18 (
// Equation(s):
// \Processor|REGISTER_02|OUT[6]~18_combout  = (\Processor|CUnit|SELECTORS [10]) # (\Processor|CUnit|SELECTORS [4])

	.dataa(\Processor|CUnit|SELECTORS [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|CUnit|SELECTORS [4]),
	.cin(gnd),
	.combout(\Processor|REGISTER_02|OUT[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[6]~18 .lut_mask = 16'hFFAA;
defparam \Processor|REGISTER_02|OUT[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N1
dffeas \Processor|REGISTER_02|OUT[0] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[0]~16_combout ),
	.asdata(\Processor|Muxer|BUS [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[0] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N2
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[1]~19 (
// Equation(s):
// \Processor|REGISTER_02|OUT[1]~19_combout  = (\Processor|REGISTER_02|OUT [1] & (!\Processor|REGISTER_02|OUT[0]~17 )) # (!\Processor|REGISTER_02|OUT [1] & ((\Processor|REGISTER_02|OUT[0]~17 ) # (GND)))
// \Processor|REGISTER_02|OUT[1]~20  = CARRY((!\Processor|REGISTER_02|OUT[0]~17 ) # (!\Processor|REGISTER_02|OUT [1]))

	.dataa(gnd),
	.datab(\Processor|REGISTER_02|OUT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[0]~17 ),
	.combout(\Processor|REGISTER_02|OUT[1]~19_combout ),
	.cout(\Processor|REGISTER_02|OUT[1]~20 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[1]~19 .lut_mask = 16'h3C3F;
defparam \Processor|REGISTER_02|OUT[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N3
dffeas \Processor|REGISTER_02|OUT[1] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[1]~19_combout ),
	.asdata(\Processor|Muxer|BUS [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[1] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[2]~21 (
// Equation(s):
// \Processor|REGISTER_02|OUT[2]~21_combout  = (\Processor|REGISTER_02|OUT [2] & (\Processor|REGISTER_02|OUT[1]~20  $ (GND))) # (!\Processor|REGISTER_02|OUT [2] & (!\Processor|REGISTER_02|OUT[1]~20  & VCC))
// \Processor|REGISTER_02|OUT[2]~22  = CARRY((\Processor|REGISTER_02|OUT [2] & !\Processor|REGISTER_02|OUT[1]~20 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_02|OUT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[1]~20 ),
	.combout(\Processor|REGISTER_02|OUT[2]~21_combout ),
	.cout(\Processor|REGISTER_02|OUT[2]~22 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[2]~21 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_02|OUT[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N5
dffeas \Processor|REGISTER_02|OUT[2] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[2]~21_combout ),
	.asdata(\Processor|Muxer|BUS [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[2] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N0
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[0]~16 (
// Equation(s):
// \Processor|REGISTER_01|OUT[0]~16_combout  = \Processor|REGISTER_01|OUT [0] $ (VCC)
// \Processor|REGISTER_01|OUT[0]~17  = CARRY(\Processor|REGISTER_01|OUT [0])

	.dataa(gnd),
	.datab(\Processor|REGISTER_01|OUT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Processor|REGISTER_01|OUT[0]~16_combout ),
	.cout(\Processor|REGISTER_01|OUT[0]~17 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[0]~16 .lut_mask = 16'h33CC;
defparam \Processor|REGISTER_01|OUT[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
cycloneive_lcell_comb \Processor|CUnit|Decoder0~19 (
// Equation(s):
// \Processor|CUnit|Decoder0~19_combout  = (\Processor|CUnit|CONTROL_COMMAND [4] & (\Processor|CUnit|CONTROL_COMMAND [2] & !\Processor|CUnit|CONTROL_COMMAND [0]))

	.dataa(gnd),
	.datab(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~19 .lut_mask = 16'h00C0;
defparam \Processor|CUnit|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
cycloneive_lcell_comb \Processor|CUnit|Decoder0~38 (
// Equation(s):
// \Processor|CUnit|Decoder0~38_combout  = (\Processor|CUnit|Decoder0~19_combout  & (!\Processor|CUnit|CONTROL_COMMAND [1] & (!\Processor|CUnit|CONTROL_COMMAND [3] & !\Processor|CUnit|CONTROL_COMMAND [5])))

	.dataa(\Processor|CUnit|Decoder0~19_combout ),
	.datab(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~38_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~38 .lut_mask = 16'h0002;
defparam \Processor|CUnit|Decoder0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N28
cycloneive_lcell_comb \Processor|CUnit|SELECTORS[11] (
// Equation(s):
// \Processor|CUnit|SELECTORS [11] = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|SELECTORS [11]))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|Decoder0~38_combout ))

	.dataa(\Processor|CUnit|Decoder0~38_combout ),
	.datab(gnd),
	.datac(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datad(\Processor|CUnit|SELECTORS [11]),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS [11]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS[11] .lut_mask = 16'hFA0A;
defparam \Processor|CUnit|SELECTORS[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N20
cycloneive_lcell_comb \Processor|CUnit|Decoder0~31 (
// Equation(s):
// \Processor|CUnit|Decoder0~31_combout  = (!\Processor|CUnit|CONTROL_COMMAND [4] & (\Processor|CUnit|CONTROL_COMMAND [1] & (!\Processor|CUnit|CONTROL_COMMAND [2] & \Processor|CUnit|CONTROL_COMMAND [0])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~31 .lut_mask = 16'h0400;
defparam \Processor|CUnit|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N30
cycloneive_lcell_comb \Processor|CUnit|Decoder0~32 (
// Equation(s):
// \Processor|CUnit|Decoder0~32_combout  = (!\Processor|CUnit|CONTROL_COMMAND [5] & (\Processor|CUnit|Decoder0~31_combout  & \Processor|CUnit|CONTROL_COMMAND [3]))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datab(\Processor|CUnit|Decoder0~31_combout ),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~32 .lut_mask = 16'h4040;
defparam \Processor|CUnit|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N6
cycloneive_lcell_comb \Processor|CUnit|SELECTORS[5] (
// Equation(s):
// \Processor|CUnit|SELECTORS [5] = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|SELECTORS [5]))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|Decoder0~32_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|Decoder0~32_combout ),
	.datac(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datad(\Processor|CUnit|SELECTORS [5]),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS [5]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS[5] .lut_mask = 16'hFC0C;
defparam \Processor|CUnit|SELECTORS[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N4
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[8]~18 (
// Equation(s):
// \Processor|REGISTER_01|OUT[8]~18_combout  = (\Processor|CUnit|SELECTORS [11]) # (\Processor|CUnit|SELECTORS [5])

	.dataa(gnd),
	.datab(\Processor|CUnit|SELECTORS [11]),
	.datac(gnd),
	.datad(\Processor|CUnit|SELECTORS [5]),
	.cin(gnd),
	.combout(\Processor|REGISTER_01|OUT[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[8]~18 .lut_mask = 16'hFFCC;
defparam \Processor|REGISTER_01|OUT[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N1
dffeas \Processor|REGISTER_01|OUT[0] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[0]~16_combout ),
	.asdata(\Processor|Muxer|BUS [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[0] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N2
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[1]~19 (
// Equation(s):
// \Processor|REGISTER_01|OUT[1]~19_combout  = (\Processor|REGISTER_01|OUT [1] & (!\Processor|REGISTER_01|OUT[0]~17 )) # (!\Processor|REGISTER_01|OUT [1] & ((\Processor|REGISTER_01|OUT[0]~17 ) # (GND)))
// \Processor|REGISTER_01|OUT[1]~20  = CARRY((!\Processor|REGISTER_01|OUT[0]~17 ) # (!\Processor|REGISTER_01|OUT [1]))

	.dataa(gnd),
	.datab(\Processor|REGISTER_01|OUT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[0]~17 ),
	.combout(\Processor|REGISTER_01|OUT[1]~19_combout ),
	.cout(\Processor|REGISTER_01|OUT[1]~20 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[1]~19 .lut_mask = 16'h3C3F;
defparam \Processor|REGISTER_01|OUT[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y37_N3
dffeas \Processor|REGISTER_01|OUT[1] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[1]~19_combout ),
	.asdata(\Processor|Muxer|BUS [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[1] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N4
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[2]~21 (
// Equation(s):
// \Processor|REGISTER_01|OUT[2]~21_combout  = (\Processor|REGISTER_01|OUT [2] & (\Processor|REGISTER_01|OUT[1]~20  $ (GND))) # (!\Processor|REGISTER_01|OUT [2] & (!\Processor|REGISTER_01|OUT[1]~20  & VCC))
// \Processor|REGISTER_01|OUT[2]~22  = CARRY((\Processor|REGISTER_01|OUT [2] & !\Processor|REGISTER_01|OUT[1]~20 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_01|OUT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[1]~20 ),
	.combout(\Processor|REGISTER_01|OUT[2]~21_combout ),
	.cout(\Processor|REGISTER_01|OUT[2]~22 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[2]~21 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_01|OUT[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y37_N5
dffeas \Processor|REGISTER_01|OUT[2] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[2]~21_combout ),
	.asdata(\Processor|Muxer|BUS [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[2] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \Processor|Muxer|Mux7~2 (
// Equation(s):
// \Processor|Muxer|Mux7~2_combout  = (\Processor|CUnit|REG_IN_B_BUS [1]) # (\Processor|CUnit|REG_IN_B_BUS [0])

	.dataa(gnd),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux7~2 .lut_mask = 16'hFCFC;
defparam \Processor|Muxer|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
cycloneive_lcell_comb \Processor|REGISTER_AR|OUT[13]~42 (
// Equation(s):
// \Processor|REGISTER_AR|OUT[13]~42_combout  = (\Processor|REGISTER_AR|OUT [13] & (!\Processor|REGISTER_AR|OUT[12]~41 )) # (!\Processor|REGISTER_AR|OUT [13] & ((\Processor|REGISTER_AR|OUT[12]~41 ) # (GND)))
// \Processor|REGISTER_AR|OUT[13]~43  = CARRY((!\Processor|REGISTER_AR|OUT[12]~41 ) # (!\Processor|REGISTER_AR|OUT [13]))

	.dataa(\Processor|REGISTER_AR|OUT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AR|OUT[12]~41 ),
	.combout(\Processor|REGISTER_AR|OUT[13]~42_combout ),
	.cout(\Processor|REGISTER_AR|OUT[13]~43 ));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[13]~42 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_AR|OUT[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N28
cycloneive_lcell_comb \Processor|REGISTER_AR|OUT[14]~45 (
// Equation(s):
// \Processor|REGISTER_AR|OUT[14]~45_combout  = (\Processor|REGISTER_AR|OUT [14] & (\Processor|REGISTER_AR|OUT[13]~43  $ (GND))) # (!\Processor|REGISTER_AR|OUT [14] & (!\Processor|REGISTER_AR|OUT[13]~43  & VCC))
// \Processor|REGISTER_AR|OUT[14]~46  = CARRY((\Processor|REGISTER_AR|OUT [14] & !\Processor|REGISTER_AR|OUT[13]~43 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_AR|OUT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AR|OUT[13]~43 ),
	.combout(\Processor|REGISTER_AR|OUT[14]~45_combout ),
	.cout(\Processor|REGISTER_AR|OUT[14]~46 ));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[14]~45 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_AR|OUT[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneive_lcell_comb \Processor|ALUnit|Mux16~0 (
// Equation(s):
// \Processor|ALUnit|Mux16~0_combout  = (!\Processor|CUnit|ALU_OP [2] & ((!\Processor|CUnit|ALU_OP [1]) # (!\Processor|CUnit|ALU_OP [0])))

	.dataa(\Processor|CUnit|ALU_OP [0]),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(gnd),
	.datad(\Processor|CUnit|ALU_OP [1]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux16~0 .lut_mask = 16'h1133;
defparam \Processor|ALUnit|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N6
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[3]~23 (
// Equation(s):
// \Processor|REGISTER_02|OUT[3]~23_combout  = (\Processor|REGISTER_02|OUT [3] & (!\Processor|REGISTER_02|OUT[2]~22 )) # (!\Processor|REGISTER_02|OUT [3] & ((\Processor|REGISTER_02|OUT[2]~22 ) # (GND)))
// \Processor|REGISTER_02|OUT[3]~24  = CARRY((!\Processor|REGISTER_02|OUT[2]~22 ) # (!\Processor|REGISTER_02|OUT [3]))

	.dataa(\Processor|REGISTER_02|OUT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[2]~22 ),
	.combout(\Processor|REGISTER_02|OUT[3]~23_combout ),
	.cout(\Processor|REGISTER_02|OUT[3]~24 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[3]~23 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_02|OUT[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N18
cycloneive_lcell_comb \Processor|CUnit|Decoder0~24 (
// Equation(s):
// \Processor|CUnit|Decoder0~24_combout  = (!\Processor|CUnit|CONTROL_COMMAND [0] & (!\Processor|CUnit|CONTROL_COMMAND [1] & (\Processor|CUnit|Decoder0~23_combout  & !\Processor|CUnit|CONTROL_COMMAND [2])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datac(\Processor|CUnit|Decoder0~23_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [2]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~24 .lut_mask = 16'h0010;
defparam \Processor|CUnit|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \Processor|CUnit|SELECTORS[0] (
// Equation(s):
// \Processor|CUnit|SELECTORS [0] = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|SELECTORS [0]))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|Decoder0~24_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|Decoder0~24_combout ),
	.datac(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datad(\Processor|CUnit|SELECTORS [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS [0]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS[0] .lut_mask = 16'hFC0C;
defparam \Processor|CUnit|SELECTORS[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode431w[3] (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode431w [3] = (!\Processor|REGISTER_AR|OUT [13] & (!\Processor|REGISTER_AR|OUT [14] & (!\Processor|REGISTER_AR|OUT [15] & \Processor|CUnit|SELECTORS [0])))

	.dataa(\Processor|REGISTER_AR|OUT [13]),
	.datab(\Processor|REGISTER_AR|OUT [14]),
	.datac(\Processor|REGISTER_AR|OUT [15]),
	.datad(\Processor|CUnit|SELECTORS [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode431w [3]),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode431w[3] .lut_mask = 16'h0100;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode431w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N1
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y39_N1
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N1
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y37_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X41_Y39_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hCCC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFFFB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y39_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y39_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y39_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y39_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y39_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y39_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y39_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y39_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h5500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y39_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFEFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N26
cycloneive_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N0
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 (
	.dataa(gnd),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16_combout ),
	.cout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~17 ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 .lut_mask = 16'h33CC;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 16'h8800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'hF2C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'hF780;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N24
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N22
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFCC;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N24
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h2000;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N25
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(gnd),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hC080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 16'hD800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'hAA18;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 16'h0808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .lut_mask = 16'hF878;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'h002A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hBA10;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N12
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~5 .lut_mask = 16'h2000;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N26
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .lut_mask = 16'h0055;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N10
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'hFFF7;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N24
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h43F0;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y38_N25
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N12
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h700F;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y38_N13
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N10
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h7078;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y38_N11
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N4
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h2000;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N30
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h2000;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N16
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~18 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.datab(gnd),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~18 .lut_mask = 16'hFFFA;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N1
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16_combout ),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N2
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 (
	.dataa(gnd),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~17 ),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ),
	.cout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 .lut_mask = 16'h3C3F;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y39_N3
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N4
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 (
	.dataa(gnd),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ),
	.cout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 .lut_mask = 16'hC30C;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y39_N5
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N6
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 (
	.dataa(gnd),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ),
	.cout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 .lut_mask = 16'h3C3F;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y39_N7
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N8
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 (
	.dataa(gnd),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ),
	.cout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 .lut_mask = 16'hC30C;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N10
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 (
	.dataa(gnd),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ),
	.cout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 .lut_mask = 16'h3C3F;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N12
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 (
	.dataa(gnd),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ),
	.cout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 .lut_mask = 16'hC30C;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N14
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 (
	.dataa(gnd),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ),
	.cout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 .lut_mask = 16'h3C3F;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N16
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ),
	.cout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 .lut_mask = 16'hA50A;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N18
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ),
	.cout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 .lut_mask = 16'h5A5F;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N20
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ),
	.cout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 .lut_mask = 16'hA50A;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N22
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ),
	.cout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 .lut_mask = 16'h5A5F;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N24
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ),
	.cout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 .lut_mask = 16'hA50A;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N26
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ),
	.cout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 .lut_mask = 16'h5A5F;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N28
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ),
	.cout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~46 ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 .lut_mask = 16'hA50A;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N30
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~47 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~46 ),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~47 .lut_mask = 16'h5A5A;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y39_N31
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~47_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N29
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N27
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N25
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N23
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N21
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N19
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N17
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N15
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N13
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N11
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N9
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout ),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N9
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N29
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N11
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N22
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N23
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N24
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'h00F0;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N25
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .lut_mask = 16'h8800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .lut_mask = 16'h0033;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'hB830;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y38_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 16'hFF8A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N4
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N5
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 16'hD850;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .lut_mask = 16'hF870;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N19
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'h0008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .lut_mask = 16'h55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'h0005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .lut_mask = 16'hAAAE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 .lut_mask = 16'hF888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y39_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y39_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 .lut_mask = 16'h5AAF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y39_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y39_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13 .lut_mask = 16'h5A5A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y39_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'h0918;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'h464D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h2200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'h1136;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'h484D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 16'h50F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 16'h1A09;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'hF9B2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'h0F10;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hA8A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y39_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y39_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y39_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y39_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'hEAC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h3030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hC30C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 .lut_mask = 16'hF0F8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hC3C3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y40_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .lut_mask = 16'hFFEF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 .lut_mask = 16'h888F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y40_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y40_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h4404;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h060F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'hAAEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 .lut_mask = 16'hEEEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h00AC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h5404;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'h5540;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hFFEE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h00D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hF0AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h0E00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'h0500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hF040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N12
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N10
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h55AA;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N12
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h5A5F;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N6
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h00F0;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N4
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18 .lut_mask = 16'hA6AA;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y38_N13
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N14
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 (
	.dataa(gnd),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.cout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .lut_mask = 16'hC30C;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N15
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N16
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 (
	.dataa(gnd),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.cout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .lut_mask = 16'h3C3F;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N17
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N18
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .lut_mask = 16'hF00F;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N19
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N22
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~17 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~17 .lut_mask = 16'hEFFF;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N16
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~17_combout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 .lut_mask = 16'hC0EA;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y38_N11
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N20
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'hFA9A;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N0
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(gnd),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'hCC00;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N26
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'hF044;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N30
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'hD5D0;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N24
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h8081;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N28
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .lut_mask = 16'h0F10;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N6
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .lut_mask = 16'hAA30;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N14
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 .lut_mask = 16'h0AAA;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N8
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~9 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~9 .lut_mask = 16'h56AA;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N15
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N8
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'hF501;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N2
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'h3202;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N2
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h5540;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N3
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N4
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'hF044;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N10
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .lut_mask = 16'h0AAA;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N11
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N0
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h5410;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N1
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N0
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hAAF0;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N1
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N27
dffeas \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N9
dffeas \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode519w[3] (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode519w [3] = (!\Processor|REGISTER_AR|OUT [15] & (!\Processor|REGISTER_AR|OUT [13] & !\Processor|REGISTER_AR|OUT [14]))

	.dataa(\Processor|REGISTER_AR|OUT [15]),
	.datab(\Processor|REGISTER_AR|OUT [13]),
	.datac(\Processor|REGISTER_AR|OUT [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode519w [3]),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode519w[3] .lut_mask = 16'h0101;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode519w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N26
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w[3]~0 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w[3]~0_combout  = (!\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] 
// & !\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))

	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(gnd),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w[3]~0 .lut_mask = 16'h0005;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode519w [3]),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [0]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'hC2F9AACE14650F5C1CAFAC4F6726B6368FB22B806CF5E61731BFF3E46862E995745D38D8D90C61C9F1EF231EB8BBCB8772B457A17254C9D519E4905D08537320DA2DDAC72A9CC8977AD6094089C9958598C1AE5EFFF9BE4734EB654272DE8F754AD96D3F95FF4B1E038BE5E43E955B041B5828B438FEDDA60A4656B11F69F095967D4F8E39EA434CF12FC217E746612B378027B33F8F51482EFDA33F7C2D0AF24FA820D228990E60882CFC6A3A0A03A08FEA9C9C41191A18D26A12AA974CD66A1D289BE9D707B9C71A999E90A3A3B4DE1BFB46C604BAF333A83B4925488B3012BC4EE3A9F52E7C27D61AD7D6FAAC3153D1289CE818D7FC6DD00086730422AB89;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'hC1A65ADE3FFC91A0E3C9B02BC3BA128339D0AD0167B49AAF6370C7FE0DEC3094E0FCD90DB947EFA850DA16A325486FC7B747531E2F59E2C051794A6062E6DF9076832EC5DF9220E41FAD06FE9CD43E134D7F7F3DA813E459EE066CC4A13A74A649AA2CF205092C9B7468CC706531EE66DD7D96D3D5E4BB69690BE7A7C23FC83B081288EB84970834E92CD94E3394AB04007DE6A563941DD5BD6B5D63BB017CF001346D92758DFDF2E9D953BFB2ABCFCA4AC4CC1A83D2D782409809FCD9753579503AA905D6DE350236BA116160C512C041AA4294B7715BD6E9F06E4CD9DCAE0137B5E0E063D13547AED5173679E93BF6AAAC81D5DCB7063638EAC3A34255B985;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'hFD47B68CA2613619E64946CF3007BAC2728E3D8A19BECE0176853C765C3B9267604ED7E9D31D3380AA046960DCC8D7705B622551C2670F5E7C69B76BE5D9E0FA5DB4DCB51F55DAA34E474466696495588412C8A28CB3CBF216259D08F1F09DF11CD0CC38C5E9CD38CA10FA3AAAFD14E9BD6B6976A71E5A14189AE7E4B02E2A1C98ADA58A3379FE39D13B48C1641C14F827848736C1C148E83318EDC6844AB3F79A9493E89497AA8C0E1FC5DFB465440A763E0A8F2A1FD9B9BE81F34500D1E934D21583A4BF1D34037546FC2927376B21CE207F6C85CA5A0E7BE59BBE709F3AD5D7177D2E7297EBD763FD54F122B4D3E56FD043D482BD360826F5BD5CA256D61A;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h57102D6617A0E2D564CD363D33DD0879FFE38097C59DBEEF01C5C034C04FF093676913A2523DCEFE117B0D1155B3B13CFA0B5A9FBC48365FA5EA0B5B35BF7711DD572DC52ACA0B093790135FF7C6FBC7E913BF434607E486930B71891185AA45465543D4DA2297CB8911866916B19C73FD91792CF5F7F576EA1474CC88EA543F3A8004F28926754C6AED2D80F5DCE63C15183FCB1875CCD320A648B58F88032DD4F9DB502A110F3D2F8E1C2D0BB169A3891204F83405BE556874C271DA7309CE28FCEB47412C2FAA63BF1A33853C0481022B516D98ED7FD1C9875DE40F4864D1E90BD0C8F8E5EAED8495015A7986C99F2D4DC8904E5E18E3B867E0B059C68F88;
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode458w[3] (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode458w [3] = (!\Processor|REGISTER_AR|OUT [13] & (\Processor|REGISTER_AR|OUT [14] & (!\Processor|REGISTER_AR|OUT [15] & \Processor|CUnit|SELECTORS [0])))

	.dataa(\Processor|REGISTER_AR|OUT [13]),
	.datab(\Processor|REGISTER_AR|OUT [14]),
	.datac(\Processor|REGISTER_AR|OUT [15]),
	.datad(\Processor|CUnit|SELECTORS [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode458w [3]),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode458w[3] .lut_mask = 16'h0400;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode458w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N14
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode458w[3] (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode458w [3] = (\ImageRam|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (!\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & !\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode458w [3]),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode458w[3] .lut_mask = 16'h0008;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode458w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode548w[3]~0 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode548w[3]~0_combout  = (!\Processor|REGISTER_AR|OUT [13] & (\Processor|REGISTER_AR|OUT [14] & !\Processor|REGISTER_AR|OUT [15]))

	.dataa(\Processor|REGISTER_AR|OUT [13]),
	.datab(gnd),
	.datac(\Processor|REGISTER_AR|OUT [14]),
	.datad(\Processor|REGISTER_AR|OUT [15]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode548w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode548w[3]~0 .lut_mask = 16'h0050;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode548w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N8
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode548w[3]~0 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode548w[3]~0_combout  = (\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [13] & !\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))

	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode548w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode548w[3]~0 .lut_mask = 16'h000A;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode548w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode548w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [0]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = 2048'h09E71D61EB5F58D75E7BE200FD02A1384DB6069AE9BD317D1FF76C13A747347329EE070577FB3689E8D72C93504829488CFAC7C36729C48C63D715A844C031548AFF64A84FBEF8F337E6E929C99907620FA815AE1036B91C635D91E65F22670BD74872456B2CE2AD44F0B8B2A86CFE08C0C5AF4A6496E412DB3DA120120DB81CB851265F398A79CA8160AB096B27FA971EA58D546AFA170B7FA7AA79B25709B3A99748C9461D16F81F873E27D92693AF769E4DC7156EF5057FBA708C3D342D2D9A940DF5B2EF434704D6CAF3C1D179A1674963E0E72F43A3DDFDF605A746539A7FB7B108DCBFBBA8783580E7125BEBB4F75A876D69760D10279760A55166D74D;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = 2048'h32E5DB8B64C03616878777130A6F2068BE272DB6D087514B496C85FC4A360B0328DB0E6C87499CC6125746D535930395164A49B6E8445390C40026781FF672FF641BDA146C1C34F8FB52614FA8D74134E8FAE3CCD99B1F2C93FD6E79D64244029CC72FF910D8D6CBC5B4CB8C1A2628FF25F543D25BB54750F8527D9D49FC06F4C9C2F1891617C94F2324DA6EB7B33B52B67C8B0E5B732D0A8679788F95E99BC35B1973A38E72F74C58BA679943DBE999F91DE176EFFD42F31BDEE8380CEBA4FFB0481371A88EB1DFF110A0F1716D2080E28CD36FFC475E9564E3BBBB859C923269207F0DAFF40A04455E09F769898FC2F315A1F4DA69E16E595B48EEEA4F3105;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = 2048'hB66FDBF68C7B6475CBD8AADC15E28FA611236DE1529CF0BB32795C522905AE359F99144E41460C363D9C1F7BAEB3D294286A93BDA682DC29D86CCBC0653CB2DD5BA5F0F54E45A7A0AC853E94B2A6CE8244CE34864C48064D70D53C8D3D0E8274DE8BF1C52AD16CEA9C4567B68291C11BF94801CAE1C2091C432DB886641788508E010C878F5428F1793FB2C2421068D8444BDC0F63D20FACACAF7A223668352BFF8CA02FECAF40A6CECE5B30B7E6F858E1502C5465E49F2A3091511FFB41CA4F1CCC3C1DC6967B5992EB17DEE3BD49C125CB10762BFEA6CB1BC84B7B08C4455796A877097F859DB80BC1D473DC3D6DF990AF4144264EF2CF0D21304911024E98;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = 2048'hE5E96D7CD3ACEBC843ADF73DA927E5967E87714B9250D7ADA9A13DA35DCDCF2C7C62A7C104F4FFEEC82AE322FBA079893A5521334F9726519BDFD7DD2CB53A2E3F869DFA9D013305081FC1FA3195DA2B496A28D05A643A0ABADB2B82A3F48EAEB25CBE3EC4AA2ECBDB818493677FB614D5FC4E20EAAA2C865E3D3F58741D4C9597211BC36A226E8A091317BF770D85160C09447BE1F813692B3AF6BEAFBC07B23A61A738C2F5C6287377E0C46EE7A09E9CF5618C8EB16AFCB1DED8C26DB54722AF4C8AD834D705EF10A91E132E3C78081C3F7B6294B1D03221666457CB257913F6374BB54972801B73FA877DFED57C3DAB6804E662E5FC567659EEBAE38CDF8E;
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N28
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~0 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 )))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 )))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~0 .lut_mask = 16'hBA98;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N8
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode468w[3] (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode468w [3] = (\Processor|CUnit|SELECTORS [0] & (\Processor|REGISTER_AR|OUT [13] & (\Processor|REGISTER_AR|OUT [14] & !\Processor|REGISTER_AR|OUT [15])))

	.dataa(\Processor|CUnit|SELECTORS [0]),
	.datab(\Processor|REGISTER_AR|OUT [13]),
	.datac(\Processor|REGISTER_AR|OUT [14]),
	.datad(\Processor|REGISTER_AR|OUT [15]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode468w [3]),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode468w[3] .lut_mask = 16'h0080;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode468w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N8
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode468w[3] (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode468w [3] = (\ImageRam|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (!\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode468w [3]),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode468w[3] .lut_mask = 16'h0800;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode468w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N18
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode559w[3]~0 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode559w[3]~0_combout  = (\Processor|REGISTER_AR|OUT [13] & (\Processor|REGISTER_AR|OUT [14] & !\Processor|REGISTER_AR|OUT [15]))

	.dataa(gnd),
	.datab(\Processor|REGISTER_AR|OUT [13]),
	.datac(\Processor|REGISTER_AR|OUT [14]),
	.datad(\Processor|REGISTER_AR|OUT [15]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode559w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode559w[3]~0 .lut_mask = 16'h00C0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode559w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N6
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode559w[3]~0 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode559w[3]~0_combout  = (\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [13] & !\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))

	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode559w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode559w[3]~0 .lut_mask = 16'h00A0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode559w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode559w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode559w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [0]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init3 = 2048'hA0CB638E1B1E0A095C412A59B94D3974C2AB3D2BEA6E9F91BC01A1B9B6DBA70AA04E92F09FC6B4A3570E1E4BC825CA6DDAF60B87EBB5C1E1236DE155258F299C902C20F00240B9A9C00DD7A5293705A14447F47347947533B3B13AE7FD3AAD808FB759F54D1B9528AA2BE0D7411C12137B5BD738C99D1D06BC9787382B401FF6D532F5E681A75DA002B3A53E38CFED49ED76B768F2EB5EA50BD78AE77FC752B631CD0676AF11978A9696478ABCDB0500B5A52B7D876D4EC27A236FD4500850279A75B6A8ABDDEE887E2C9A54B2BC7617DF531F150D4D77A9EB07728F91E17D1264014E0D40CC7EEB5CA72BA9BCA969BF93BBD906D12DB7D633184F9A37C1F573;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init2 = 2048'hFA9767C488488B24D747BDE02A669EC585D6A031D69008BBC11DE7BCBA39DD42187A7CF2D051E491ED88159DA3BF1A30879E2F712D882F466A6B70FE5D0C61E94041E9C75F7F05F3FA28B6B865C9BE2454EC2FC28FA67E05B95BCE3882E112DD784EC078C2BE898689F9DEA87C3EF85CECB5751E9A223D797C4C972727F36A256D5F8725A2F5C21919E2776141248F585D523808246A7A92D6A54A212392425027AAD4736DB3DADD8A28C344B26C5DB54CED5D1794C2B0E9CC35F3FCF6DCFDAF22D6B70EBF4001B1BC4DF6E854E9C7543003BDBFD035597B93B48D1D0898AC4465F19E22CC70D272C6B1672A8EC17DA7926ACF5BA2AD3617C942BD23404B16F8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = 2048'h6EECFAFD37ADD49C09241C05C5971F9D8BA09F84891C8C80150B4DBF519D6680A02C896B80139D9B2721B1DB0507302186E46E470B601875B065709967B3CC686409B4D06510B120E98DA8A94EC070E1877E0CC303A77A81C42D6AB476FE02A3160784A0DB8231A71FBFDD0FC38819AEA7F9118B080B7DA4521A1619CC66DF9BEB8B91FB8DF8146D00CAF3BE6B7D29A7E1F9B7826AD811C88CB991C5C11469DA4148A7252DD353547BA0B0FBFC9AB304F8375F2620E0959F14D254276122591193EAC1B71307655F0D3A9952BB3187AC1A2B37C1FBE41DC886DCEF8F8F3CA76B60E3E407FD4DCDCBD74FA99F00B48A801247339D414E4705107AA0B0B6479B4F;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = 2048'hAD89614DDC41FFE17EB87F392D84B144EB5E5ACFBE76595821B2D6CB45B1FDA5B2694204930E61B6BF88E4DB6E414E7DE8FFCB7D5C1D451CA58CF901F63DD335883769EC49C2BFCCE5E88C4DF5D0EA9AC9BCFCDFE30B322BA70CCC9A6D5294A95AAE8681E28459C12D0E60BAD948E73B491E36AE25C0A3926D57297B8B3B3B4286C7C84CF731632B3AE1F5AA0C37160C5AD7182386C9D75D67A115B2740BAA8B5559AE60D94A949AD4A60A5C1DD7820F83EB447E9262F98D853098E9D904E36FCDA4F99D2B7CE2B17113E476F9264DCC07856B4864C539F19AA1AC5D2BAB56AB724F2EAB958A8291B2EC86D207D7EDDB9B9C7D661C5B8A41DC0CDCF5F7A97854;
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode448w[3] (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode448w [3] = (\Processor|REGISTER_AR|OUT [13] & (!\Processor|REGISTER_AR|OUT [14] & (!\Processor|REGISTER_AR|OUT [15] & \Processor|CUnit|SELECTORS [0])))

	.dataa(\Processor|REGISTER_AR|OUT [13]),
	.datab(\Processor|REGISTER_AR|OUT [14]),
	.datac(\Processor|REGISTER_AR|OUT [15]),
	.datad(\Processor|CUnit|SELECTORS [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode448w [3]),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode448w[3] .lut_mask = 16'h0200;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode448w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N26
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode448w[3] (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode448w [3] = (\ImageRam|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (!\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (!\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode448w [3]),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode448w[3] .lut_mask = 16'h0200;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode448w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode537w[3]~0 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode537w[3]~0_combout  = (\Processor|REGISTER_AR|OUT [13] & (!\Processor|REGISTER_AR|OUT [15] & !\Processor|REGISTER_AR|OUT [14]))

	.dataa(\Processor|REGISTER_AR|OUT [13]),
	.datab(gnd),
	.datac(\Processor|REGISTER_AR|OUT [15]),
	.datad(\Processor|REGISTER_AR|OUT [14]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode537w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode537w[3]~0 .lut_mask = 16'h000A;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode537w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N28
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode537w[3]~0 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode537w[3]~0_combout  = (!\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (!\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))

	.dataa(gnd),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode537w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode537w[3]~0 .lut_mask = 16'h0300;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode537w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode537w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [0]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = 2048'h791972CA86DA94FF085C74EB404652F4A9C7612169472356C785AD32D0C3A0C6606740D04FB4CE3C3DEE817056F661E56FBA82BA51F34BF05C2F537B49FBF3D1410A30414F95E1DEC95DA8762F708F52F14718018474F21D3DF2CC516F5965D377EA4DC28050EF57B3D2C9BD77D5FC8574080715412F3840E2671B61B90F2BC2193F36AAA4320594E949CCFFEF8FDC4E49D918BD3FD30D82A0BA3B21BAB46353D9A191D75D465D507FE36F686FD50468BA4EDC91A4532532B87125ED6C1011A3D03ACE1CE91505280019E5705A9DE0B61AEBB53A25C18697BA67B17D84A320E088B9668F272868F2047E7DE94FEB2AF22996C2A1F31A832788CB1F45B906DA15;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = 2048'h50276E97981CECBBC01A7C3B5A52043110160CFFB97AC8753F706094842E1B89894A7EDDBFCE0990E3409E4645454D222F8FB6A2B93E866572E30CD72630B814254D706B625FC74D500601D9191007A203D3148452E32258F7F7968729899ECA8E69AE17ADE1D9FFA6E5ABCB4AEAC916D44B29782334103E8400840F460C24BB4CAD93FEFBCA61D7C95868F92F8059AF8CF34915ABDC3E88F06ACF5CAF34603CF4C9EFDB6BB4E54A6C5C8B13F67F77A9D65B606C01715E0A20C876815F37BF9598100555C290B7282B1EBE6864191648E85509FB4DC97F9E0CFC969FC7827228D2AD9B8D7431AF4D7956173CC98A103AB59605D19EE0A9E28F1157694B8FF501;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = 2048'h613E54D603F913E1B6BDD0777B737CCF740C7436AA8066DD76CFECFBC03E401950C182A38A7201A398BF8850BEC4A65B2004C719F1A1CE6E49939B90FA8A6FA8ECAB5B19457E28A445B8F54874856467E5972A18186CE7E2F8E6CBA8BF5563610F98F9DA38634C110990687378C7349BB88D86EFDE86D0069EF945720BCA38C42EE47198CC9A6A9EBC260EA9C32A11D982A6AD482C8656B0367DBCABE6AE0154E5A1F634AB8C867503B17A3D1958FEC17C8F434329660E999018A5A6A13D1DDB259CBB716BAA2F6D7EEA9FBAD87FCE56F4E2B9AD52E1DCDF401BF379A3604297EA9D793516EE7617972BEAD49A20A2AF1F31481A027F1CEC54F21BF7AED406FF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = 2048'hE87F94D76DC81CD48525F9D62D38E4EC5C34D54BB1156EB97843929AAD3372E280FAA9B35BCABC6F5FC4381CC55E5575F2676AEABE4A78A43E0F6CD6E681E001F8CBD5BA87597BC38A83EBB4B4A7AA31A25A968FA73C5D33CF00D06302A175B2ACF6BB9A8D78598FA7049F0E1B0516D09F9A4FFC3BA290BD46D751E2E1E4CEFD78DB4EA92D9681FB1025FDA225ACCD88C1586C90FA6424B5A2F7DDEE4D00FC9DC80FE4DDE3F3325010804BCB607A10456370B8FF59EDF941AD3C2C95EC07980FB432F81A08E8AC10C4CF0AB3BAE92C2C53A0E588351E1FA95DC86AB69E7BA579317D08E813479ECAE16159008E2F09B5205E6C11EE3131C9B3A4BAE8477832CA;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N30
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~1 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~1_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout  & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ) # 
// ((!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout  & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  & 
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~1 .lut_mask = 16'hD8AA;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N25
dffeas \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N20
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode508w[3] (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode508w [3] = (\ImageRam|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode508w [3]),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode508w[3] .lut_mask = 16'h8000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode508w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode603w[3]~0 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode603w[3]~0_combout  = (\Processor|REGISTER_AR|OUT [13] & (\Processor|REGISTER_AR|OUT [15] & \Processor|REGISTER_AR|OUT [14]))

	.dataa(\Processor|REGISTER_AR|OUT [13]),
	.datab(gnd),
	.datac(\Processor|REGISTER_AR|OUT [15]),
	.datad(\Processor|REGISTER_AR|OUT [14]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode603w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode603w[3]~0 .lut_mask = 16'hA000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode603w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N30
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode603w[3]~0 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode603w[3]~0_combout  = (\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15] & \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))

	.dataa(gnd),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode603w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode603w[3]~0 .lut_mask = 16'hC000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode603w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode508w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode603w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode603w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [0]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init3 = 2048'h354CF495E65A0B6A424A96A34142C76657C7E07ADF02338B966F0154DE216385C5ED0563F914EF6DD038221F52518E24198CFCBC0F7D7EDF7C965E3275991AFB1CA605398433456E8DC684B04E68650042BB2C67C3818C3FA1071ACEDA29AE6F010AF9FEEC7CE79F57357F3441D7B1C3850ADB0A78846344BAD9DD5252D89DC0C02782C8F9111DD76FAA07653CF85281755F6A0823BBF2C2612DB9AF723461B73802660DD3C684E70B73130DCD66E500ABED8E2B96BE310BF9C99F9E658546E15EF2C312D6FC7083077CBC354AEA3D5A3F361C8F897D2E1CA8B9CFFBE52BA1035D213E26506E46CC00C1A33A017197999C9129B3C289A99633677A9DE7D30832;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init2 = 2048'h2472AC594A2783E8686F9E8A91AA606A6E9A89B1219B62A05971A9C0163A75AAB122424678DEFA93C00AF846C0F59F88DEA5BAB1349346297918AEF971C28B03DB8F69E6345000AC1ACF3A5EFE5C02E50B1D465099148897790A31C485BAF92A91D30C595C4FA20FFCB55E456750309451C65DC8562994FD6500B8276F331D1E4ADD01614613F3461E57FFC9A157D26741CAD984FB2A0B88E6A682420B2302210E941BA9EF5891867AA402D4A29BA0E914CBB8ED7B353ED4FE86212A865D84EE0ADF4EF97E9F7A3F2F6769C855C6A9A2A505A23BCE538C793F0FF2F06E4841C876E096F6293E2B592D61B8005E86D3E087D46E45965AC6334F7792E26116224F;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init1 = 2048'h512E575FDC829B1639FB4EEDCD45BE52F5A8C02919856859D03B0F4A6F66A31A056C75C4A4ACC1F2E0F59687B4816655D3AC1A15ED0D8BAF36B215B0AAA86A5289C64DDCE693F9F3B52569AA1536B3070585F129168AE09C2574009C775DF83919FEAEE77FE9B59AC051F02B74AC9C92087BC19019E1230116345D3C160DF4F35465D61AE67A1D2B5A2B61ABB627422A3195BC399E8C6CFE47D78E644E53A1E408CA8C9B7750F75D216BAE42AA1C740CC738F3CCA922E9631E08011FF9EC7C217220018EBB89B25989A00B12CBE06F0FDC3DA64154F71E50E606E7473252D7FB804D3985018946B956C3FC8123150FB74B2AA9CE23082AA6CB6B80AF77046D8C;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init0 = 2048'h3208C853C196BA8C211BC0ACB1152F341684FBED7C579DDC490CDBDF6556DF2A3DE3C15D7B074B1AC091F9B24D8B987B4AC66BF3866B6CED6AE3D34B7BC8553B3B32DC66E8761476C1F260E9DA53048CC638871992B04F29FB1B0FD56646990B2CCA64F067525A4C5C045255972FE2A801489199FE1DB8419EA9AD1057398CD7DBB94A08A1CE2549C008BCA87E9D76B568265B464F0D4748ACBE47EFF7B6A91123A9D1BFCCF5E3B54C33D5C1D3349527833042CB7294BDBF2B3BE4B965656D69539AB47B388B89574A34402A7D258CDD72BC9C51EA288072CD8B3DDA48040395BA4229D18785BB55D687C64715D2B40DCD6D082348BC748E3C0C301C39169295;
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode478w[3] (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode478w [3] = (!\Processor|REGISTER_AR|OUT [13] & (!\Processor|REGISTER_AR|OUT [14] & (\Processor|REGISTER_AR|OUT [15] & \Processor|CUnit|SELECTORS [0])))

	.dataa(\Processor|REGISTER_AR|OUT [13]),
	.datab(\Processor|REGISTER_AR|OUT [14]),
	.datac(\Processor|REGISTER_AR|OUT [15]),
	.datad(\Processor|CUnit|SELECTORS [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode478w [3]),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode478w[3] .lut_mask = 16'h1000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode478w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N16
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w[3] (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w [3] = (\ImageRam|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (!\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & !\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w [3]),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w[3] .lut_mask = 16'h0020;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode570w[3]~0 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode570w[3]~0_combout  = (!\Processor|REGISTER_AR|OUT [13] & (\Processor|REGISTER_AR|OUT [15] & !\Processor|REGISTER_AR|OUT [14]))

	.dataa(\Processor|REGISTER_AR|OUT [13]),
	.datab(gnd),
	.datac(\Processor|REGISTER_AR|OUT [15]),
	.datad(\Processor|REGISTER_AR|OUT [14]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode570w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode570w[3]~0 .lut_mask = 16'h0050;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode570w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N18
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w[3]~0 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w[3]~0_combout  = (!\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] 
// & !\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))

	.dataa(gnd),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w[3]~0 .lut_mask = 16'h0030;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode570w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [0]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init3 = 2048'h301649A6ADF0DDCCC41F5DD569CC39096B1961F52C5F1D6C6AC7B06FD2F5383B1F27BA92F47AADDE6FD95C2CB7D95C7604BEBBDBE6731B003E09CAAE8DA432919603B5628955D65DD4F7428AA0777D2A94FB6A46D1D409DFB2C249C410511021E6B553C432AA499BCCC659C9A239BF48578BA831FEF43AE2100AD5E8CC483282A61A3C6006AE3B4E3A7A2971AE7E38B94CF7B28EC18851EADE0375DF2C5420AC7F7E5D5A1B51332372C7EA925804DA860935799C8F4D9AF144250AC1A54339244EFE1ACCBB98C9088813F8806C102533509B7C5EB194CCB1DA4FEEC2133BF1B3E82C7B70ED4E6B81630CE8E5F441DF4E304BCF63660BAFCB1A3F4DC2D2585261;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init2 = 2048'h4B5719AA0FC001E48D23579501499654E84FA58DDFD5173B62A392F2B99C91C37ADE31CFBC2B75AC0773DB02FB75FC27B73D97786F8C4827C1EFC519151B0719B1C9CF5D948D700D03C35D8FCC53B2057948C16ADE03209E0D014251246739F7C2325BF6532CB6217874C970B7ABC71A72481ED334FD5D45BF5F95303AEE2CF177FFB40BBF279BF173F986BE5CC500141F44DCA607360BFB464222B82F1FB2726AB35FEE3E5C456541D0EA5B0D3125335B0C746CCDE10BA61549D9120EF8CF8B7195879C9F75C1803708A884CBD053CE279A16A9F75A692BCEABF2579EAB6EA1FF2FC0FB3E20E0A4DB964743A5485B300B82C4DDB3FBCC971D0F605082ACBF28;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init1 = 2048'h929100328B1337450BD3C16FB5AE0EFF2047DB8AFBB539F2BF234E1871A2BE655A6124E1CC936C9BF48EBF4A8216C0060623D5FE096821F3AC634A768763F8C1EDAAF66B05901B9B0316FC123C9E98EE9CC4A5DAD387622FB7FE45124A43E50D297CF50C5F3B1AC2077E713787CAF1D0593817F2C94983357E9FD53CA6D8C57B737B321E462C474DF66E396809108C61112678F6A0D24A687BFE7DEE3BC8690C0EEB60E98B004DEBF41503AC69CBEAE8C154B0382D99094BB085AA29752843EFB25B96AD138AE96C07AAF819544334831670F7BAF4EEB8D03F1F69F399982A4853289064E504252FF84DC85E15303DB789B3F6AAA377185849A144A78D888B40;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init0 = 2048'h24A9E2761051C88A8CE157DC08CA7CA61AA23DDB6CB96FC066181AA428D8E93E3C5C2BF437A4476B2207C73506484291EF6AC07C5675A4C57D58A7C20FFBF5B1CC08863D9642363ECBE3E78F38B7BFABB885A146935161FF5A0228C0B57B6A91EF465005F5C30CA3628882ECA956DA86E6D54E853B929E98E11F275E44E8610D396E9C483AA51060BF3B51107622E5A9B6B35E61547FA69F08792B5E6F5302F3AF90059C82DA820524CE11F7EE9DF79094D816E1AA2FB60580D300651029B92C10B15095C6759C35A8AFC4AAD92C8AAEB5E4B7CD9D9EF9D7CAAB4EA42E768E4A3DFF0259278A7911701F1312DED3477BCF87E3267563152C4433E4FEE49A3691;
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode488w[3] (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode488w [3] = (\Processor|REGISTER_AR|OUT [13] & (!\Processor|REGISTER_AR|OUT [14] & (\Processor|REGISTER_AR|OUT [15] & \Processor|CUnit|SELECTORS [0])))

	.dataa(\Processor|REGISTER_AR|OUT [13]),
	.datab(\Processor|REGISTER_AR|OUT [14]),
	.datac(\Processor|REGISTER_AR|OUT [15]),
	.datad(\Processor|CUnit|SELECTORS [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode488w [3]),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode488w[3] .lut_mask = 16'h2000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode488w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N12
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode488w[3] (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode488w [3] = (\ImageRam|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (!\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode488w [3]),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode488w[3] .lut_mask = 16'h2000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode488w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode581w[3]~0 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode581w[3]~0_combout  = (\Processor|REGISTER_AR|OUT [13] & (\Processor|REGISTER_AR|OUT [15] & !\Processor|REGISTER_AR|OUT [14]))

	.dataa(\Processor|REGISTER_AR|OUT [13]),
	.datab(gnd),
	.datac(\Processor|REGISTER_AR|OUT [15]),
	.datad(\Processor|REGISTER_AR|OUT [14]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode581w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode581w[3]~0 .lut_mask = 16'h00A0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode581w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N6
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode581w[3]~0 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode581w[3]~0_combout  = (!\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15] & \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))

	.dataa(gnd),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode581w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode581w[3]~0 .lut_mask = 16'h3000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode581w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode581w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [0]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init3 = 2048'h4EBF7DB614C8F4B5B7993D35C02BC82D2C213B79B4A9A802DA63A11A94802C65BED24E0FC65F2C4CCC860602B7B412F135A4053794BA1F17C01F2A8F83CF9B79FDCCB59A7D6846003877366DC753F9FDA7BEFAA2123499B9536A5D3E3BBE3439FA2280EB6484090E226E392B27F78C0CBBE8C695DE861ABA885E976F086270A9DD8380043B0CF0362B7B7F7FBC58448F0A3CD3E335E4765509517FA748A9BE7A81DB4EE6F17D036E9CD84FCAD1AC7889653AD343197F943819C9F307E56CAC8D1D7619E65D6D618537E3F9A68120A3985EBACD79B2EA027690EB2FE50663FD67AF7E8AE61D0C07B7247C07539365EAF38F4E69E614A5ECE9535733119E7632E3;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init2 = 2048'h8F89580922D4B0C99556C64E78359BE8E75B4D70007DF70F004FF01D7B323E7F7AC36AF86037D070D06BC855333F4C2DD58B4B329997AF004285059352C9DE287816BB9F842E544552B8E9B574FDB040C9584E9862025C2D044460A73386C11205F07945E6996108C5CCF81334BEF4BA95E0283658FCC1A7201D6B5714CDA1621B324162579A17FC83AA6D8DDB7CF16D7525A1CD16923F3EBA0718C44E1736CFC6863A509C2B83970E246E3E373B8517B09638F3E2B0F99418466C1DFE5581AF5BF0AD9060C58270E4EA49A3CE01EE09687EC815F2EF99BDAF55F0FAE16E7E20CD7272B0D98DB595E7E7B4AF713B9F69B798F71E6CA11D128F3223D021C324E7;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init1 = 2048'hF6C9C80955A0A8F780D47E3F68D45ED1938534AE607813EB79A6DC7BBDE26088BB314803354C443BED08B24FDA26B10A282E47024FFCEA0EFED7D47602F3DB9C0283CD8CD486E36B1B973AD444850E81467AC87B669C5B40AB9954D66F9CF8D5446028939E812778E69CCBFC8145851190990AFF7D138F0AFC5271AF4D2A5FDBC6E605586AEFDB64F77D2D7A874591BB2C568A01D0A649C1EA297BCB0B292EFC875FE4C07920E531CF1B29AB340820EA92E031B1833D485DDF4988E309D2EFD4603EBF0A63BB9D5E870E63619AD1DB15CB24AF15D4F62DA58130EC8A6401E2245662CE96EEEAD18ACB1F59F6C422ADA8DD25353182591B701306B562E9ECC088;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init0 = 2048'h817EF41E5AB1364FC72A9E2C0EC243DEC090869E6AB36C5D45B5D5882E985E18F37BB227CB3C6AF8A7005330A1FD0C036F4835149A311EB92AE895CE16CD4BFD4D7D99507B166DEFEF682EE8D2BD9729DDC54C68B2460C1A155EEE0594D7C36291267F0CD12613685D7E27D885394EA604FECCB66B3D84AC1EED227E13DCBCDD848572685BF17170ADFD1BB4193A5C9EDDAC8A802FD53DC35D4A66ADEB8EDFA766F91126BD484B3304318B7BB7A84695241D6C89A5F743969A841BB76F733F4A20EB1D5C66FB70350D3F35DDFA46EC883AE3DF3DBD384B097E105B4FD661352543BB69AFCD00B13634E58620B59244C615F204F694085EBA238185FEEFC2E7DA;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N0
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~2 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ) # 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  & 
// ((!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~2 .lut_mask = 16'hAAE4;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode498w[3] (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode498w [3] = (!\Processor|REGISTER_AR|OUT [13] & (\Processor|REGISTER_AR|OUT [14] & (\Processor|REGISTER_AR|OUT [15] & \Processor|CUnit|SELECTORS [0])))

	.dataa(\Processor|REGISTER_AR|OUT [13]),
	.datab(\Processor|REGISTER_AR|OUT [14]),
	.datac(\Processor|REGISTER_AR|OUT [15]),
	.datad(\Processor|CUnit|SELECTORS [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode498w [3]),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode498w[3] .lut_mask = 16'h4000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode498w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N10
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode498w[3] (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode498w [3] = (\ImageRam|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & !\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode498w [3]),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode498w[3] .lut_mask = 16'h0080;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode498w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode592w[3]~0 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode592w[3]~0_combout  = (!\Processor|REGISTER_AR|OUT [13] & (\Processor|REGISTER_AR|OUT [15] & \Processor|REGISTER_AR|OUT [14]))

	.dataa(\Processor|REGISTER_AR|OUT [13]),
	.datab(gnd),
	.datac(\Processor|REGISTER_AR|OUT [15]),
	.datad(\Processor|REGISTER_AR|OUT [14]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode592w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode592w[3]~0 .lut_mask = 16'h5000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode592w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N24
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode592w[3]~0 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode592w[3]~0_combout  = (\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [13] & \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))

	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode592w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode592w[3]~0 .lut_mask = 16'h0A00;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode592w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode592w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [0]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init3 = 2048'h7573C5B36B945B92C2F5E8ED5370565287D73BCBA2749A52CF98F3A020C364887E759C214B95BF35EC118AD217F4DDBB24B482A7C9ADAFD01A8C0D67D0D54861F0530623D0C58E4EB897EB71EE0BE9FEF62BED8A8CF9EC25DCC5D37C3410EBEBAB94283ECE46613237D07C22320BDCB2C3EE4FC7A5C933C81A05C479BD081BA3EA5DD439668660BD4FAED108E4CC7DB8183596037BFC6BCAE90814C7AE0E02AF8C909613040D5651C8E9BA47A7A9D59DBA98243745CA14A17FFF7C3C3E34939FE88297C45C0CA48773811780185E467EA5F51941387222D04AEF18C26DC46337100FE0041B4C9BA411A49A28B1AD7A1399AB18547749F9886629C03E81F45A21;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init2 = 2048'hB0BD6338C27AEC6CFB4B36F7BC049E779C709690240B5C75BB7E2FA7709B1AEA744C50D5435A80C1D828C55CE8DDCD761F9C8168C0A622F1F6C255CB78E3B86AD7E81652FDBE126CCA724EB2DE22E7EBF58E258257A100F92D74BE1ACD71D775BBA0F7542D7787E246FDEE0ECAF119EDB7EB6C8A8B54401F0214CB74790370C9791C5D426A20C17D5F8B03B1564E5AB4A98E8130E65E4DE4DD49A5DB0F6B4B6F62CE002CDF5BAE51CEC92AEAD729715F7BCBA6B860D885A9ED2B1758E4714C2888CE7D4845B17FCC7216AB9F002016C23A714DC96F3EC06070827B970E791C6E56369C4FC63F72B1FBF3719A732B423CA77011E93E5F841A09A3E81AE2227C2E;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init1 = 2048'h64F436A870290069A494D1A5396E14E5774870083C745E95893D0E7DF6AF0BF60130C832FC4F2332C3150BF91281E7D742DC0870977B35AB749D254553D4B2D0022EC0DAAFA4321F8EDC28F096D4C74114A833522C54A8C8E872347D0FFB6BE56D66FA0487CAF201BBCFF1C9373D843A5682B5B664E7B5371140E0E7890BE88ED1763884C6CC882793A1F38E22AB73022B8F36BFC62F384684D5F9B39892B2DAF216CE82C3826E688D13F88B6D984251F79C308D9318E77DB35BF207793B51BCFB8A02C7D795713A4E31EED906BB64F70632E64F1AF8FFD8C7C771E0C07B075314617472475217111F6BCA10AF13777812F53B1928CA17EDF175A80B906C961A;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init0 = 2048'hE6A7807B09463CBE8FAA142583D9B864DBC7020833E0652C7E4EB9624FBEF40FD5065829C1DAE6FE75FECAB6B160557C8B8C869A874C0A0000C052907E59FE2A8F75423B135E39E8608C53A06DA539B9FAF22F2E7CD34CF9DB0CE38B96590C59368E14D3096F3E1B8356FBCC038B8D494B309491BE6E7358423A1ADE4DAF1185AD96B93D3DBD42565BA1945823567B6E21BF58CDA9474B0F99277D7E622C03A6FC50ECF8A45AF0D3C9A2C1C5A3D5FA2C05AE0F813A980F5B24E4E7A4BDEC35FAF2DF01B443D6B9D370D4D8EB6FE358901292C5519727F71142655B819604E4539C0CB2388FAFBD69B34002F591DA0C12A8C292275867B1938191B7D3E1867DB1;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N2
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~3 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~3_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout  & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ) # 
// ((!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout  & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  
// & \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~3 .lut_mask = 16'hB8CC;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N16
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~1_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~3_combout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0 .lut_mask = 16'hEE22;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode559w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode559w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [1]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init3 = 2048'h3F45925C9DC0EFFC5D35030E107819C4A2E68DFBD44951102DCBE995515139E10048F3C6FC91F07AEEEA0ABCDE4227CB729348FCD4EFDA312BADAB9B08C7E88350EEFFA0341C8CA92F385E49E1492D4BF1245E0F0F04EEBAA91509B9CA74914042942CC22567B7A7AFF7A7E3C571289A1F42581087116FCC9D696C71FB688EA021A356A89CF41A6E7CBEF92E0C733AB17E81A3548E7EA4D26F2DC4A8BCF2F7608D52D9B395987516AFB2EA4F682FD2CF6A0956B90584505542E1497EF06EFCF0CE9A5BDEC5B11EA60EFA6E696A2C5028A6995584F244AFD644C956AA4C78B6E1E4921300D3BDFD0BA40CE4826634A6982AEC3792DDE481C018F1967C1CBB147E;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init2 = 2048'h6DB8BBE2B6F1A22F9EDEB2D6F19B9D694B493A5EE34C8E032122095DCCD09063A6DE0282771CB05A59DAFC2EF09B61A6F70B1DB86FA4FB00D39F7FC0711429C3C89A09AFB4659E908EDEF30D74AD99B6B8A95D1536739DDC125829E3E9F9369199D37D2BD993B709F595B8EB6C9B9896922CF60067F72ABE7B18171B0AF5C2FBC22449CB9153B216B001F9E56C1A976A26816189C17604213651B5B5FEF6044845CAF2E4231B2B4A08979541DDB5FBD3AB1C0BE79EA664CCF3C4DBDB48088617553E80BDD29D24DDF916B57E9ECFFA8BE770A480AE8B12C039979627E7F510325E5474F129470C9A14CCCAA11681BE275CB52F12F8EC0C4A094B4DB28666C3BA;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = 2048'hF083DC2B69EA07D3104991B4350D6C82D4C06C7B8073BE6366B8B8E699FE74F0B2A0F3B8D4229C8258720135CA6DEBDD13D46792E2E1982A52D06CE16BC3B770B6C5CFBA2630A42D1A08A8D9FB95633B490A546AC3D870DFA722F7B83AE2BED480ACA6EACE5C00414DFA4CDE78AAACF9A0A93F235D7704FC624A2160F3FFC8CBF6602B45758D345FB2EBC6CF7744ACF657C29A5DC253FF0C3059208E22E1392E93643834AC6FD59A82454E4813FE50CA6C064D1423C3469DCBDEED2F5E8C8C89BA1CEB1FCCFBD84EB68B1E771F6CD15211AD3EEA445CD3E719706BCB61FCB5845B5F43DAA5D3FC230FAA0E6E181F6A61BD5454C5E0E89B4E72A9C34C85623367;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = 2048'hF5A07A9915DD692A3D3D5639961CBC7CB200B9ACD0937A2D2F6CA6B61AB5DDEBE761D5518DDA22747DA79507EA7D0D7B4D3C333BE7172AEE2D03C0C7702AC6F51737821FA6D5E15E01C55063A95C29FE521F0B506300BB2BD72FE89B0457F16C4800186F2480B1D9365397A023D4E37F2DD7AA91E8CAA73F28AC2DA60FF3E5C11010D790BEAD4C5EDBD2B2F73C638C8BC3B7DE6FAAC3A48E55CFFAC944FC65B3BD9B67C726C0D07E1EDCBB2CBC5B88889CF98AD0270B3F6458729B5D485CA0E055E5E6EBAEC68AF9FCF6A9058C77F54B604C914AFC0AA3AD8A2D47F1E1C7818FA7A2DFFF0D7EF0D57EBB653F1251D5409845C209C14129790826079D9B2A213C;
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode519w [3]),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [1]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = 2048'h14F1A1F7CF60D2D59811E8B6CC2A718A56C55A2F3F30E540C82D42EAC5DE8AF7FA461B37B228B2B85E75330F883F39F3644C56FD8F58161C9A28BCD0063F7445157BB210301151A8557A398E58730276A85C22D61EF4F6D222DE6ED18A501F1001F9C0E67C34F7FE550BE4919EB9183668DD5D905927F264FC0C08521798A1733F4719DA0A311A4D9D2601BB01869F6CBF8F1839311F72FD2BD20A308C390E112596A35F874A087194317380A8EE6B88051D7AC279836E8549FA0FDD4A198E7DFE6502F3298BFFCC8F10E0D30E858CA3D09A1F16F2A5E78F9B88BCF32582F9DA3835D43E8A9F71A94D12348ADDC7EE969E3C617BCBA74241AD487AE0BB5D867A;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = 2048'hCB071435F3290EBF6934B739881F6A618C7BEA3A01BEE1DC097BBD213489E66834CB002445F275D88A1445443B25740F246B1BD07C1A1A91040DF3C621EAEC26C0584484ED8832D07A702D86D6A1174955B704FC067740C0406748E4318F1C1F69FA14DD8E2376733CC248A961B2A90FCEDE39F04B0570068E9CAB4DC0A465140BAF91CAB82FB649B40D0BB7144428EDEDDE56FF34026397470544B14A5C24EC6F5537F23CE2AFE0BB02111E6A2FFB212B8C179A6337A617E81BED5DB3AF1FB3E32BE9B8BDAFC39586E353AB89F1D39A56D14ACB12A4FCC58E317E47DE53E0AA265070418B87036C9CE43C6DCAC5E4E4242B55691315E9ABE66B61B384D75D34;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = 2048'h8E0E510682B82939CAA25620F0BF09FFAB9AAE8C5ACE2D4C40AE4F80F0B6EE4EA689CD7B5EC7825F4BD073D74FB7958598E9B68332EFFD319687200360FA43E2F9AA6DE7C4E8A36DF69BB7C3CDF0B62AA4F6446C933458972BB96BF7D974C9B2E56C29634AA1F04BCDB06E9EB191B1B9FF6723898C363B15326C55DF41D412A0746D1CA24AE9BACC5C5A183D386C8B4F24FCA3D97946F5F176B4A173BCB5A35E1CD8C83C2012631FC57F489988AA67FAE6C12A7151FF22446A9DEF3ADC7B129434A6BE5FD64D435B8059A5AA1019D0957D3FAF4CD48DDAB6A16E44773F1F29FA2DCA36D343BD2C860E57541219862154F71F5095827ACE8C6EAFA5589C9D1684;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = 2048'hA471F6F9E2412C8458CFB34034B05894F6E280D703C77371BAFC3C2390698560A5BFC6911EE082153199E48F847FCCA97FF166FB77C9709049F95F6CA4D1E079030F029DD36132B7489466E828FEDE69D0681A9EEF3CD80AE6F8BE2BE3EE4843D80E899D5283467DD5C75803E249D865B3B6A4AAF82353ABBC0C37096DDC34CDCDE6D352CDAA5B2A8AEDD84F3A2283F52D013F2AF485666827910608C6F9646982987BB442489A9CE05CB5F655DD0BF654BDF86D7E7D8E37B22C3536701B03AA15C0E1A4CC884A020A7B73056C7FCA56DA2C60631C7F083752AF2D1567D4FDC1415DB163C22298F17E2C110CC85698ECFA09AA9D14B086552F304D04EA76CFFF;
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode548w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [1]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init3 = 2048'h672668D9DAC382D9D86A78D218133EFD15893186CC16EA8D19216A966C0E88F0806B29E430FBB7F509B2AEF2FB25B14E6A530CCC7EEE7FD4DC26346D00FE8599712B9001453D0F17DDCF6C86723BA97F660A8A21F069163FF8F9B1F8678E91C5184656952D4DC7D59D86E569CA28A8844643E64226F1713206297CE0BCCADDDF13C692FB667A822AC4EEFA7CA7B8ACF436DD2751C463439C38A9A7224A4999E56D368B7086E00546B4AAA0543EDDB51BE6F098D646167DD785F1CDB570A695E49B22CAF070CC8FD74B96081B3FFFFB1EC6ABB519072BA940BADC1209C572A28A3701D0AE6B6F26C5305A443249E60EF9B6E6D68DD4A6214D7F14BC3C815285C8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init2 = 2048'hB9C249B0D25881CD507EE4BB9FF43F97EE0078B87950060AEE9617D53E3B57641239329160409355E9B5284769F0FC5B713FB6BD7150170501556F6CBA6E06CF6E01B309769E8B9F3D406131C540DE1AB93067D4C045B9B9F715718F9BFCC67752F33C588DC7E2427F0FDD8D06E94818FDF9197303CD280F2DFE7EF875BED7EDF02843757F7537575BBEC90F901A809BEC7E27F2040F0E42689DD8B3F5601179EA9FD3EE05DB11673A69C590D75463BDE6803B1D2B073A8048903AB3EF9F121EE3672117D706C13C9C3C4E7424F9BDA6EDB4DCDDC75DF1A96EA2D3B5959926D8EEC4D4A73CF0AE98033B0B8C33155283F6096C593D550B573D7BC94B42B90ACA;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init1 = 2048'h1C44FF7CAEA0441405B9AC42F568A6700B03B5B4AE91270A4461D13D1F00FB9F4C9B77B7A80391A07D579F59EC94CAA93031EB38064DE6CE8881BC8E32A9A97CEABFEE2C59A5AC0035CA9713C8DBBA123804117BE8939EE03E628870FD9E74F29E480BB38DC67155B11323F1790374BDA2C8C9512E27A2B5088F894874F26D895BA467E852A8F59973CE9F311DC7D380CD1A5AECB5DB47295DD9FCDFFE5AEDEF481D2AD9FCB1CB533CF651FA13FE3CC85AEF3E3771F134443713CE7F11613E1BCCE57276E7BEA5217D10773F8F6CB286B201440F9FF324548F3061103100696F78C2F4AF00F19B0ABE858757EBFE8A754FB7041FC683937D59B4F0800D714A92;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = 2048'h6F667FF4E56FF51C84F5868752E1DF639DE43DAA8B9BAA0EE9EA95AEA6F139BD58A14DB50AEA1DF35DAD9ECE626A0FB4EE746216E2204432CE773325093DE9EED27C8FAFD8EBDDFA7D22600C2CE69969D9A1AB31EEFE9C10060DB3DDC253FA36A1401D119FA468F2FB4547B28C5458E146AC37003345E30C32F35A93CA82C933A11958680D77123D9D69CBF0E54B8240AC4922A5B8B205AD5DB0165102A50AF0CD91E3DDEB5E5D96EBB134FDEDE7BCC85688EA78BB1D97515FAC49268F1DA2CE00742EEF8D4935EAA50724F24DCD24F58E7859B7BA4F84B8470D4157FA085BE7ACA9A3025250F52EF266221055AD025C126A71C13E4EB88F6668CA93367749BC;
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N18
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~4 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 )))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 )))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~4 .lut_mask = 16'hBA98;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode537w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [1]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = 2048'h053AC70936DD85A428C26848007495A952A988094F4B6E176982F946F4AC60EBBBA369B96EBA599827164A23BAEE1EA3D56D202E4346BFED4537A08222254441990B530C76F204C61C0F162D3C32559538D372B3624F4ACA05F4690CFEA4DE090DB6C0B57291700957B1EC2FE6065AAA40E67AB4EB2C5175D4ACD5916AA206890238161A720258757182E44DDB58C0574A0C5F2623CEBC28C17D051C614227A4068581C902DB932E1EFAA73FCEC803AFF967C40D5C2FEF299370507D0A92E6988A802A8EF113C64E2BB39B4DC04400778625C7BB0F89F636AD65FC15134F29A2C9FD18423323E47DD1DF00E7F0480CBE673268870FDB2D6168F5303E195608EF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = 2048'h9C82F3204D4A3B50A4414F801FF3B0808ADFF67DB29D2505B767183103926B39337D4F2ED40F1300CCC3F90FAC16C98A9DA1DE519F243D26ABADA6BB5A9AC380B79D068254D9A5A3E84C5C278D1A05DBA64CAA237018729D9C3BE21A82C6A2CE47C6F7CE44594BB73FACCF44CA6883EC9BC3291317895D767BC8CECDD5F972AECFF456C703955F17E9B3DFECBE746266854171CFDCB0D0251B4BE004FE0AFFA20F7FFCBE913FE4EC92808FE0509E174D0D16DB934C858F774424CAF56BFF69220CD9566A647D66BA167CA5160DC14341262DE24DEE9353816CDDE32B1FC1CCD5272CF19F55FA99930B5CCF8DEEC4CFD232565B86DEAC30B363BADD4518B5713A;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = 2048'h7B75BA0367456F5179C984090639A8164FEB87A2C975A6969AB288B0D7023290FCB4EDFF24FD086EA34EEAEB8187C847DEE036734DAAE9C1096016426662D8CD994762CC5980A9EA777D968AD1B087328A0BFCB649169D8391A75B74F1CDD172D3C2A58056375B4F144450F62D2CC74B1CB89912936BAB8C61A128CF91E3EA1BF43B10C273A6F77175556F070C5DE52FCDBEDC113D94D69CB2D76612AB1F9E02AB9EBC3EC49BD8237C1278AC22710B75A703D8DB3BEBD5BBAEA51C4CA86395D0D7CE61CEA1CF2433E566759D3918CB7CED00C58063EAC3AF815979CA56CDBB7588F36331064352724CAA505EEA679B8FA338EDDDD2F53B680D5A69F26307DD8A;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = 2048'hB7C5A85A241194A2A25EB64E3086E3F08D16B8AAEED343F1DABFB76F42C9476007906A940D8B5B0C3C743B1C121819C5AE80A7E9396B11F510712BA85D84BCD7FE1D2AC1E875B88A666187FF245C16A777F24B977ADD46EE8F5EFB3A8D44CB92CF3180C099EC5B41308DDCE476B5FE7919ACAAAD3A708A800AAADE9A14A69ED6A1F46281CD7A3B593D6AB67A04C1744D6671E6D8ECBB98E0518A9AF1EAD3C0C1FB78CE17884436FB277830A7C6E0A53A979EEB25173902C8A38D66B80FA8830074B2B65A614CA3E297720B64AC3F4A5535A0945C8003987FE604AB9CEA7C41A7827FB9F14C5C7FCFEA9123A7FC6F88E0A7A6BF950DE7EDA0541DB7EFB475ECD0;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~5 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~5_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout  & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ) # 
// ((!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout  & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  & 
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~5 .lut_mask = 16'hB8CC;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode508w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode603w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode603w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [1]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init3 = 2048'h99A9F323EF99D6DC9B3164C0307E3DBD678A1FA62D41CFD0210EEDAA6141BC17A6F6FCE311F34621872AFBDF216017C3E13DFF23F6C37E1FA8D126F66FB677B25EEFFC5DF1F339203B4F8720CD4FAB003CC230780343F00035F8C9393479C01ABD03F85B92091A4F528EFF273CE7343CA6FCEC0C47BD84387C49DA6A5E090A4082E7FE0FE1E5FBCF4A21008982FF3181293F8CF3BC7AFB3B2116B09FFC505D7842A181536838B2E0EA14EF09B318A3FF9CACF033187B05F3FE496726A81A5BCC65BEFF5E35FC8C008DE8C3F9CEEC7966FF86FC2FB4F914E3CFC66C9EC50DE5EE6487C1C14D4E3EF34D173FFC70059B241C57181F918692EDA007BAD82818ECDB;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init2 = 2048'h62CE3A647A3F4F47B15DE1C48EDB070C409104DFDE787427D00B7D470C1D5819851E887EDE1EF3F20921008F3FEE986A1F88C6DF76703B82F00A34FB6A25BF9A1C7F95E7C4605A7D6D180388FF2E04600C566160DEF3AD1FF0E4A48A4EE5947520F36CC237905CD2DF6E3B72871D35F826739C0FD5E742B10B90233E897DBE43A971F7DA00DC8550BFD3C586C01DF606288BE407BCE6564AF549D7FEFDE40362523EF5928C9F8410A78FFB6FC15528778A8CC4EE2DECA3B112CFD42E78580F6D567AAF02B81F2112EB08717893D0D6E5A6BB3E0327C8A046D2BF0BAF25B9558AA1452007D33EBEEFF10F20779A107AE747BD4EC61DC9C73F92C8B1131B4F0E8F;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init1 = 2048'h2094E328FBF8FDF8BAB526CC519CAFD3C96700ED3F984B8C33D8DD209723B1F4B15755BD45A5500742B169DF7DFB0C2EF1601CB6DBF268DD12B6A5CF2DC646930C2CAD12C07DA2F87BBEF07BF1CD7EBFEBA6FAA2365447FE106D1E46589F0079E9E4562A40968B72C061FF059D3340D10F22C5BA3F6BE9FEF295CC48B7B7B148BDD95D1BA69E9A6EC4307E85DD3823C931497FFDC6BB5C018348D40ADF1E734CDD935596DE16D7B2ED0EC39EE4FC691270E70F3C17C7DC01A2544D7A1607C27EA369D566EDD33E52E38DBD93C9E05DE2B40BC2845F248C22BD290268243405428F1BBF4403A41AE276B242208CE6BD5530DD0B557308DD739A94ED7D615D29FE;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init0 = 2048'h4E17D693CF36D628E1ED2D21D51DCD5A51F3BE1E1E2293A8A853FA0B8ADF0BE12AEBC83CF6FD33B23F57D2CC3249F46BD24AC011A7AFF2BB4997C6E3894A911E2FA47350F3E5520600D54B463D8475674AA1B624401B3246388F11979059101E529C75AA78872E0D63D992D26507AC2C483FBBC2CDF985821E0BE876A79242357656293AC0B8AE0AFFDEC7877EF00FF2B9759C1FFDB33D7DCFF9CB96A76B7DF2C876D9BD105F5A423F1180BE7DB72273D26ACE9A72617F3D339A18090034F39A68EB38EED307F819E3F511439813B26F53FD5A33DDF5824C0E6ADF37F258BCF14E6D3337129692E86BF9687ABE9341F7ED5D9428E27D02C00069CC34342BB60E;
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode592w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [1]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init3 = 2048'hA80F693FB09762F9439785726B2446FE10A3F4DF3A2AD9F6D4E52A60E5A72335A5EC0CC093970E441BC3DBEE674EB315E339BBC0C79EC50FC7FED82FCA211B9FDCC804C01B97D7CE35F5B39FFEF56B07BB1413D024F8B92686CE0A2B152283FC5073D83ECB16C6C1A63339DCCFE65914F3EC1DE81414951D3D2E16D71329933361CBF0C7E45639C2B239140B27BDB1C3087EEFF6D7124216592A1A2031959568FE5A1BEF07DCE18E9DFC544C8DF4C671DB9900C0DE7E063B49D2F2FFA047940898A908036FDDBEEDD4F9611C6FB02AC36CF08278D826E9AA5E21EE3C3173F422740055FC4CDD9AF287F77D81D36CD6A10967E18A2C4FFE62661F16005D762DF0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init2 = 2048'h4CE7B2FDAEDCC05745C112FDCAAFAAB5D9D06691AB0BDD7BF96B66BE6D8A9F95CC57913A943CE0523C0E337BED37DB4A1F4F9DBC35BE54AA242899EA95F5A97FCC93D0B8159FBE86CF077165A0B0E05FA9A0338EFEEEEEF7A83E8D2A2ED7763AEF5B132436D0825EB314DC68F94E075AC0A4EABE5F04AE5CFF7F7DDED6BCAED262C318CA49E039DDD583F1433285C9964CA01188CFD196DC22AB8BE5A0BA1ED81F23991E9A6C9879344C2B414D1824CA12A4D0E3C160DB04E2F4AAE65B0BE9274E53655D8326363E3C6611EABDEBA5D612D1E88A70A660A799DA00A1494D8E23A163E45A38C0CB7A23BF0F944112E5EBBA2FC11DC2CD18E39FFAAAD54A2F6E77;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init1 = 2048'hDE95B555A3C85A44FFED9AEE3DF84E0652A231502423BA9014152347EA90879A5DAD822E116F454CB80060898C855D8DE415B33C3762377B4C05375F4E2755CE355CFDD18D3B35B0CEA2BE1488BDBDD289A828E45142A944A9D13A581D03A154DDDBFC25F0C6F6E1320752235CA37E429AA0E10F9B4FCD73CED15D361A1BDE4E4C38FF3CDADC785B4501BB14A339F522DC3192283FDCF63265F4470E09FCAA08E1BE4E8E057CE08EF591474E9F1537F0FF3FAAF0FEED5FF774B62366694EEB2D6C15B1F5BD862E7BEC9C30CD1ED5D30E1030D2FB59D3621105786466E8CF26C945BBBA7CEA33AF1A69D407C8EEB523BA809A952D48C0703D4C0CA361F82CF474;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init0 = 2048'hA2A526B10738EEC9B5D8BB1F7ACED58876CDA0C219E80CDF9902667A578448B863A4071DFFE6EF1457586FCF7511EB6F2986276AEF56A552990E732E97C29B58EDD61050E33FD636B95F478D266AE6C9A6AA254CD50BB1F781CA423EF0C18376405F98090E861319FA86D70CAA5FE861D784A5B444CB10D0000FA4597E600C11874F4D6801611634C00DB3CA4A75E4DEE1221224C09E0093BDF2BE99A3E34F2F66CF339D98FF2893F1B3BC3CCA0895BF1E7A7078DF44C5BD5A328506CEE3ED4821C03DE23AF83C5244E22ABA7AE249ED14288CFAB846566C66D3CEE70F0335D76800AE2F75309E3C2A7FEC1B143CDCEEF122B11E05707EBF188742831601F654;
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode581w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [1]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init3 = 2048'hD07739A9611952A3F1C98933F3BC2782D962FC2116736C928B7F5F35E7503243BB57315A959F31002674B0090EB9C16EC97EF901AB14E75A93E0383E44A051FB81A57BD91370FF16291CB01BAD8EBD9DB86B0308F3FF1847AEEC199F1160294C83EE37F9410EAFE39A8C39E7715F2863A002C7B87EA8F8EEC13B0390F023D5C7F8B77CBF35FE40307D6AFFD4CF9757646E55339DB7ABCEBD3F3AEE145D615A4AFE513256CCDF3891F98FCF7DF3BC1C64B39133AA4CC567392FCDAA2BD2DFB8A17E96E57663AFC2EB6514B0253065CEBB1161CE2B86443EC2D10C6674AAD38882528621DEC330252BF3664918E951493F80DD8D7288263CC9AE9848A4222F8538;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init2 = 2048'hC9AEC6F849500374D094AE1FA1B26B5C6168CCFFCE80ED248FF21330D12B15019225F67BA90B730112BD575732BBA16273F86C65680EBF6DC8D81A5D2ED8CAC47C6D9C3A7A0809B7D10D49B5E0477F428F38CBC54F684A483A12D5BE11752B54C8F32014763E0F8B844DBA6EF026E9E6225F1361F494A87F3128A41EF6BD6B2388E80C8FB5E960CA0669DC38CC964E155BA4C0496308A7563A768EEE7CD715E8A255487121A4DDFF0BE3DF6110ED48660F3B9AF7ACEE9D3BF839BACF40E994CF1783194AAA7BA8E708E7DD1C325BB59079B0AAFDB43DC70C9E8A21D2BEA71582B5853B5E242B17C408EF6A6DB7A7FD6FD1D75EA16C4C1D5F697A07FD81B3EAFF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init1 = 2048'h0402252EEF9F86B849CFC7E2A58E4DB4ABDFFB5DE69F0738966812EBF675A5000F195FFF2C5DCFA225E77775475D6B0EF82FD1930EA9E73D40AC15CD85AAC277F789D7635A4E0D609AF8F0A63DA3140867DE2BA1C670A5F4C9EC1A2EBD461E364D020D8F05AE858206E3CEBB7AEDC46648AF7A8BD70CA590E83EE60119A6B909CF9A810BF9489892B28D10AD78FD7978E6A26B8B8974A2ADDD7469A1AE0015034EAC71EE024D4708808D0D2CCBFE79EE768562D5E84258E52696D89ABC2DDF4ED673C6370A352E682E783A73A1F769FBDB43AC6127BCDA6B9E58C315F55CD8CB00932E1366D52EDDAE621B3D24257A0DCE461754BD354880460C524556F6FEBD;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init0 = 2048'h31BB9695B81ADA52DDB8BF46B20B88CA12E95ED32541441AFB9EF49DA27910EA6C5E5F3DCBA724E9FDE7CCAAB83605FC216BD3BFC5B61FA0D9A22917425066910121B3301DDE3CB2BCB2E05A488930F2C7378DC0051AB03CFB1DAE25BD6FE25E8817DE4E9C9E830C3F54E0BA6F0E25640F0E3DC475AD318E603FD6A6E46C06FE663A4FFFC8793008E6EDF87ED80FDBBC2DCDF9EE4962B8B0A6B45EA2095107A01794BECED25D66FF9F91F805CA009C86F456D5404541C859F644FE9E5158C0A42E6C858E9473012CEF9CCCD94860440F0FE890A1412E3DAF53B80B692941ED2C67BF42B180E3C7D0269F02F9842304FE25287E976F0D8FEA1BB0B2883475E4B4;
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode570w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [1]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init3 = 2048'h61ABC439A1C5A6602A615063E316164E870BA14FFFA8450E88765441FDE92B333B322928218B37ECD214B61089FFC36300CF6731747D317969AA5803E7E5C30A2F738FBDE073CC2E81D4B22667BBEECD20AB0446E5AE594D9B0E80A0542127F60ED9D880C1F63153F90928AD9A6DB617F9BC20CA0645CC035B4C346F649A955A7B4428F00D876DF15DBC89DF99C421C34E27E12E88FFF5DF5C3814C4D8CD805B92672880B82148FD7DC1CD48CD29C5A59E8D8CE1C8DBCB3B94F6E29E20A1E0E22E9B3F23E457282F77B19CC8E897FD765C93E87285271E20E6BB20FA2C413AE9DC26C5EA9AA141BDC7660D9D1B12CDA60503FF636FB4D722F056BAA642E11742;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init2 = 2048'h24A0FAD24EB8DE25C43603D01E046AB1370E9284EFED7CDA1E09447ECA5CC61108C91B9C3A8787EFF033C4CA39118133607784B19AA61C76A57DE04E085E5D02BEEF2B0332B339D95CA619F6354A9A6F94BC63E5333414FCE7C56FDA1D592805739C75F1128514D59C4BF279C731EED7A326CD45F6167510D490325EC3A34C5F56D78221B7DAAFD79B19C8363E37F376EB81AF3E5C7245E863BDDDCB1F48029D7991848D65B194687739726AB8FB5A76066100E203080B84CFD6B94A9BAF70B3A78FE8D896E32B496A0F80CE610255E46E42E32C2FA80745EDEB9A987FF9C6FADF8439EAD43D88B383F3208A7E80C1E91FE615BEE6B07FE76E347001E2470E77;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init1 = 2048'h894E91A1A150568ED49EC62C392DD9CA29F61009D58C8831D1F2AC2772A1A66E0D434922E0AC733F2086953E9645B349ED46D33470A4791DE93938D3B5938A9B5D5623A2E741EF33231A7E0093B47346691315660C96A3E1680FFF4B04CC40249D1A061621277438239B9C3F8E1AA93DACEB9C10BBEFB478102845EA304D39D3CC4E9E30278D7F3F2254BA4B07108585D4FB1C546B12FF3EDA8D3B0296662E62E0110E7D04EACC59205F99C6E1FEF02B9A7D5E4EAEDD03CFA6B60D0717E369BB8D8EF9AA390DFA1023FC2AE7EB874DFA01D714B74168479582BE5CCA79CE41046882132EFF2D518DDB5879334D43001891E515FEEDFE77DA5CB2DE043F9C7375;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init0 = 2048'h3820626E189F5BBE6164B45A859924B594A710F892B57D20A678D27C19B253ED957282E8275FE80AC748594F7CE4E1A603F1BCF2A87C9EFEAB0174B93C244732AA17517E66A5590F531E3463BA53A2EAA7864EB701CE44C8482FFC4F8F6432654ADA7D629B7534B3818CF5C1B50D834907E38BBDC7175F7FEF14F49023CB3349291A2A709B0B78B1F7BE68E023DAA9854151F0C29E8E0A1660DC034BB5AB49C3219F9F703AD7EEB6ABA2F3BE2C47B7116EB8715C2706B86C13AEE4FDBDF6C98D5A07143B69B36E230ECA635DCA19C107A2D0DA11BC987881D05870B5679F1CB7411EFCF55BA6B8CE73F6869633358ABB1B410B7AE4A72E31D11CB6B0D1D5EA49;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~6 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 )) # 
// (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 )))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~6 .lut_mask = 16'hEE30;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~7 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~7_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout  & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ) # 
// ((!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout  & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  
// & \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~7 .lut_mask = 16'hACF0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~5_combout ),
	.datac(gnd),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~7_combout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .lut_mask = 16'hEE44;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode559w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode559w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [2]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 2;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 2;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init3 = 2048'hC0C60C8A2A1751D5065C43B85E6353D3E520FDFF907B6F4BE828769963DFF0CDC090F305236D70D7247E90799067B5D885290FFB903C965BED616CE0C5487A346F6D004425B206A5E238BBF8B19948D8876C15879FDB4AD46EE93E3B4E07122D7CF10C9BF6514E5C5A11400A9569B2497EFF4D88E0C6B3DD4AF4F34B8E70380BBB0ADA4B6875B1DC0998EBC75C6A4DAB9D12C02F1EABC32CDAD0E62718A1B08B946A52C6D0952BCF06CCFE175CA59A6561324F8D1B2E6BAF490F188F3915E6EDF32A5390B77905EED71CBB145E99E55A19C7504DE1910F6EF41166DBCA1B208BA32A53080E89296BAD4FD8155A694AC51D8E444C3CCEE4EE1CC00F48FA671993;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init2 = 2048'h257F442D72536F348DC8683B5507CF24DD2A62E749FFE6F654A1604F691A1DDC3A9C3145C2FC74601B59DEA9559EAC9255CCE5A8F8A0EF75F267C8C9E7E1CBDDACA1D61B413EDE48483CC5A8D115336DADF79FC4D32C853316A11222B704BA0C4A991B3875C35DD8696AA511D96133B2ACB062B551D3A11BDAECBE2F8F0C72AF6CF2174D322DB0514399C99BD99E34D9EFC19DF650ACE9535B6EFFC47F0E760FF8473BB55D99460059DDA7A749844C4F189F733ACED3613A0FBEC189C7F8904869FB483AF37AB384797BFC9E48D64D40100C98EA212ACC7E54FEA366C4F1F649F781701319065F8780B7DD6548DE8E67302F63F8DEC936ECFC65635A239C53C1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = 2048'h2601C8547BB5557840A524CCE7E36EC28DDA2281236FD8D45FFF942656BD175F656BD1A153019B09C02AC40E2D8312404E59F2C00871B4D494D6042F67FC6A6DE108B4BF18B6098FFB9DAD062D132A85D2FBA6CD7192A28A1983F7CB014381470637B6AF631E91D67E8BC95A2D392686B3991E71A6D7A2B6303E369C00BFC7B3462BA35A4DAF0F3733EEB35AD5ECC68F4A618702AEF4E15E500F361EA803B91C5B0F5C1DDE54C028FCB14387B5569AB802A43570CD630D3030CCFA51C872FBEBC70EB5F19A7608937810238F45349BB7E02D8E42BA77F70C519808E9BEFC93ED595781C8741D1CECB7E8334545A431A9A85AAB7AD074DC33FD8A90E77B93839A;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = 2048'hE4302A3450054D9FFC3EDF1FC07229D3C35A75E6EDDE2C8B1D868C6F0CDE86F5196141EA3CA4468B039F09D9AB0C662871998E231A1A7C752E51B511946CF01DF935FCC3758E8EA3039CEBB96412BD5663797E63E935C74E3366A5352CBD681B4E3D6BD1C87FA825C27E0DF8E8124A28B1BD409C6547685AE8649C9205F3DAC00616144B86C9D324E67E8F7F143156A79CD83C9518B9606A4B0F4E545FFF5E83047EFF68AC1B68A4E2421FF394EEAD58200DF3F39174AC734908C99714719F1F4412260562F6992403F124FBA4C927E740C902701076F8F14AC5AD105F8BE23819A8BD7CF69F720301384AFEB1E8D817D839DC890D09F0B249804D78B39B4014;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode537w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [2]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 2;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 2;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = 2048'h033A40E0007F9C93D2C134DE44BC139B4D262CE31F3ABAA438FC4F3061C334235EDD939557DA6B746DB988E93CD0FF9FB759C72344E2AF5702BC41F531C353F8A6B41E6AA024CB32FD8800E5212339B38C8D7432D219679724B03588A6815289878153F55CEEABF4F638D19AAF18C365CB5D94362B42FCFCCE023DF8D2F3AC967AC545A0BB48940050B12965BA6F3F9DC0BC57DA5B81F8489ACFED0ADC54CB31C6C10F3D7BDB1915B10615F99D6800CA71270DFB3840BF6C38BFDD8BAA236DCAF96CFB009A8E18D5DEC8F200958FFF0D886655C148066DEDB29FBD365CB21923BC3A4E83A05121DB4588719B09540F81E974803A09E464F203EB419DB80E42F7;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = 2048'hFB0C6A7FCA746B2D66AE5D08898578897271B13015DB379FC5094A215D72823BD3461A8F180A5BCAA1AE07C21D7ECE818885F23CB903700AA84F31178E863CE72DAAF16E6755C0B1A6AD66BD4D85F9626DD89FE3F82668BECA9810177156BD4BF119FE1F169394B901B3F0FD810A02694D846F8BB9A7C6030414EC446F0750C953741906324B936637EC3F2B3A0E7C8D5987BF78BF57057121A2E0760D48499A2B3F14AEE9FA08E55948A2D89508E7B5D8BBF959C1560A4921B6B0034B33EF05D606518B3175F525A6A57431477629C60656993AB0B2A2C84862837E05B6E0377F0B1EDA45939C675087285442405AEBE9DC479CF1611B8129056194A5194F31;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = 2048'hB2A1F1724E44DA826B7116F14942308410A86F40F2591B46CE3A4408C013B3F3BB21D130C7C5F28A1739B860379E0FDF6EA46EF37E0CBD68651B1CDA6F8D82CD21528A54B0741A535EB1BE757831F81A1E436563D9580866C87CE5101A0A88ADEFB15067AE735FEB27146132535D07AA0207FAA6234C47BE7A7AF60153565E4CD96F9C4A5E02E324368F96EEB232F996DD0979B059D859DE92282DB0478AB20DFADF2783EBE4971D3204DDD78EEE0C7B0D30F25EE94C7B6FB88CE2D67C8C401693FF99EEF584673333147D3FB05033E373CFDFF8B54C74B31128EFFE2A29A6D28FF2C93161F432DB2CBE7E24ED427C1653EEB8B54EA6DAEE95D248B638B963A8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = 2048'hC5E9E6EF37A737A9F30329C859E6ECDBB3DBD645E0BA6474DFF76047071FFB0E05D56A2BEF2CBC2597B2586FAA7E32E29E80CB445C430770E93131C73530E4FB03E272E38EC07CD8917774529B7DA8BE108D8ED36279327AFBD095C4D5B0A6DEF044F2142FB7DC5CC4E4CCBE6B30A819F665DEC9B3617618775758641B11FEB9C44353C3F8A57CDD21E9EAFA1304D5EA6FCB001DDAEEC71886036066A9AC9D1F02E110AC7A3E8A3BA2B7006FD00795270F6042C40D024430D675793D67FC8593F1795FB9F9AC1B22FC9B6A3BC086DF1D0C1609E32DAF280F73329420D3B347F17E6156331BDABBEDE803FD734459A1819D7D8D92B5023C8F6C3CD84866B55FE3;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode548w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [2]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 2;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 2;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = 2048'h08A6D412E985730625F623337B2A6A548430744F1D0D8554970D08B48EC0B0628F91389F0EAD45280B8E6B0C78C76B1A9181BBC1F0C5E1C5B00D6D11412F258EFF11B308023C8D24E3202AC0785C64D599EB383C78EAC0BDAC4FE8003A715DACE059D81B649CCF961C14A547F04F9AA959A0209F0A5DA3B055E067E07A8ED452DC5461A74862A5EDFC7BA04436DF65A6E99CDE8F26CF6202118824E3DF4A298FB1ECBC59DF6C40C9CCFA648CC9037352C92EF90B9DD5813A15D6817995B0FEEFDBADE59EF70EA6D878D0CC0BC8FBF8AAF6842E3FD5FDEDCBEF2453F162709CE2B00607400A3A7BFE4858C7130FFA0E54B9F2F0C9BEF71527775B9E3C6AD738E0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = 2048'hA7427B92E09705F070A4F31325A93F42B5A2C0AF46CE84A6C43E4110030EB0312F64CAF1C1C816B5B82DF857BBB5FF8024A550B8A60C649DD02CA0461A83B9760D9B53FEB104353864ECD66F033D3FBE6CAA5612E6EB2DA03A8680D954E4EB79DC6B7EC237A6CF40A4D776E30112D81AE8AB28AAE5514F80B5E77FD9A9E67DF468A3C2F946827F70E06285618F00A819E9D5F092E1AEBDC61C21755D25DFF2EFA55DAA31CA0CEE7460666E0F30443781EAAB73E5CA6B4933B5AD56A207259C72653DEFE72BBB6F65053C6897EC95949B1B9332D11E96160BDA33F15EA8E01D75484ECCD21832206876C6BAE7E88DC9030E0185F626E0931FCABB32E8AC6B0485;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = 2048'hF83502D739D7F2E3982FECC1D4F294EF07ADD50D342B2F546A9F25CE45F3370C4AC9BB3829D52949483DBDC7FDBC30293FAE3FF5337BEF77E5D77590AB3244E5CA398C520DE2EE41E193DDB06975F04400642F36FAF79371C40D8AE1B92E9E45B43A633868B42949E0B02CAF28D07AC9631F681761EF712960DF8DED3FAB684B988367A09F422685AE5E005030E87E40C95362BB28CBC8C1F02600E2B9CEA65DD1F2CE2FA916EE974202F256B492BD703C48D65B68117867AD473FF658FE438349ABE94C73B715C1A9B8E755EBD741B890FA0A53C1F39887D3B22201971F711BA416F0D25CA49EB41396541AD4DBB18EC001DAB3BB034C635730AAF1AB072148;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = 2048'hBAF31CCFBE8C55025FE4FBCF2F158701BC5EC0526E685C300DDA16734ED8A2664BAA16B1B8CFB5EE342D03CB30479F83A4CE12490E93D88D78149C5B4709E7EB1E51A5BB59CDB5EEF6BC9DAC4DB303177E9A1A4F0E8A804FBCB9BBCB0AA6F9C49988B8AA61411CED4C7E8540F2037BFC7F66E3BFC3361F1840521BCF31F931D278359182F9260D2FC99A8173FC1DE49DD1DCCE3EC240F3B660359BAA8EB60CD53616CFEF05BDCF21A91252E80B0D27EA72AB9CF9C13DF5A2BD1DA2A463623EDAD057ACE320F2A64963E252C914095803AA285D72CE6AF602733858F77986672BCA2B7D386AB405961663AEE7FBC991C3E13B07435147CE7BAB1AD0954DF33250;
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode519w [3]),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [2]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = 2048'h6B8F6BAC3F338F2E8EB015BAB03461EE70C41F7D014685BBA1EE0D88C2E772396DD9BE37F6FD1A8535D931F3F7A369F06F412F3EFDE159386A37E35E3F265618CDF5336C54950D8233ADF46F57889FEA98216326724F3DFAE9A69C82060681462D5543B410CCCD1C334CD46B11AF1891D821C1981BACFF2EEE91A66CAE4F50972F071CC0FEC9A491778DCCE5CF96FF106F5F003D330A80C84B7D21B0E78E9D65F195DB28E16328A276A97A22A97F63C7EEDF81FC83724AF88C0E8D803F51DA0762EF9CD1617FD9157AADAE19917C183C7A027919FBB3794317374A9483D3DB4BDEF2C0C59FE15748C3561AAFB0F57B4BBA5D67E1CCAEE3BDB60589B499AEAD4A;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = 2048'h5E17BFF33FF5DB9913A41BF3E57760A3C477C3FC08C45E60FB04507AE01D9B298F525D1C093F9D474DC7E58048E365A32C98B9660833CF641EF4D5ACF080B9A6D5963AACA9B0A8564D6A589860E506294DCF76F58B2F65CDEFF359D8458587C05D9CF59B28D02B8C375FEB4F315790F13F60A4392DEA47D49F9CFD680D0DDCDE7D8AF271F72A7B80B5D792A94D1597F0E19FE21821E8CCBA56F176E460E4A0CE2F179759742177674C7EC788A4D847F3E40369FD25C9D560B2EEF14804367E5B6B01C06BCB81A97544CF5553A4DA5752B0F737C94AC1A87872478109B2B4A5D3049DF6D43B357E93BD26240C24067B49DF27B6C58BA1F3FA3D2D807EBAE59CC6;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'hE9643E0DD43E0FA4D25B15FB42EDA74BF486B970B7F9380EF9E6102E140193E4AD75358828A147D49F8FD5238DEDB3F927E7B1F263AC2A0CA4B71F22FE69868FAEF68E1C1EF0871AEC83882D936D7244C8F1C1A262B1E9C96C5188665CCDFF5CBE2F1E98C5CAE76082440388DF0C8CC69860E2023EE3FD738C965406BCA2F0821FA35DCC271ABEF68D09A3AFA09DBF30EB036440C927E60D76A8B7D501DCFC6B6EA84C4E284E519971ED35112001D8B242FFEDB737E8190B832873EDA1E733422398A77EF3C7B3E27ED20E88AF2FC079E03FE9388B1448AD4CDDFEA182841F2EE3712B7D0D124320822AF8B157B60076E81F46B61A24A72BCD5F113DC278C35A;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'hF84CADDDECE1DA95B06ADC5518EDACE99663801C3DCF2CA363031125D4A7B02E81798352CCDBF34E4E007408D06ECB3E9E827E653EF8A454FD073FC80A24410E3CE4B391841EC57BE26165B17D6EF67E3D7226CF51427427380727C833851BA49AE4B091B10367C0224B983505690A767D9A3C673ABC0C905203F2B91FE58D93047FC9108F01F9E0ED3FAFAF21E82C098FAC3FEDEC5C2282878F754975B08534516653AA2CDCCDD647FAF849654AA40BA32CFF9E3824E76C561C1E4F12D3A060C81BCF4539612C9120B1BAD86CBB9D97A43C7F9D5038DA69B39FE21B4E52ED4663BFA201EEB68FCA148EF053AFE21C5C851D369EE94B1AA9BAEF696AEF311629;
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N12
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~8 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 )))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~8 .lut_mask = 16'hB9A8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~9 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~9_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout  & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ) # 
// ((!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout  & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  
// & \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~9 .lut_mask = 16'hACF0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode570w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [2]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 2;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 2;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init3 = 2048'h2AFCFF90312BBA40C56745090CE20FC56F99EECD09C3B931E0C81174888664F8BB7B829E9D041D7A1577FB646C103F2ACC9ED0F6E86B98A3182ADACAE26EBDC83135F76548701D0C9788FFEA0B2BF2F5005B6DB106B8CB04F1DA4336C31B89DFB1FB83A423EC6EF69FF00AEE6EA65FE51587F52F68873AD67A594BB934017C1B0429B5CB1F2DD4C67F9274756C40C323F220C5705701E3CDB3E74BE13984021A14452737BF0917BF7F53B48DD08D33EB0B5D3E41923B49940525A19DF4D86F3D09AD209213BD8941FF562401F6D9E83FA9FCA946B5874C7A8B2E9D41D0276E3BAAF93BEE5B9A39253F49359A19FA3E89B82C59C9E8F3B4D6165985D931784B75;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init2 = 2048'hE99CF75779987C4BFC7A411608A019F840D03A2E8E461A7D34FED76C7BB4D0CEF2120DAA743FBA05F04C82FC31A48CCD0CBB39D2C6413F29AE8F6A5412B7E7D74344E7392480BF25C0EF9008CA84E0DAD5913D0218FF26D2A88383526A564EDD092B8E29418B086D402F598E76293412456E1129608D345DE355954F3808294E1853CC39AA11C75E43197DC88E113944874BD1867F31C8B455962545CFAC16192B54B18C40238816C72FEA830815BBA50FB35E974D6E773607B4BBA64BF34C949D5855AD2C4061960E478F078817C0321DA75DF631EACB79351E48CE8B31FA5945185BBFE77E7B7F6ED70803AA13DA67B876B8CCA84C76FFA00ACA28C10EAD5D;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init1 = 2048'h248B46829DFD80BE87A8C77615CD1BA98F0C88072C867FCA72BCC7015C99A41AED34695E0AAE3776A7A77904F59A756FD6038FF2CB324E0BEFC5E92D06F59E8D3C1613FD0D1E4781A4E1EC6CF42448C98C9CBBC374368CF6D68EC0D8BD863776B5EE07290A3F8F85A4375BCB5F6E24430C8BAAA3F15FE8661D794C664995FE794ACE2111F3337F84A5F3497F219AE15C9B84DB67EE4216A83C8A6984D41D58D444BFBA9C484E9341A7F3419B658B8B18EF09DD8C6D4E96877C763E5B39922E31394EBC2EBF4DF3C9A4CD74027B8C0EEB5E05D9393CE31A13ADCD9CBFA7B2218A73714FA9B7A19F587C0DB59ABD0C321A9724D9B573F452D9FD5BBF85767CD25F;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init0 = 2048'h95718461844E8260F30FD14AFDED459E9B54D7FFBEF43B31FD883C0C1D3C88712620EBE05C2A1571FF08DC5383898144FFE237045FF4650B54CE1949183E73A233A330FF6990EA3C6A33864F38653FF6F59AAB7D52F0992503061192182749608C9AC3000807AB8726149C4C3D96E0B26818A8F82DCF1223938D19A134B5B755D9AA711BDBC86E62BBA514FDBF6CCD0E1E07DFBD0FD85144C833128D858587DD2133688424D8ECB92C909DC3B369DB06FD8D27A0DF2072B34377E94B85EF06449C2B18F6F9C24D6FEEAFFD8268511389424896227C787BB83C4E75955269004281ED00CF1A718A90968CD7085FA6ED14C8B879C05B7FAB7E571432CD31EE1C2B;
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode581w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [2]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 2;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 2;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init3 = 2048'h2B96014F67E64299A3EBC6CF2E01DAF50D0D00A02799B4E09F7FC38C8ECF51803EB6002EFF79E75B3FB3CFF8E30FFA750D0E0147B2218CCA9700057DE19F70F851E400AF7B7F26ED3CC6CFF8E1B2B617B30A034E2221F06C8710279DD61FA0CC53E1780DA76F6F41A156C6E06D3C478A4C0AC73D77EB4FD3B903BD9D081C88B77F7048C5176F3F906F6400CCDD43EF89029FF3FD3FEBF13479036D99BE1E823209294A8B272887342FB030D4D11028898BDBF3EFCA1211847931118DD43F209E896FB406A41E47BF25B87F8C12A834D2ABBBCFEE7B138C19A9F09546FD331F13859F8DA4DB9782E2F2D8CF371A88B255C4670E27DBEED5A387E08DC65A1FE855;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init2 = 2048'h62F709AF0E25A7E451A57383E29ACF1FB778EDE1BD253160FF76D49E32E3F301B27E13ACA06D2880538CDD4AEF92B43C58F80EFE0424B2A138256C5E1C38C6033DFE6D2CACF9F0EE928C346B3229551CD0F84D897A43CEAB38231EFF0D0C18928DF2D1E6AB99533506CC86213D97A65CE03F7D1C14D790DF210A4F5F088518A10EE3C86D26B9427904E83C7B0A48C7BF469B81E31A2358C2A28E1E4F80AE0C91E5C060FCC3F3A7E20CE03FFBCAA639BD0681A74E563B7E55A1881EAE80B88C69744DB3753A7D47840FE03E9BD3856CDB8082B7DFEB3A5AB77F39AFA3C0F90CA75646258625EC6B410FE0E38ADE22514B17A21FB00DFAA489D6C710A13EEE19DB;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init1 = 2048'h45C20872B6DF0889CFC052FB1D4DEA55264665C30A13EDCD4B253CA544D3FDFF4E1C32427744B224CBE09D9EBF33C1D7A58AB9D5E53760CB65A5C6412199D858469325A2BE2695B836F79ADF7D902D29DD666F8CE25A270144B23380AEC21B78F4E29F3DFE60A57EDDE85520782DD3403AC71C29FC557D87DB762B86EF9E1A89767A0B459ACA7385A8EA64C37B22F6471DB6002974424567875DDD86575F1D7976B77658FA33290F99E975C37B2706AE0EB4F7589579C01637D78364325FD1B979243E776D31AB4C596A7B8F3B2EB6403B37F6B79E3AE62D66C39B9EF23CD2DC86A4D06869C6AE995E915A0CBFFE3753C0303CCC19A4233D37AB8BC11402D5AE;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init0 = 2048'h7C8F39CBBCD0435A176180DDB799F839E8E04490A78CB2B5F3DCEED1DC9382F6F2D0677BC4E11D0337E53F993B52FC00C6B9C5A678A5D18D9C2726A073AB849C1370616579E877A1363C1F3955DB8D03E1C2793047874E8BF475298231BF4F2C903BB1582BDDA37AB6981F7973A5A1E7D134F9CD38BD4D9D1B55018007B7E650F39E2AD84F5E0433AF09F8FD66A5857FD0C9BD4BCF0F988D45B4311DBFAC78F0E92F9B6E9D61181D4F65F8FC7D5A4278D9A7880C3B5536B9EF80B1CD772D818FC1479B2E99A6A81EDF68FC244D22230FD270036C3C980A7DC47BB92455CE06318E171C4034ED017316680104B1812C0127AF9C4FC23D4BE43EDC0C7AE03CFF22;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N12
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~10 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 )))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 )))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~10 .lut_mask = 16'hBA98;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode508w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode603w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode603w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [2]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 2;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 2;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init3 = 2048'h2119F03F3AE7A9C0F4FF07FFFF81113C87FCFF3EDB3F00E0C046538744AE84413810FCE3D40FC9E1F03603E0FF800FFF013EFF3F2AC081E0CFA7A3D5FBE0E0C99F1FFCC1CC0CFEE03892873F338F27FF0003C07F2DC0FFFFC6004A232B066F14C1FCF8C3CEF1FCC091D2FF380307CCFF9800F00FAE8307FF0086ABC497F9682DFCE7FE0FAFF9FDC089CF00F18100F0811E00F003EE0603FC1EB0073D098F25007C60FF9F2EFF84E009E7FF0E80FF60007F9300C3CD06F9FC0086B07F99FE27DE797EFF9EE5FCB70073F0FF0131EFFB7EFF7903CF5404F8FFF0FF4067BDED82E379770000528EB600CC18C0FFFF069AC31CD8F8DF687D7CFC3FF8CAA6743C74E3;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init2 = 2048'hE4C157838F3FB780506C00FF7FFB0269809FFC1FD2F8788ADF9CF37F4B99666186016881811EC90C603000FFFFE09A6D1F8FFE1FD7F0FC8EFF9D38F8C4817A021F0062189780E41E601003F8FF1FFD670F277F807FF06E1FFF79D1B17F814C013F0CF33C97E02733C0080370073133FF073BE3F0F6E0C4310F69D776E6017FA5378EF83C26E0E9B0802439000031F1F80FB303F813E1C48404F91DB6011803859ECFF87CAAE0E9F08077FC8000312701914F03108EE363CEE1001E91FFBF000E9E8BE9FC1EE03AF388F07E8710300F81B57FC1FC37C7607FE1C0069FE3E04E0D3F91E6F893C10C229AF03F8F19F07481157C71C794C7C73FE18032F3F8591C69;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init1 = 2048'h0030D4F021412E9379CE09F3231C4D93131FFFEE8AEF5101F9E73EF1472BF7F03170F18324DB616BC1CE0FE003F80D401FE01F774A6E9101F84E8DFF90943613B920E9E14078056C00C000440EFC01C00F980363838D1900FA9C17703F7500B9B9AD393159F9E46D3F8100BE0E3F3F100F1C398375983E00F8F47E7877B23178DC2623E6FF03FC813FC0803E0E3F1C08313E00014C789B0009A1B80E3F2BB27CECABE261C664C8111EF103E11FFC9EE1701F00038D40EC00C8AA33EE0FC883BFC3B7EFF6711681B11D733E6137E0810ECC0701032D839A01CA7901702F38F983C2FE4B3B926A51E18B817C727207C1E4B7FBC89CF16C5A01EF9E1E416EF6EE00;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init0 = 2048'h83B8C65E35CB0CFFE16038DE8B19D7B85F508300E201603BC8BBDD1A6830841D78ACCFFC040303ED0088EAFF6E32E1AA52B38754BA90013888FC16FA69C9CA037898E0700301D969FF887A7F4012F8015D31BF3C1DBC018038F4D06E602DC4038C40E23980E20E637F80136F468970665FFA12AE11BE83FC1E1300EF786148098CCF08D400C7DF66FF81073F799DD972E0B32450117F037E0FE0A39F671C6A0C47EFA6511F8E8B6EFF4F073F47E7E60D3A46A4891CFC033EC3029069D816BD04C7E4190E1CFFF88F234B877CED0FC306BA91A5EDAEFC7E7FF0929060DA3F7D0E7C9EE40AE49A9E9F2340968394B327DED463D39FB3FCFEFFFF906F631F712CFF;
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode592w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [2]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 2;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 2;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init3 = 2048'h5FFF9C3FC09113BFC3485A2C88A79938F07821C18EE3E7E37A25A21F19193D2F581CFEFFE39190C4F87BFF16953DDF0AE086AEF35F80FC1286247F1F3CE71AEC783807FFE3915FCECCFF411FC7FC486B81BD681A62073BCAF91B7D18F6E57AF384F0EFC133104000D9F919A6BA0B9B64BEAD54F0D2E3D3ECFFC48930F2EF6A3F94C7E7FF18108600E5329C15942934484A02CA04A5E186E139C08EE0D205914B09C9E3FFF81ABEFFD8B29C9B4E9CCDB3466435057D310DC739176EFFD28591AB0E98FDFF701AFFE151BF01F4BB9519831C0C897D7C5918C6D8C661FF5386F17F85FF74FC901ADB139E5770867DA431C0F9E057FC6D50FF46002689FF737E06BE;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init2 = 2048'h531A579A31C0602A587D9B41539F668E1BCF0FC0C0A0DCF5CCA8F6FF9E1DB66153BA75981800A021BD0C09C5B10CC73B1F3F776AA9D8C76931D7E1B4F197670753FE749819807E028E6232ECC0CA1F3A6160DB8B2A9154A049DFC174E077C9D8777E740438CF7E76FB49E867F87AFF3A5060524B2F48548D6F1E815F303F5EF8F87E7F32771F0475D9CF838DF1033872DB60607537B747006F8A7041603B7EE3185EFFF6E67085892381417DC30713C609609C69C9D740C08F817140C0056F3BE80E9BB7FF380DFF24F0ACF383E793CE09CE4879C888DF6D99A4FF0130C70938212E1AB5FFFF39FC85F05767C0F6D3E7961F07DC896EBFE49984DBA1326569F4;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init1 = 2048'hA06DC91C3F086683D05E6F7A32FA3D58A36FE4895F4E0E080E625EC11C801B449EBAFCCE1C8F7C80258B97D473833C4372A8C8ECBCCF529C83625721BC077788071BFE208CC033CD5A37B1AC73837CCAA60E8776D2F8ABA7CB165326FE035F8CCB18FF1BF03E0E53B2AA7AE2149FFD2C44FAC3F17EE4CF94ED16118FFB047ECE4AD8FF1A743CF8CA9DAD35474798F3BC04899CCD811FFA95F4121087F90F22B366A0CEE84EFFE0471C6D19CE9BB30D713676B4DEC963A397F8605100997C6396069E80622387E04436B3C2C19AB3357F2988ABE5F02CB57006506500187DA6C2CF7A81E41C0C601CCC916AD08A73EAB8A62520871FCDE65C81249606085EB570;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init0 = 2048'hD366AD80FF00E04FBDB0C84E063A01978332C4CD0D8BADC89940EF04B087E63892675001FF01E0471A7798FF0CF46517D58CC32B0E83010466438C87F0C365871E375F8D0300F05B2CC0B08C1DE5B58EDCB732EC28EC5C6566447C87F0C17D8F8F3F84FDF05BF3BDF7B9300C99C5B3F182AD55A476A6E642E7843F267FE0FE0EC33F15F0FEE1CB08AE73707BD9CEC46F5CA90F34D166C502A58C3F6623E07F20423F826C7FA51D1352417C4E59B9A4D1BD6E13BFCFB81DF8E78C067F00E05C873F3F80C1FCA5C1935D01F6C4D9A413EFB2109F3373A975D8004DC37E0000546F0FFFB887F93FDF41C480F2E0B347691254EB4CF4CF0D9D2B66CD2C9DF00096AC;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N6
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~11 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~11_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout  & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ) # 
// ((!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout  & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  
// & \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~11 .lut_mask = 16'hD8AA;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~9_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~11_combout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2 .lut_mask = 16'hEE22;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode570w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [3]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 3;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 3;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init3 = 2048'h642E03DDD31D514D9898BB60A401FF7C0FFA4034B947C886BD01EE8E1FF34AD8FBAD47D31400694788880165A41FFFE6130390010D27C19AA21A24041693D5E8FFA8AAB64670A9B7080001EFA733FEE8D5797C0907D79921294A3D302586DA1FFF604A3780E0F0890000F6EDA637E217E13D0C083750482CABC83D391586ADE47FF34A737121E3998061FC735B97FA78D17DCC157D7B61261C6E3D010482B21B6FB7C4BBC9B91FB080207CFB7426F53050B0F50FCEB4A976186A9D610086D33E7700C5B80423896600107CFB55F5E4B9E4CD13A6AD9EAC7D9360813D289ED23AF67F05D7C191F94400867D9AB317001628224399B5B9E4DA863181BD2859F271;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init2 = 2048'h47F1F5FFCF27821E03B4EB12AB8AA799C7F2627FD54F3019552D8F0672A4B8F355850457F8C0C19A0F806AFA9A792C98010F6053138D0F39882CF7617AA719FC54E71F26C77FC09A3F1678FAAB40D17C4D11E0BE139584E8C4213E2307E710FE52A3FFC69F8FFF1A3F9638FAA3662AECBE8000B96494D56AD3B0DBCF184F9C73424BFFC64E1FFF883C803CFA2B4E2F338226003E12D8D7CB02F390DECBB3862D68C8CE73C83F24A838A03EF92D4E2C6CFD96810414F2ABCD47F2190C394061ABFDC08E73887F46E8F1805BFD2D4F9AEE0196801B748B1E8420F9F0689D41E3E3BD008A71F8400508F110DBF9134861707819C0DF15BB5F0272F983EC81771BE7;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init1 = 2048'h4FB38FC17EE1F031F8A113FD58A51AC861A8A4404A5C60066FC5838DA1B24A13E20766810CB04F41D8262AFDA6B70E8FF654A3B1711FE007F3A56672A3C5919198190C1F091F7FC7D8003B9DA69338303F3763818507A0EFDA49AEA9E7CBF8F819F1F8E00C3F00C4D860DF9E95D99C3FC02392C1FF4EA06FDBD82D8E44D6003D6A31C0F0043F80C4D8A0F71EB4495C3C6C283285EE43862738AE09EFF5D878386F803903CF8EE081D8A0F7FEC8A659F87CAE36F2EC4E0600209F8F751A5A58C05FCECB2E808CFC01D8B3D6FED2A2DD1BECA6363F036D7E1050F853CA4C5A56F178FF882F87DCBA01803357665722EE0B5D863638FF790ED80CFF6DCF8AD884B8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init0 = 2048'h26321060F8B2E12B9961EED6575B2D56D5A7562181BDAF36F1E8F527FEE6F898C7CCE4E087D8E4EB9941DEDF555BA90E024376D9C03DAB072697F48FFFE670DAC34C0F009F03119E1D5E87CF6D2C97EC862362D8CC39B31C9DB7F41EFFE778980F6AC0FFF834ADE559799CCC68B257EC0FA2625FE139AC1EE5FDF436577ECFB9F9BA00E7E476129DC1591CFC6ADA5AE01FA5355FFF3EA03AD80BF606567EFF3A21ACF063C0746787D25C9EFE6ADB48F0FE2EED5FFFE69E7F3E091BCF561FFFD91FBCE09FF9FDF9B71167FEFE22CB4879FC6F4C5CFC3EE71902318C7C159FFF2C017FFFAE1BAE48770B67EFFE356DA469E8D0259C3FD9479948B8CE989799FFE5;
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode581w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [3]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 3;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 3;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init3 = 2048'hF109FEF0986645C026080000E184D653057F0020E153D70367800C7E7F3F8FFFC109FFF1077FE701BA300007E184D6D3057E0187654B3A9E6FFFCFFEFE7F8F078E1BFF70837FE625C0700007E38992B3487A038EE54B2F5A7FFFCF9EEFFFDF338C1FFFF1180FEFA68070001F630B22A6FB7AC73C79421F0F79FC4F9EF8FFFF78800FCFF9080FFFF6EC60003CC33722A4F96FF3FC384267F5F9FC1F9EFFFFFDFDF006CDFC180F7FF7AC800033CF74E5A4786BF3EECC6A9FC6F9FE738E37FFDF7FF0007BF918093F7D658000630E64EDB6784BCFEEFC6A8EF079FF77C71FF3FFF3F8607375C3017F7EB3C030F00644E933BC0F0FE6E747075D7FFF7F477DFFE071;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init2 = 2048'h9C80B8CF6306CAF9918401FE1E89D83D96874F2A7E483F9FFF61379FF3E3F001CD002BCFDF0EC379938C23BE1E89931DCE074D2BFE49BD1CF8139FDFFFF8C1004300A6CFCD96819F138C031F111B333D4E078CA2840DCD1A78118F7FFEFC0711F30CAC07CE09CEAF07CC811F1372623D6E00BC1C1399837B21199FDFFF7D0720F11C3B0EC7E9C72807E8030726C5C27C31803C08194D03328211FECFFF7F03001838911E028000920FE00007299D047C718002091D4D03921017FE8FFF7983908837431E3B7C0DF90FE0006726431C5877810288384D3FD65E17DF83FF7903D98831429F3D523ED70FE01C77259E31C86081A2D4BA8D65F76E2E4F813F780781;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init1 = 2048'h7B35120393E055EECFC0217D57BDD152618F252220E6BFD0288D4F61E330620071E801C374B9A3480FE063995571DFA063DB426825C543D3B60D77C13E78479F796B8263761BA7C0DEF06699D70E1C76C3932C1A279CE2DA8208B380DFC187A07B0A1D7E77E0814E1CE723BED29C303F0612C33B3A66F859DC89A3809F81872979121A3EEA36E8C3B8E7037ED291F03F0323DE3B3A84C4380683818079C0825979576FC7EA00C9C399E6027ED291006E0121294ABA7DF8286801FC003EC041D97FD7E1F07E317D081964047E929180C004A25B48BBC3DE01A815FC60F0034319065721F818708D11180D247D969180C03FA24721BDC66611B945FC3E110146B9;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init0 = 2048'hFCD92A8663171860111D803C9AB8F8F807E0898927916E71F96F9E5E001934FEFE898C3923C125C13119007892CEFCFFFF18085E7FB94F6195535E7F8C093F631FA86C3D9507567130C000F8F6477CFC012E001878FB5EE39201567FCE0EF30D9F2B6A1409E1D1E830E000F8D5639C181EED80D540265CE779017E7FF8099BDDFB6BF89449628DB820F107FCD59C43FFE1DB005E8F6405E77C407E7E7006157DF58A69821A7CA72480F907FCD4C63E001E12C05C40B683FF4770FEBE38792172F5CA68021A39D7A580F003FCE4E1E0F0E39533BD43878BF3D68BF61E394763C3F49AE8CCFDE3F06949F0FFFC2C7F1CFF3925CF997E7A4B722DCFF3041A8B63C1;
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~14 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ) # 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  & 
// ((!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~14 .lut_mask = 16'hAAE4;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode592w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [3]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 3;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 3;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init3 = 2048'h8000013F00911C803C802958DC671FB3F005C1319B1C000181C2DDFFFE00C1408003000003919FC40783CFEA09FCE0B3E07DB30AE07F03E1F9C37FFFFF18E4808007F8000391DFCE030757D640FC88D3807C0DE661FFC7F1FFE77FF8F718048CF80FF0000310C00000008E51860C18D8816C26FFC7FFEFF3FFFCFFF0F310044CF83FF8000010800018C11FD3153133EC3601B30752FFFEFFF9F8FEE0F3FB6E04F038FC00001880003FC11DA746DCC3A43E0379F9F7FFFCFFF9EF9EFFF3FB6E44F178FE008018801EB7C08C0C1C2C0795FC03CD7E263FF8FED8FF9FFF72F90ECCFBFF7603E018A40CF988FE7DE1DC0F96F91F85FFA0FFFF7E003FFFFF7279FF4C;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init2 = 2048'hDFFE7467C0C0DFF1BF81AC3C9C7F1E82183F66C17E27DC7DF937F97FFFFFCEFEDFFE7667E0009FFFC34D393C3EFC3F06E0FF6868BF17C769311FFE7FF1F75FFFDFFE7767E18001FEF19A501CFFF9FF061EE06C083D06C7E1091FFEFFE0777FE7FF7E77FBC0C0018EFC3C6B9F0779FF06CFE0ED883C03C7CD0F1FFEDFF03F7EE7F87E7FFD8000038DDE6680FE0F00F80EC7E02F823411C7CC0F8BFFC1E03B7EF8187EFFF9018083F93F62107E3F00F03E07E0B2960283C0CC8F81FFC0C0016F38087EFFF800C003FF3C0413FC7FE0703E07C0E57603C2C06D9980FF8100C10F38C15EFEF8000007FF81B243F83FF1301F8E009292838A80619980FB8102E16FF3;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init1 = 2048'hC0FDFEE3C0F781FFC1D607F1C8F9FC3F131875AF878E800000007EC100800370E0B8FFF1E3F083FFE0290FE30880FC3F2E7B9E48C78C480000007701000777F8F818FFFF73FFCFFEBA132FC30880FC39DD8A597C9B81B0180810730000037FFC3018FFFF0FFEFE72CA62ED1CEC80FCE57D7966FA5498C4080C10718004007ECEB118FFFE8FFCF87BE4A0A838FF87F0954386040E2AA0610804107080060022839940CEEE7FFFE07FE4508031678F03248F0FDBE0ED1030080000700006806387996080663F87E07FFCB0013E668F0CD579785FFE1D787C8FF8206400078126C3580480651200E01FCF020932760F1992FF7CED7EED0D0283FE74860007803470;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init0 = 2048'h0C184C80FF00E0CFF5370780FE0643ADBECCE985BEDBE90166B0E0000F7800380C182001FF00E0C7E7700700FC0C23D243BF155FB4ECF709FFB000800F3C0100000820010300F0C388C00F73FC1C6CA5BD73D567B50878E8FFB380800F3E01000000630100C3F381DC800FF3783C972B4181F02F83C9B0CDFFF3C000801F00000000E20000E1C30098000F84383D2CDAC38505AF3A51868DBDF3C000DC1F802081007C0C003C0113DD000380387B6CB483C40AABCB288377FFF3F800FF1F8300C0007E00003C0113A90001003862C8A48EAA8627FB37B7B7FFB23C00FFFF8B80F00047C0013F1F817200010070C2DB49CCB90623C854A014FF321F610FFF09C3;
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode508w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode603w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode603w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [3]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 3;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 3;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init3 = 2048'hC1060FC00800703F0F00F80000000EC3F80000C10D00000000366A7FC370838EC00F031C2200301E0FC1FC0000000000FEC000C02CC000000F87CBECF87F00F8E000033E3200001FC7E178C0000F2000FFFCFF802EC000000700633838FFF01DFE00073C3001003FEFE100C0000703007FFFFFF02F80F800000023C01006F7F3FF1801F01101013FF7F0FF0180000F7EFFFFFFFC2F01FC0000302881060002FF7F1F00E09000781FF7F800F080001FFFFF7FFFFC0E01FE00000028008601003F7E0100E19A0378FFFFFF00FE0010077EFFFFFFF00603FF000000980082137FE37EF8FFFF3FF179FFCC1FFF0000F866001CDFF8E01203FF03C0001D800302FC03;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init2 = 2048'hE73FE0FFF1C0FEFF7073FF000004FE90009FFCE003077F71206600808766826087FFF7FFFFE136FF603FFF00001F66901F8FFEE0070FFF710066C007807E06021FFFFFFFF7FF33FF601FFC0700FFFC980F077FFF0F0FEFE000060E7F807E3C013FFFFFFFF7FFF3F3C00FFC8FF8F130000703FFFF071FC7CEF0060FF91FFEFF813FFFFFFFE6FFF5F08007FEFFFFF1F0000F83FFFFC21FC7FFFB06E379FEFF03811EFFFFFF6EFFF5F08007FFFFFFF120019FCFFFFFD21FE3FFFFFFE27FFFFF000F1EFBEFFFFEFFF7F388007FFFEFF00081BBFFFFFFDA3FE07FFFFFFE7FE0E0400F3FF1E6FFF3FF43E398003FFFE7F070811BFC7FC7793FC73FFFFF33F3F840006F;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init1 = 2048'h00FC77FF797FE9F3F8000FFFFF1C0C131FFFFFEFF71FD901FFFFFFFFC72287F031BC767FE4FFA763C0000FFFFFF80C801FE01FF7B79E9901FEFE3DFF8089061339ECEEFFA67FE7600000007FFFFC00000F8003E3FFFC1900FEFCAF700008003939EDFF3FBFFFE7600001003FFF3F00100F0001837DF83800FEF47F78084A31781C61FFFE7FFEFFE00000003FFF3F0008310000014CF818000FE0800E00C2337C0CE5FFFF5F7A3FF0000003FFFFFC0000700000000DC00C000EE1000E0001033F03E1FEF9FE197FF001003FFFFFE0010EFC0000008D806E000E6000802031010303CFFAFF05EEDFE003807FFEFE07FEFBCFF8081C810B2E000E06008160F61000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init0 = 2048'h03805FDE06FCFFE0E16039FFFF1E3827B0308300030000380803C0E408F04201B890CFFC07FFFCE00000FBFF9EFC0DCB4D560093438000380807C90409C88103B880667003FCDF6000007B7F7FE4A801406B90C3E18000003807CF00000C850300C0663800FE0E608000137F7825421FBF06A671E18080001E031F0000000C0100C0081D00FFFF610000073F82363F0C1FCFEB22E10000800FE01C6018002C0080E0801C1FFFFB610080073F6F38E60102811FE7E00300C003020FF63F08A50080E0000E1FFFF8001C80077F84FFFE000263E7997003018000020FFF3D00250080007E03079E9E001C8006FCA373E71FC4328B0B7C03010000009FFFF800E400;
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N16
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~15 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~15_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout  & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ) # 
// (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout  & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  & 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~15 .lut_mask = 16'hEA4A;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode519w [3]),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [3]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = 2048'h32547537BD31B6ECDD280130EFA4FE1C8F46E74191B90A4171E7E4980AD9F9614097E527B33D026D54D11B60EF21F60F9FC1FFC091BFAE42F4246530CA196D5E6D56E8EC30D5816F57802EA14F079FF17801E3F91CBFF680D5B148ACF73924968698595C304481F35701CD2D0F4618983801C19F1AE0CA54DBB74ACFF7305407070285182241C0F254A114A9DF6FFFFF1FC0003E323B35722FC8CF80B770DB85ED7667B83B42C8D055335720780763FF1FC000FF0234BC42ACC9EFB02DDE199ADC7F6270BB2319F55E332F7B5003003F8B02801F03778EC19FD3AAB82DA318415BB63A65DA5D91E167D7648B500463C3CB7C980F30858F03BF762AA735704C41;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = 2048'hC20ADFF044DFC3A9402C50025C0F6197FC8F56BFF03F3C20FA0B78297E67297688639E0375DD06E9738DD8BED81F6497DCF80686F036CCD81FF7785D7487FE66B41BBC9C155D23F98C24CE26D01B0611BDFF09048C2856E80FF5F07D9483A6261AA649B7EBE2A3B0C4039DA811898019FF7FC9000E2F6AE16F99576DFCE360C6AE45B32803CC43B0457AF6E83C8B8019E11F8B003E2F44A527FC1EE5FA93774FBA8DB73780CA47D60E7E70299D07C01AE00000003E174DDB83F1784D9E703B5A614B6018348A3032F9F8FE829CA7D03BF0F080301B0DE23D0378868D9C2EBDBC77109633F756A9C04034BE961FD3F829FF2082349A306D79C15079BC83B038DE;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = 2048'h9624F982B01CA4CA991F83E83EE36033AB8146009F3E0BE88059F33A13107098B32DFB8607187B65559B3310B3E37001ABE04E0C03D36CE1C538CC390098E81C70BFF2721F90D0113098321CBF63F18068F03EDC03C4CAC44D1EC4FD217CEE8FC56EFA76C1B390CB331CB1854003830078601CFC3F8C435B2D9F68BD813E863EA5EEC87EE8ACFE236E17789C9F038000E000183F7970A360A6B9BB8C81E36C8EA6F43B01D3C1B9FFCEF30AB1601FC08249001078B0F690D2D339F8A481008F3996FB40F1073CE9C25FDE7B989F1FC0014BC010F000983C35517CF894836318E1FFA938F0D62A72A1930E5B3B309600884BE0B98802425591517D37F043E44A89;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = 2048'hDBC1B53C1F27C9D72B2C60991E1C0A8009AD7F884B0431DF0700D061513BDBF45AF96831C0C114F90F02060DBF9EC94101CD819831FC5D3E2100DECA78836B3442FC57B350C3F570D0B19B1C899EC001034DC13641055E77C8004608883402D4E6FCA9B3A7B7D14CA4D884608F99370903ADC31689B930FA60008A3944B48537FCFFEBCEA41420908993D7652E18137F73BFC010891A6B6EB98008796C7F856B30FF989E1A1F7F6D4311B4C96A38137D7FBF000006C561033C03D17F9933416F20E70B24FB827555C77FB99EE27833697FBF8001AD3E05046880C11FF5B1C341BBDBBADF0E43B0E35A727C55074133E27E9EC1605702ECCC31E0F00ECDB22E1F;
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode548w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [3]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 3;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 3;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init3 = 2048'h0FD9717321BCC5790301CAF3F6E21933FB800CC954AD81C442F76E7770C92BFC8F008E07DF64C05F0881C5FFF6271839FFBF7837AE8D01C45D1864FEC1707A6F00FFE1F05DC34857001FC5FFF63F1CCCFFA97837BE68E03C4D65E0FFFC664473FFBFF1E0FEFC89F7E3F74F7F762F8664BFA260148F42C031E52967E00397CA211FB766C0C062CAEF039C4A7CB1BFE3921FBE40153C508101228ED81C3CB308773EE7EB6650976ACF031DCEFC98BFF0C9DF1C461629440301264B01FE096354E81B68B39F64D6C9DF8736E6FB9847F866291D6028F96C1331CC6193FE9B3B351DCFB1B8B020EABCFF87BEEEF398460E33906FB0E66065FBF544AA20C363BF479F;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init2 = 2048'h09A5C57342C3EAD68F904FF33C643F3E6C9EDF7F604DFAE8909C7111659860473867DDF14332F8DFC79147B73873FFBF1363309FC00E7AFB80CEDF7FFD417D860C0355FF739ED9DB43AC8F9F00FCFF81E499CF3900ED33DFBEF9FFE6279AB880DD63993C737F1BA3C3C78F1F00FE38191B677E10012470FFB85680E6711971049A233C0132F92BB707E5FE9F80FE9818E4CC76020176C13E192C711E7A800C0F5D9E843FBA76AAB307E59FFF0FBAEF81E698F5630BEF8588103273BC0883DD1EDABEE0F8853CAAB262B698F71CFB73830770F3AB1F631081529C0D1F3724071C137FA544993AEBB6E0743BE7180B380301FEE6BA3F85981653FBFCF7A96E426C;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = 2048'hDC31DA35482416BE66ED3EC034037A1F00534A38BCC732AB5B68061012C8AB6C8203117D9F69B3B686ED2FC01C5CFE263FAD7FC8BF87F24BD9EFF960B78498FDB3A11D5D906EFEB6AE7B6F8F981CFE70FFE983CA770F9E4AD83F7301AAAD0671E4179CE4DC1139BEAF5BDF9F58A07EF91CF24BEB6E1F0005CCBF710ED3826F85D49398044BEF3E7EA115FF30B0B07EC03181AE43EE3B30C54C1FFFFCAB49D881ED820E7B95AF767C811DBF31C8613CC00092CA13AEF100431CBEFF0F0BCE7CFC50DEF0C1CABB7C6AC60FAB33ECE380808FEC3D13CEF3802339F9E3F6B3817E83B0C4B8BC10EDCE2B2A238836C7E7C0003F97DD530F03C044BAFB63F6A4E70F7C;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = 2048'h1715ACF97F8EDECFBE1BFE22909DF8FF7C3D94820E50C025F144F7CA893F9C18B15D474878B29E2F82D3FE269FEFFF7F62C2B6800E00C024E5130FE677E1E013E11099BD26B39E2F83C2FC64ADA003FFC5791E800E0880A4AB862BA8F21407F8A6983FBD0103172EB4820448201F83FC3DE216C0030100E778CC8BAF000201EC26AEE07D067217EE3506004822EE181C43C417C003C60F4300330C8C71B8F0112094B07FFE68D7E1160E715BD6F6D809CE98270602F90C4387031C67F0FFC1E41FCCF4833EAA7FA99E1E71D73DF17FFF99E7D70C03AA0D83BB1FBFC8178080C5F17862A37B2EBEFF8F9E217F39F1F0C0171BFE3D8D9505024C863E98EC0D03E9;
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N10
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~12 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ))) # 
// (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~12 .lut_mask = 16'hFC0A;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode559w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode559w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [3]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 3;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 3;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init3 = 2048'hFFC500D5C563036E38E75778352537CF18761792B0851B8AA8A3006124208947FFE2F3DFC28DCC6C18F410F9B52293C7F86F2592B0C18A8AA8A710002630008E804E00D839FF433E1CF43BF994BBDBC7F8EC316ABFE2E20FA939E1C7A3F8681E7FD10C43F841839F04BF2BFBB0DB69C781F8B96D5FE553C389CF6687E37F781CC23BDED3F07A039F06BAA3FF39D9246703C8150A41CE93E28AC364DFFF3F701CD97BDEDDE7E2959C7FFA761F399CB6239F97AA8B40CAEBE20B1F7AFFFF5CFD1EA33BDEDDC77A10BC5FE2671C3B84D339FF2FB9CCA01B57633F0F8604CE583D7A803BDE4D81F54839F2D2CD9C3BE4D9BCFFFE7431BCF5A463E7F1BF78FEBF1C6A;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init2 = 2048'h87FFF971B328D02C9838F6FE33E8441C3E5B1325CFEAC6B1A5FD60E02F191C3F1DE0CEE1735CC4681C67D36F3370648E36F0E8FA0F4A3F3320BD7AF527FC083EAF3D0EDA71426D680D42CB6F337377E39E77F42BE435ADB043BB01BDC2FC59FE8B1D0C3A71A16F682C9EEBFF3B77777160086E1865E689038B3786AE54FC19DD6FFB0BCE33032DE02EFFAEFF3B1673381F0A03E065CAC93B8CB7FDC1DBFE1D7D9FCB32847E489DF126E3E6E73B0C3B3F077581A2EB19A10E9B34C0757DF89D7DFFFC0171F3C1D37506E7FDFE3A4E3B3FF0553DC2CA31607E13F49B7927F1FB7D090E094406C47C777F1ED55C3A4E7A180FCADE8B14F3496003A560D51BFFB8FD;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = 2048'h199E5EE16AF046583F36BDFC135F9ABCFCAC5E1F3473B209C9176393F67C1A8D181170469033FA283FBC7DFF1B5FF63E81DE6E244C7D1209868D03EEF9FFF16118CC335800415B2C0493D5FF1B4FE67E9E04126FCD1FE47DAF95F07C998380C7F937B048DC3E4B7480F7B5661B67627F16790AFF509974B68EE2305166C03F83798E4527826F46C5CC97FF66CC23A27F8D2075140999B51EFDB93050BE0039009CCCE462001066C200CE4FFF8C31B678E865F758CB8A91AFAD3FF80F1EFE07E5044A8361BCD3AEEA00AD0FFF3C13B770F12C7A791691497FAC6708D6A6FC70E1425E4857FB365DF9783C0F7C3C931766DD1E8728709E6A738CEF6052990C7C03;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = 2048'hE43FED332EE26AF6033FDF99BDD19B30FC99D37241634B1847E60C81AD699E11FF6121E97E8060F6007F015996DCDD187EDB5EC7A3DC4B6C6670026F0819B20DFF36996BF940E1F600BC63791CCE64CE7C5B2177B287C8667A511250A30E06074E3EFAC1F000EFF4013E677818CE26E7C1DC218BB637E0766DDFF25243B318C0061077C379F187F5013EE6FF0CEF32601F1FFDAC2C73E06646BB4FEFB8BFC07C04182641683C8475013EFEFF8C219B383F0E016EDAFEA86FC66DC96F388E80FF449F596BEAD6E474000FDCFF9C20ECDF7F31FE1EA5F6ACEE45E8ED6F80850138FFF78135FAFE6D5700C778FE8F2034CFE7FE3DAFAB09ACEC476A4D9FCC5DDF53;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode537w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [3]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 3;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 3;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = 2048'h6684BBF0DF65EE72873F3214C3231087C4601C1D8062738BD3FD51F911FD313AE741CD9960A704F1927F86CA801F007F8CC6D7DCB89A72CB7398A1F8B4FD20193F804B2CC00401F3324F8ECE9EC3FE707BBEA7CC3A80BE4A313262F0CB812169B8803FA960CA20F1387F4FAB9FE0C3E3C73E27C81361A8298CE182FF807C209F3DFC629CC3FB0B0EBE7F9F0E7B7000E3387E67FC8300ACDD20206DF11B2763CE79FC85FE83A40E0EFEFE778A418FFFF6F6E5F4FD4080AF1C8F10420F367C6AFBF8B2180003180ECECFF872B24EF7FFFC87E53CFD7000EF8DF08A1D48FB834D23846E0FFC246E2FCAF5F8F0CE06B80F80E6F5A93CF000EF7926C85EB1C51440F8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = 2048'hF5FE7500CC59C4925AA1BCA7759E00790B77982C485A690E1FEF164E829FCEA005DC688FE0D214AFDCA1FD9E711F3078793BA52CC082721C35C90ABBC10E001C2AE27C0C87F18F86DDA37FDC4161FEF9E1622B308182FA806C7C241E01E2BDCBF41962E2E7B56F863C2FF89C3CF4030BC1FA45D7C003DF01D7B399CEF845AC7ADADC0BF223C56C3F3C1FF8B8FDFF8073C1FA2A54C0539D03EF57A32D8D5254478A3837BA29147FB51BCF6497D7F8F87DC02312B47E535430EC8E4B3A1C9D1429A298159521BE77ED428BEEAF47700FC0199892853F177CB0C4EFCA34E5257AD600C1E6C8D8C01FCDE4AA1A7B42802E041F27D51E1F857D8086B801D851529A22;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = 2048'h07C3D61E1B32179D99758B7D3081C0638FE00A5403616E0EEEEA9E288D5DF6D806C3E17FFAB2D78CF1945FE1789FF0209EEBF4A680308C61ED2B8057D7B1C60AE761F2DC9CB31FC4B17C51103F57FFFDFE4F094666600D60D5CFD03A4030C726262078FF8BB05FD4EFC20E223F1A07EDFE0C6C3B9C708B0ACACB517C7AB9B9863AB058C44DC1E31FE0D116DE7E0101F93C0BEEDF0E1FAB2A3DC8D8E46DF10946081F87C89DC38306E4DEF0328E29F07FE304E371628F3609304BFCB956F34B571E00D9B84FC33332E5DEC10A80DFFC006F34E12F2D8F38B399CFD50D54F5E957F60C163657B326151695347250E7FF608CF4C6D9DFC7E4D29DE5FD095565A80F;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = 2048'h06F13F8B71FF90B9C0072C0376E66CE77F73507777231E68B5FB9A19FF2A816AF9DD4BCBB9F7983D2337EBE0397E80FF7EEFF388E3D37E6894FA87999DEDC3C8FC45A30B38D9181824B690D1807C10BFF0004EE4BEF17F62971C4F99CDEDA669FF2F23183999389C27C55DFDDC331019F0E3EEF11E157F001F1BB6998FED016FFCC363FDF9991863E13119F90F03BA0860C7401EEC647E009F1B96993FE2BCD3067CE0C1FB189A416359616CCF00FAC000FF6B06167BFE009F6D97C3B7E2A501F3D11FDAF90B9B58BE9D6A6C5F80B0E20370FE02C9F3B60F1F6077C285EEC36301D61FDD18599B95AA730654C1C6EE7E83FE736DC637B28F13626F8A07EB7D0C;
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N18
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~13 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~13_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout  & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ) # 
// ((!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout  & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~13 .lut_mask = 16'hDA8A;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N28
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~15_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~13_combout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3 .lut_mask = 16'hBB88;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode537w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [4]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 4;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 4;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = 2048'hFF80F800E07F7FF3FFFF31F3C03FEF7FC3E01301006222401FFC41001C01313BFFC1CC617F3DFFF1FFFF81E7801FFFFF83C0D800000222001F801E005C0100193F804E10FFB9FFF3FFCF81E38003FFF00780F800020022015D31600068810009C0807F617F73DEF1FFFFC0A78000C3E03F00F8000360242393E000009800209F40FC7F7F0373FE00FFFF801C04800000F800B800030024033FE06D00180763FF80FC920003F7FE00FFFE08983EF00001F0193B01800027C33FF0400F3E006EFB073EE800FCEFFEC0CFF80D903FF8000380193B0180006742CFA3FD801883732383B18FFFD88FDFC4C5F80FA0FFFFF07FE009AFC0000067363FD840319AE701FF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = 2048'hF1097EFF309FFF8C42200360F19FFFF9048ADFD0805AE3002EC0121408522BCC0E287770001DEF9CC0200341F11FFFF806C2C7D00002F2000ED9823F085F29E8D88C83F007EE7F94C0208243C101FFF81E8333DC00027A8040096961382FA4DC0CE69EFC07AEFF9400200543800003083E0389FC0003DF00578D9071C65C14EF267387F3C31EFF1400000567800000003E03CC7F00539D007FC4B45FB069B51B76574CBBC92FFF9624301D4FA80700023FC3E33F80531C007C899B6BF36CF5397EF76D9EC1CFF79E3D701D9F388FF03FFFE09CCFC0133C805CF01B531674F017FFF9FF5721F39FBE3F71F93F3DFFF1FFFFF8262EE0013D801FA6A8FF8E2090C4;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = 2048'hFFFFEFE18373D7A63EE27BBCFFFFFFFFFFEFF398FC810E0776C527B4FE30F960FFFFFE0003F3D7B73663FBA0FF9FFFFFFEEFF8C4FFC08C6075C427EF8F90C970E17FFD2361F31FFF3603F34FFF11FFFFFE4F0E7B7F800C60C50067B38811C8581FC07F0073F35FFF2639E26DFF1807EFFE0C0F3CDF800E08CF04E7878B11F078F83F9F3FB7C3E33F29388B41FE0001FFFC080F1FAFE00E089A07EFBA9E11F0F8081FC7F8F7C3833F29398D8E8E10007FE003039FB3F006099A07EFC38F11B0E8E000E63877C3230B28398C8680200000600301CFC9F000B3BB07CE928F1310E8FFFF1F3567F32229C978BD0EC0000000000300E1D4F800F2BF0FC6928E1310B0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = 2048'h07FE3F0CB1F7808129F924BC70199300008C9078053C80609C078D801819185001DD8B0C39F78805E9C9FF5F3881FF00011F030F029C80609C0794007A1C18F1004D3C0C38D10820EAC9948F8083FF400FFF3107C35E80629F23D4004A1C58F10082C31F39910824EAFBD8A3C0CFFFE60F1FF10123A680001F20E500881C7EF103A183FEF9910847EC3FFA2700FFFFF79F3F7FE0F0B780009F20E500281EFDDD019D00FEFB108A47EE1F62B3C0FFFFFFFFFF9BF8185380009F46E400201EE5C2F00E1FE4F9008B46729F68B3C07FFFFFFFF0FFFC0E2BC00F1F4BE401861E27A300081FE118508BC366F3029BC33FEFFF7FFFFFFE07D3C08F1F4BEC09861F9B4E;
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode548w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [4]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 4;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 4;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = 2048'hF0008E8C0183787FFFFFEAF3F1E2070FFF8003CF99CD81C42FF09108003054007000C7F827E3787FF77FEFFFF1E70707FF80F807340D01C42DF79B003E00000F0000C9FFA4007077FFFFEFFFF1FF03C3FF9707C72B68003C3D6E1F000000AA000000E9FF8503F0F7FFF7EF7FF1EF81E3FF9E1FE72440003035C9981FFC602000E008FFFFB89DF1EFFFFFEA7CB07FE071FF823FE668400000F05FFFFFFFFC7807C018777FA8F871CFFFFFEEFC987FF0383F023FE491440000F41001FFFEE40010E4107F9F8B39F0DFFFF6EEFB983FF81E1F031FCDA16C00003C3513FFFCFC310000787F80FF12C0FFFFFEEEF3983E0E0F8F618F0A40640004B4B03FFF9C602400;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = 2048'hC6183EF3BD3B90FEFFFC7FF33C1C3F01E381C034804C0111788F8EEE98C00087C7983FF1BCFC80FFFFFD7FF7380FFF80F0E0F0AB008D810078DF008000010106F3FCB7FF8C6081FB7FECFFFF0003FF801C783FD4006CC00046DE000007803800239CFFFF8C0083E3FFC7FFFF0001F818071F072A01648000449800000118710406DCFFFE8D00A3F7FFE7FFFF80017818E3C3F0D401660101E43271E00018000F83E07FC0058622F7FFE7FFFF00011F81E1780E490B6F0187ECA073BFF0411C1E81C01F0000C022F7FFB6F8F703000F83000FF3311F7F1086AEC0011F3842071C81801B38183422F7FFF63BE707F00703000018C03FFD9810AFC400FFD010810C;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = 2048'h1DC83D885820BAF7FFFDBEC00BFC01FF000143C03CFF3E04ADC7F81FFC30230C02030F801881F3F7FFFDBFC003E301DF3FAD7C003FFFFE442FC001FF5C1800FD822103A018873EF7DFFBFF8007E3018FFFEDFC027FFF9E442E8003FE5408067185800000081639FFDFFBFF80877F8106FFFFB4036FFF00013E8001F003AA9001100000000BEC3FFFDFFFFF0FCF7F813FFEFEF203EFFB00C13E000000ABFF00010101F184BDAC7FFFFFFFFF0FFFFFC33FFFFFD213EFF100437E0000000BCF7F002001FFBF00BC7DEBFFFFEF0FEFFFFF7F7FEC1013CFF380037A061C0F43017FFCB0097F01EAFACFAB3BF7CC0EC7FFFFFFFF8430130F03C0407B061C0F50670F7F;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = 2048'h06087300008F5FCFFFFFFE1E009DFFFFFC03FA020E40C0003FC008040FFF7FFF0000380007831FEFFFFFFE1E000FFFFFE13E38000E00C0003F100000871E1FFC00EF7E4000821FEFFFFEFC1C124003FFC3F8D0000E0880007B80247702F7FFFF4067C04001029FEFFCFE04381FE003FC03E1D80003010000B4C00470FF03FE00C040000000B39FEFFDFE00381FF0001C3FC3D80003C00000AC3000700040FFEEC068800000B95FE1FFFE70383FF800083E87F80003FA03002B000018000000FFE038837CC03B7FE9FFFE7030FDFE8000781FA80003E903402F0000C01F800001FFE3F843843FFFFFFFFE2090F9FE0F3FF0FB890101C403C01C0101600C0103F9;
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode519w [3]),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [4]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'h325A7FC7BD3086E23AFC035FE0DAFFFFFFC7FF7E61D5F001D5DBE61B8F3F1F237F29FFC7B03C02E3B2AD01DFE0DFFFFFFFC1FFFF61D5F000D41BE6938FFF9B028D98FB0C331401E1B1FC149F40FF9FFFF801E3FFE0D5F880D59FCF0387FFDB8A0CC05A1C338501F1B1CC369F00FF189FF801C19FE4CACC04DF9FCD4387FF8B8BF3DA1E18218000F1B26CE11FC0FFFFFFFFC0003FCC2E06000FD7CC0C87FF0089F2297C38208208F1B2D8959EE7FF63FFFFC000FFFC250F008CD7CC0C0FDF0093E0407D7020C319F4B8D825C7CFFF003FFB02001FFC250F019FCFC90C0F8300D214347D6401E111E0A13E6D57CFFB63C3FB7C000FFF560FC1BF4BC9141F0014D2;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'hFFFCE0F083E1C3A8A4DC78EDC3FF6097FCFF403FFFD75EC0FB07D858660110FFB383E00082E107E8A4FC746EC7FF6497FCF80006FFDB6EE01FF3D87C68800DE683E3C083FD1E23F8285D7A6ECFFF0611FDFF00048FCDE6F00FF3D87C098075E6349B818FE80323B8207EFB670EFF8011FF7F80000FCDF2F80F9BDF6C01E033C614253318000F83B8217EF16703FF8011E11F82003FCDC8B807FCDEE404F003CFE006370F03F387FE2B7E706783FFC013E00000003FE5C91C83FF384C60B007DBA18C6007FC8CC03E25F870AD837FD013F0F000001BF6ECDE037FBE0C60C09D806418F60FFF37300E25332FA9005FF801FF2000049BC76EDA017FC73D7C8E04C6;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h20B4FF817002F40EB5180FC7011FE003AB8000009FC5A9D7007FF139EF0F0E00404DFF81FF00BF8431980F2F801FF001ABE0000003FBAAD9043FFD38FF071E00003FFE0E1FF0CCA010987E23809FF000E8F0000003F90EF98C1FFDFCFE831E00066FF90EC1C3F08C131C7FA3C0FF8000F86000003FF1069DCC9F7D7C7EC171C139EFC401E7CF3E1B9F1F07A380FF8000E0000000797E5F8EC6B9BEBC7E007BF136FC0700083F3E007FFF07AE1FFFC0824000000030FF5FACE339FE9C7E0018FF26F8000F0F03DE7D9FDE07A780FFC00140000000009FAF76617CFE8C7C00981FBFE6380FCF39AFDA630E27170F76000040000080020519B2617C37F43C03C207;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h7EC1A303FF26C436C5EF8E770EFC0880002000000307EF7A330010E32EC7F3037EF916F03FFE1184500389678FFEC9000000000030FF8E3531001EC9077F63037EFC018F30FFE7803B318C9786FEC0000080000641072D7510000608877B023BFEFCA8706F47244C98988FF780F900000040000609BF811C98008239C37B84F8FCFFEB3E9C84030089200FFB21F80000004000000A1E5634D980007923FF8490F0FFFB81F9433C76C21FCCD361F80000004000000004DC3A5800107FB7F30090E0FFEB1B07602F99FFFFC7B5E1F8000000400001813E1F394C80001FD3F000BEE3E7A53FF1EF892961FE7C0C80C00001006000001002DA890CE0000EDB31C106;
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N14
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~16 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ) # 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  & 
// !\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~16 .lut_mask = 16'hF0AC;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode559w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode559w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [4]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 4;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 4;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init3 = 2048'hFFC6FF20018082FFFFFD57F80CE30FC000460C638F01BB0417E900011800863EFFFCF3DFFC0D7EFFFFFC10F98CE18FC0004F1C638F013A0417ED00001800077FFF8FFF27C1FF7DBFFFFC3BF98C78C7C0004C0CF380035A0017F5E0001C0007FF80EEF3240041FD9FFFFF2BFB8C38E7C0005804F1C0064BC0373366001C8007FF03C42124007FFD9FFFFAABFF0438E3E000580CF3C00CCBE1353F650000C00FFF1E84212007FFF99FFFBAFE1F047C71E0006FE672C00CA3E1B4FF7900006303FF3CC42120077878BFDFBAFF1C067C30F800000B36601DB76180FF06003167C3FB3FC421B000FD103A7F9ADD9C061C387C00FE71057CF91461800F808701C0E3FB;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init2 = 2048'h380000013339983F4DF8FFFE0F1E3CFC006409E9CFF356300A4F600010E7E3FF20000101731D9C7BCD7FDFEF0F0E1C7E08E0E48F0FF36FB00F4F790E1803F7FFB0C1011B71FF947BDD7ECFEF0F0F0F1F80E7F37A07C6ED302F4B00400103E7FF94E1003B71BE947BFDFEEFFF070F0F0FE09061838604E903A7CF864E3803E7FEF00303CF333ED473FFFFEFFF076E0F07FFAC0047860CA903A3CFFC0E3C01E37E603332847FF9F473FFFFE7E7077C0700FFA600CD0C1D810EA0CCC00E8307637E00000000F301F877FFFFFDFE063E07000F99C31D0C3DC07E280C8300180E017E0000003800047475FF9FDD7C063E0600000C7EC418FDC060381D6010FC0001FE;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = 2048'h0000410164304C7FFFB63DFC0F3F0680FC8F8140387D5000600F00000803E1FE000070001033F02FFFBE7DFF073F0E00FFDF9E58707F500029BC00101E00009E0000301800F0712BFF9FFDFF073F1E00E1FFF1D0811DA0000071F0007EFC7F3800FBB008C0DE7173FFFFFD7E071F1E002606F9FF701CA049011430101800007C8042010000CF7472FFFFFF7EC31F9E0018E00CE7181C21E1037930115FFFC6FFE000030000107477FFFF4FFF830F8E07041BF360D80E014053FFF8000001001EF884800180133C77FFBF0FFF030F8F0F05D3F987F11B4100539008C058030F1EBCA0302000D06E75FFBE0F7C038F0F1F019E80188F15400C53EE0040810000FC;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = 2048'h1BC0100100005877FF3FDF9983CF870F00E7CF017E164007B2E60C80CC06600E009E01D600805077FFFF01D981C3C30780E73E003C0A40639370000000068C0200C8668801C0D177FF7C63F903C1E3C180671F703C2DC0618770001020000000B1C0043E0000D175FFFE67F807C1E1E001E3E0783853E07195F0001280CC18C0F9EF883C0001F975FFFEE6FF03E0F1E01FE0039C30ABE061BFB4B000003FC000FBE759801000FA75FFFEFEFF83E078F83FF000DEE356A8603F37360000008000BB60801C12C9FA75FFFFFCFF83E01C3F7FFE013EC6A6A8E03FB712000081003800807EC801017A56FFFF78FE80E00C3FFFFFFC6FCDA9A8E03FB5B2600019C090;
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~17 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~17_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout  & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ) # 
// (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout  & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  & 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~17 .lut_mask = 16'hEC2C;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode508w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode603w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode603w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [4]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 4;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 4;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init3 = 2048'hFEFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFF994003FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD33FFFFFF078140307FFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFF0DFFFFFFFFFFFD33FFFFFF8FF94C7C7FFFFE3FFFFFFFFFFFEFFFFFFFFFFFFFFF8FFFFFFFFFFFFD37FFFFFFFFFD43FEFFFFFFFFFFFFFFFFEFEFEFFFFFFFFFE7FFFFFFFFFFFFFFFD3FFFFFFFFCFD77EFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF3FFFFFFFFFFD7FF7FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFBFFFFFFFFFFF7FF7FFFFFE37FFFFFFF7FFFFFFFCC1FFFFFFFFFFE001CDFF8FFFFFFFFFFFFFFF77FFFFEFC03;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init2 = 2048'hE7FFFFFFFFFFFFFF707FFFFFFFFFFE00009FFCFFFFFF7FFFFFFFFFFFFFFFFE6087FFFFFFFFFFFFFF603FFFFFFFFFFE001F8FFEFFFBFFFFFFFFFFFFFFFFFFFE021FFFFFFFF7FFFFFF601FFFFFFFFFFC000F077FFFF3FFEFFFFFFFFFFFFFFFFC013FFFFFFFF7FFFFF3C00FFFFFFFF130000703FFFFFBFFC7FFFFFFFFFFFFFFFF813FFFFFFFE6FFFDF08007FFFFFFF1F0000F83FFFFFFFFC7FFFFFFFFFFFFFF03811EFFFFFFEEFFFDF08007FFFFFFF120019FCFFFFFFFFFE3FFFFFFFEFFFFFF000F1EFBEFFFFEFFFFF388007FFFFFF00081BFFFFFFFFFFFE07FFFFFFEFFE0E0400F3FF1E6FFF3FFCFE398003FFFFFF070811FFC7FC7FDFFC73FFFFF33F3F840006F;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init1 = 2048'h00FC77FFF97FEFF3F8000FFFFF1C0C131FFFFFEFFFFFD901FFFFFFFFC72287F031FC77FFE4FFE763C0000FFFFFF80C001FE01FF7FFFE9901FEFE3DFF8080061339ECEFFFE67FE7600000007FFFFC00000F8003E3FFFC1900FEFC3F700000003939EDFF3FFFFFE7600001003FFF3F00100F0001837DF83800FEF47F78000231781C61FFFEFFFEFFE00000003FFF3F0008310000014CF818000FE0800E0002337C0CE1FFFFDF7EFFF0000003FFFFFC0000700000000DC00C000EE0000E0000033F03E1FFFFFF1FFFF001003FFFFFE0010EFC0000000D800E000E6000002030010303CFFBFF07EEDFE003807FFEFE07FFFFFFF8081C01080E000E06000160F60000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init0 = 2048'h0380DFDE07FFFFE0E16039FFFF1FFFC00FF08300030000380803C00008F000013880CFFC07FFFFE00000FBFFFEFFF60B40CE0010038000380807C00009C881033880667003FCDF6000007B7F7FF8CFFEBFE77000018000003807C000000C850300C0663800FE0E600000137F7FC981FFFFFE6E00018080001E03000000000C0100C0081C00FFFF600000073FFCD800FFFFFFE501010000000FE0000000002C0000E0801C1FFFFB600000073F75C019FEFDFFFDA000000000030200000000A50000E0000E1FFFF8000000077FD60001FFFDFFE7A900000000000200000000250000006603079E9E00000006FFE00C18E03BFE03EF000000000000000000002400;
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode592w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [4]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 4;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 4;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init3 = 2048'h0000013F00911F800000097D8018E0440FFC01F48200000000000000000001000000000003919FC40003CFF7010300441FFC43F9400000000000800000000080000000000391DFCE000747F3C00308047FFCF1FEA00000000000800708000080000000000310C00000000FB781F018077FECF8FF960000000003000F0C000000000000000010800000001EBF0BC13017FE007C07DE0001000607011F0C000000000700000018800000001F3F591CC05FFE00FE01FB000300060001000C000000000700000018800008000BFC003C007FFC004E8035000701270000008C0000000000880000188000000071FC01FC007EF900460022C00081FFC000008C800000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init2 = 2048'h2001880000C0C0000001B7FC1FFF017E1800E73E0160238206C00000000001002001880000008000008C7EFC3FFC00FE0000E19740B03896CEE000000E088000200188000180000100027FFCFFF800FE001FE1F7C050381EF6E000001F8880000081880000C00001000177FFFF7800FEC01FE1F7C0283832F0E000200FC0810007818000000000022002BFFFFF0007FEC01F21FFC8043833F074003E1FC48107E781000000008006C0007F7FFF000FFE001FB0FFFC0A3F33707E003F3FFE90C7F781000000000000C300FFFFFFE00FFE003FE27FFC043F92667F007EFF3EF0C7FE810100000000007E3DBFFFFFF00FFF81FF8F1F7C0B7F9E667F047EFD1E900F;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init1 = 2048'hFF020000000000003E5BFFFFF8F803FF0CF815CFF80CFFFFFFFF813EFF7FFC8FFF470000000000001E2AFFFFF88003FF1E078070F80DBFFFFFFF88FEFFF88807FFE70000000000000414DFFFF88003F84389FE871C009FFFF7EF8CFFFFFC8003FFE700000001018C044D9FFFFC8003E33C07E7FC67001BFFF3EF8E7FFFFF8131FFE7000100030784029FDFFFFF800F8CC07F840FCCC04FFFFBEF8F7FFFFFDD7CFFFF311180001F80026FFFFFFF80FF1380FF8000F1A07FFFFFFF8FFFFFFF9C78FFFF7F99C0781F80018FFFFFFE80FC3306F800001E5003FFFFFF9BFFFFFED93CBFFF7F9BE1FF1FE0337FF7F3FE00F87680FC22000E1901FFFFFB79FFFFFFCB8F;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init0 = 2048'hFFFFF37F00FF1F3004CFFFFFFE01C06381C11F713F11F2FFFFFF1FFFFFFFFFC7FFFFFFFE00FF1F38038FFFFFFC03E0CE3F81F7F4380AE4FFFFFFFF7FFFFFFEFFFFFFFFFEFCFF0F3C4D3FFFFFFC03E39C7C0DF7EFC60D711FFFFFFF7FFFFFFEFFFFFFFFFEFF3C0C7E177FFFFFF8038F18C07FF7AFFB0D373FFFFFFFFFFFFFFFFFFFFFFFFFFF1E3CFF13FFFFFFF8031C39C07F07AFFC65007FBDFFFFFFFFFFFFDFFFFFFFF3FFC3FEEC4EFFFFFFF8071C73803E02ABCC32020FFFFFFFFFFFFFFFFFFFFFFFFFFFC3FEEC36FFFFFFF81E3863817A8623FC3AB58FFFFFFFFFFFFFFFFFFFFFFFFFFEC0E0FE15FFFFFFF03E38C7C37B0623CF997D8FFFFFFFFEFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode581w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [4]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 4;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 4;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init3 = 2048'hFFFFFFFFFF99B87E05F7FFFFE07C31CF02FF0020E79D5A5FFFFFFFFFFFFFFFFFFFFFFFFFF88018FE7DCFFFFFE07C31CF02FE0107E78D9107FFFFFFFFFFFFFFFFFFFFFFFFFC8019DA5F8FFFFFE078718F07FA030EE78D90A7FFFFFF9FFFFFFFFFFFFFFFFEFFF010D8BF8FFFFF60F8E19E07FAC73C7F8CB041F9FFFF9FF8FFFFFFFFFFCFFEFFF000C8139FFFFCC0F0E19C07FFF3FC3F8CA803F9FFFF9FFFFFFFFFFFFFCFFFFFF000C9137FFFF0C0F3E39C07FBF3EECF8CC81FF9FFF38FF7FFFFFFFFFFFFFFFFF000C0DA7FFFE001E3E38E07FBCFEEFF8CD907F9FFF7C7FFF3FFF3FFFFFFFB3CF800C2CC3FFFF001C3E70F83FF0FE6FF88503DFFFFFFC77FFFE071;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init2 = 2048'hFF7FF4F09CF88202EE7BFFFE0187C70389FF4FFFFF8E6863FF77F79FF3E3F001FFFFF7F000F00301EC73FFFE01878F03C1FF4FFFFF8EE862F817FFDFFFF8C0007FFF73F00C600184EC73FFFF0F070F03C1FFCF7FFF8E9865F817FFFFFFFC0010FFFF73F80E694FA7F8337FFF0F0E1E03E1FFFFE3EF1ED414611FFFDFFFFD0020FFFFF1F0078948DDF817FFFF1E3C3E03F07FFFF7E78E54252217FECFFFFF0000FFFFF9E003800849F01FFFFF187CFC03F07FFDF7E38E54395017FE8FFFF98000FFF8FAE03B7C0845F01FFFFF11C0FC27F07FFD77C78E5433AE17FF83FFF90000FFF8FA603D7E3A63F01FFFFF1381F137F07FFD7FC70E4E3C0E067F813FF80000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init1 = 2048'h7FF8FAFC9FFFD28B303FFFFF3383C02FE071DAFDDF04CC3DC0057FE1FFF060007FF0FB3C7BFE700BF01FFF9F330FC07FE075FFFFDA06703E540577C13FF8401F7FF37B1C79FC740BE10FFE9F337E03FFC07DD3BFD81F303EFC003380FFC0003F7FF26100781F7485E31FFFBE367C0FFF017DFF9EC0872A3F20002380FF8000367FE26400F4010E04471FFFFE36700FFF005DFF9EC007121F3E0001807FC000667FE700C0F4000F0C661FFFFE3670FFEE005FDEFF407E161F5E0000003EC041E67FE780F070313F07E69FFFFE76707FC0005DFFFF4003101EDE000000F00043E606E780F87070BF96E7FEFFFC72707FC0005DFBFF4207B00ECF10000011004746;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init0 = 2048'hFCEF88FFF0103C57EEFE7FFC767807F8001FFF6FD861B00E6900002000190701FEEF4C46F00119D6CEFEFFF8763E03FFFF07FFE98041911E0D0C8000000908001FCF2C42E2004BE6CFFFFFF8323F03FFFEE1FFEF8003901C0F0E8000000FCB0C9FCC2E63F601CEEFCFFFFFF8331F83FFE01C7F2A80279218860E8000000E4BDCFC0C2EE3B683C2BFDFFEFFFC3383C00001C77FA00F67D218820F8000000839FCF98C2FF1E781C0BBFFFEFFFC33C1FE001FF1BFA27FF7D000810F00800071E1FEF9CC2FF1E7C2E03BFFFFFFFC23E01FFFFC0C8C03807FD8009184000001B79FFFF89C2F3302E2E07F7FFFFFFC63FF0300C12340207E07980178400000030F9FFF;
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode570w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [4]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 4;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 4;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init3 = 2048'h68BC24620DFEE039FFFFFF6063FFFF7C0FF92006C6C01A611A40000004FFB6E7F3BD246009FFF10BFFFFFF6463E0001E1FFEB0050C1FEA65187A000002FF23F7F7BD9C445B8F717BFFFFFFEE60C3FEA41987DC0A07F012FF193A01300FFF29E0F7FDC4441B1F007FFFFFFEEC61C7FEB3FBC35C04106773FE1B38013913FF0C0077FDF80087DE007FFFFFFC70C7E7F907CD439C10C3E49AFE0F1E01011BFF021B77F9FC400FC6E05FFFFFFCF8CC37F3C0C823AC18EE7A12EE0F1E81011BFF433F77F1FC4007C0768FFFEFFCF8CC19E33FA313A829FD7217E78D1E810113FF423BF68EFC07C260068DFFFFFD9988E400062FCEE8363CA61F45880F818113B94271;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init2 = 2048'h77070C1FCFC0019FFFCFEB11998CC0002506C99D1CD8FBE6FB138700015400F36707FC1FFF00001FFFFFEAF98901CCFFE137CBB1E166BCC66513E7C1015781F06767FF3FF800001FFFF9F8F9993F1F8082D9CBE31E668B07271EE843181780F06323FFFFE070009FFFF9F8F9911FCE0080C82BE665991A87350E368F121F0C736343FFFFF1E0009FFFFFFCF9993FCF0F83C82BE18E1DA807F20D0A7FCFAF063E4AC0FFFFCFC0C3BFFFDFFEF89B3FCFE3FE582BD873FC4C03F50D2A5FF9EFE1BCDFC0FFFF8F80807FFFFFDFFC9B3FE3E1FE582BDC4C74DC03D204DB2765EE63FCDF00FBFFFF80017FFFEFDFF889387D9007DE2B1F2387E4019704581B65E80FF8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init1 = 2048'hDD83FFFFFF01F03FFFDFD7FCCB9D1B081FCF6B808E3C720197C1881C596C0E1C3C079FFF0F407F7FFFD9FFFC6D8F000FF66768307F00720017A3E86E67299F9E201FFFFF0EE07FFFFFFFFFFC6D8F07FFC027E80004F832E0366B68E71B23FFFF21FFFFE00FC000FCFFFFDFFE4CC783FFFF33890000B03260375BEAE15B37FFFE74FFFFF007C000FCFF7FFF7E6CC7C3FCFF30090411BC142017BFEEE02C3F87FF717FC7FFCFF100F9FF7FFFFE2461C7F8FF300D0113B014000FBA6871263D87FF6E3107D17FF300F9FF7FFEFE3661C3FBFF380DC0FF916C102FE238FBF23D8FFF0F0007D078037CF9FFFFFFFE33E1E1FBEE380DC000816CD823B014FE703F0FFF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init0 = 2048'hC7CC0F9FFF011EDBFFE9FFDE3338E2EFEE382DC07F45C130AEE30C58001907FF07FF1F1FF8871A1BFFC9DFDF333866FFFC7C0DE03FC5C100EFF40CF000198FFD03FFFFFFFFFFFE7E7FDF87CF1B1C701F783C19E03FC1D103F6D40CE1001887FF0FFAC00007FB52677FDD9CCC1B8E301FF03C19E01EC1DC01111E0CCF880000FE0645FFFFFF80007FFFDD1CFC19C6381FE0390CE000C0DC0138140EFF880000FC21BFFFFFFF9C16FFFEDC9FFE19C7380F00301CE000D8C200FE1807308800003E1FBFFF600613F0FFFFEFFFFE19C7380600703DE003C0A366FE1803048800001F01FFFF70E43009DFFCEFFFFE0CE39C0608E01C600001A366BF9801000800001E;
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N10
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~18 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 )) # 
// (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 )))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~18 .lut_mask = 16'hFA0C;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N20
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~19 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~19_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout  & 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 )) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout  & 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ))))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout 
// ))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~19 .lut_mask = 16'hDDA0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N8
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~17_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~19_combout ),
	.datac(gnd),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4 .lut_mask = 16'hCCAA;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode508w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode603w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode603w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [5]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 5;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 5;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE37FFFFFFF7FFFFFFFCC1FFFFFFFFFFE001CDFF8FFFFFFFFFFFFFFFFFFFFFEFC03;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init2 = 2048'hE7FFFFFFFFFFFFFF707FFFFFFFFFFE00009FFCFFFFFF7FFFFFFFFFFFFFFFFE6087FFFFFFFFFFFFFF603FFFFFFFFFFE001F8FFEFFFFFFFFFFFFFFFFFFFFFFFE021FFFFFFFF7FFFFFF601FFFFFFFFFFC000F077FFFFFFFEFFFFFFFFFFFFFFFFC013FFFFFFFF7FFFFF3C00FFFFFFFF130000703FFFFFFFFC7FFFFFFFFFFFFFFFF813FFFFFFFE6FFFDF08007FFFFFFF1F0000F83FFFFFFFFC7FFFFFFFFFFFFFF03811EFFFFFFEEFFFDF08007FFFFFFF120019FCFFFFFFFFFE3FFFFFFFEFFFFFF000F1EFBEFFFFEFFFFF388007FFFFFF00081BFFFFFFFFFFFE07FFFFFFEFFE0E0400F3FF1E6FFF3FFCFE398003FFFFFF070811FFC7FC7FDFFC73FFFFF33F3F840006F;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init1 = 2048'h00FC77FFF97FEFF3F8000FFFFF1C0C131FFFFFEFFFFFD901FFFFFFFFC72287F031FC77FFE4FFE763C0000FFFFFF80C001FE01FF7FFFE9901FEFE3DFF8080061339ECEFFFE67FE7600000007FFFFC00000F8003E3FFFC1900FEFC3F700000003939EDFF3FFFFFE7600001003FFF3F00100F0001837DF83800FEF47F78000231781C61FFFEFFFEFFE00000003FFF3F0008310000014CF818000FE0800E0002337C0CE1FFFFDF7EFFF0000003FFFFFC0000700000000DC00C000EE0000E0000033F03E1FFFFFF1FFFF001003FFFFFE0010EFC0000000D800E000E6000002030010303CFFBFF07EEDFE003807FFEFE07FFFFFFF8081C01080E000E06000160F60000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init0 = 2048'h0380DFDE07FFFFE0E16039FFFF1FFFFFFFF08300030000380803C00008F000013880CFFC07FFFFE00000FBFFFEFFF80B403E0010038000380807C00009C881033880667003FCDF6000007B7F7FFF0FFFFFE0F000018000003807C000000C850300C0663800FE0E600000137F7FF1FFFFFFFE1E00018080001E03000000000C0100C0081C00FFFF600000073FFF1FFFFFFFFFE300010000000FE0000000002C0000E0801C1FFFFB600000073F79FFFFFFFFFFFC6000000000030200000000A50000E0000E1FFFF8000000077FE7FFFFFFFFFFE79900000000000200000000250000006603079E9E00000006FF3FFFFFFFFFFE03E7000000000000000000002400;
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode592w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [5]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 5;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 5;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init3 = 2048'h0000013F00911F800000097EFFFFFFFFFFFC01F38200000000000000000001000000000003919FC40003CFFBFEFFFFFFFFFC03F8C00000000000000000000080000000000391DFCE000747E43FFFF7FFFFFC01FE600000000000000000000080000000000310C00000000FD87FFFE7FFFFEC00FFB60000000000000000000000000000000010800000001F20FFFECFFFFE000007CE0000000000000000000000000000000018800000001EC0BFE33FFFFE000001F70000000000000000000000000000000018800000000D03FFC3FFFFFC003000330000000000000000000000000000000018800000007A03FE03FFFEF900380021C000000000000000000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init2 = 2048'h0000000000C0C0000001A803E000FFFE1800180000E0000000000000000000000000000000008000000C5003C003FFFE00001E000070000000000000000000000000000001800000000220030007FFFE00001E000030000000000000000000000000000000C000000001C0000087FFFEC0001E0000180000000000000000000000000000000000000003C00000FFFFFEC000DE00000C0000000000000000000000000000000080000002808000FFFFFE00004F00000600000000000000000000000000000000000000050000001FFFFE00001F800002000000000000000000000000000000000000003A0000000FFFFF80007FE0000900000000000000000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init1 = 2048'h0000000000000000005400000707FFFF0007F5F0000D800000000000000000000000000000000000003C0000077FFFFF01FF807F000C80000000000000000000000000000000000000380000077FFFF83F880007E00000000000000000000000000000000000000000500000037FFFE0FC001800780040000000000000000000000000000000000000E00000007FFF83C0007BF00F0020000000000000000000000000000000000000C00000007FFF0F80007FFF01C010000000000000000000000000000000000001C00000017FFC0F0007FFFFE0601000000000000000000000000000000000000280000C01FFF80E8003DFFFF01110000000000000000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init0 = 2048'h00000000000000000700000001FFC01F803FFFFEC01DE800000000000000000000000000000000000600000003FFE03E007FF7FFC00CEC00000000000000000000000000000000000A00000003FFE07C03FFF7EFF80E7400000000000000000000000000000000001C00000007FF80F83FFFF7AFFC0E3200000000000000000000000000000000001400000007FF03F83FFF07AFFF860200420000000000000000000000000000005800000007FF03F07FFE02ABCFC30100000000000000000000000000000000002800000007FE07E07FFA8623FFC3348000000000000000000000000000000000380000000FFE07C03FFB0623CFE1BC800000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode570w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [5]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 5;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 5;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init3 = 2048'h90BFE7FFFE0000120000009FE0000083F0071FF8FFC013FF073FFFFFF8FFFEFF03BEE7FFFE0001100000009BE0000001E0018FF9F3FFF3FF0705FFFFFAFFFFFF07BE7FFBBC00012000000011E003FE9C1E00C3F3F80FE3FF0605FECFF7FFF7FF07FE3FFBFC00002000000113E007FE700200C3F7F07883FE0407FEC6E7FFF3FF87FE07FFF80000200000038FC007F8FFC18043E7C00803FE0001FEFEEFFFFDE487FE03FFF000002000000307C3C7F00038C063EFF1FC03FE00017EFEEFFFBCC087FE03FFF800003000000307C3E1E03F9FE067CF3D0C07FF80017EFEEFFFBDC406F003F83C0000320000026787F800066FF127DF3C4007DF81007E7EEFF9BD8E;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init2 = 2048'h87F803E030000020000014EF878F000059F927DE1CD003FFF10078FFEFF4FF0C87F803E000000020000015078701F3005E3827D2000877FFE300183EEFF7FE0F879800C0000000200000070787001FFFBF1E27C3E1078BFFE300103CEFF7FF0F83DC000000000020000007078F000E007F0FE7C064611BFFF30007B0E3FFF38C83BC0000000000200000030787000F007C0FE7C001E18BFFF0010FC0325FF9C08B3F0000300000000000010787000FE0001FE7E070000BFFF50137C0041F9E401E3F00007000004000002003870003E0001FE7E07C001BFFF101E7E0001F9C001EFF04000000014000002007870781F0001FE7E03F8003FFF001E7F8001FF000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init1 = 2048'h1E7C00000001F04000002803C782E408000FE7FF0E0387FFF04077FC181FF1E03FF80000F0007F0000000003E380FFF00987E7CF80FF87FFF062179E3E1E60603FE00000F0007F8000000003E380FFFFFFC7E7FFFBFFC71FF1A8171F261C00003E00001FF000008300002001C3C07FFFFFC387FFFFFFC79FF0B8171F660800007F00000FF800008300000081E3C03FFCFFC007FBFFFFE3DFF05C171FC20000007E0000003000008600000001E3E03FF8FFC003FFFFFFE3FFE04C178EC0000000700000000000008600000101F1E03FFBFFC003FFFFFE8BEFE00C070400000000700000000000008600000001F0E01FFBFFC003FFFFFE8B27E01C030000000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init0 = 2048'hF80000000000008400160021F0F81FFFFFC003FFFFFA0ACF600C038000000000F80000000000008400362020F0F81FFFFF8003FFFFFA0AFFE018030000000000FC0000000000008180207830F8FC0FFFFFC007FFFFFE1AFFF018030000000000F0053FFFFFFFFF9880226333F87E0FFFFFC007FFFFFE17FFF110030000000000FFFFFFFFFFFFFF800022E303F83E07FFFFC103FFFFFF17FFF81001000000000021BFFFFFFFE3F80001236001F83F07FFFFC003FFFFFF15FFFE180000000000001FBFFFFFFFE0010000100001F83F07FFFF8003FFFFFF34FFFE1800040000000001FFFFFFFFC0092000100001FC1F83FFF70003FFFFFE34FFFF98000000000000;
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode581w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [5]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 5;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 5;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init3 = 2048'h0000000000000000180000001FFC0FC0FFFF0020E7E19EC000000000000000000000000000000000600000001FFC0FC0FFFE0107E7F1DF4000000000000000000000000000000000200000001FF80F80FFFA030EE7F1DFA000000060000000000000000000000000800000009FF81F81FFFAC73C7FF0DFE006000060070000000000300000000000C00000033FF01F83FFFFF3FC3FF0CFD0060000600000000000003000000000014000000F3FF01F83FFFBF3EECFF0EFC806000C700800000000000000000000018000001FFFE01F81FFFBCFEEFFF0EFC806000838000C000C00000000000000030000000FFFC01F007FFF0FE6FFF067C40000003880001F8E;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init2 = 2048'h000003000000820000000001FF803F007FFF4FFFFFF04FDE008808600C1C0FFE000000000000030100000001FF807F003FFF4FFFFFF0CFDE07E8002000073FFF800000000C00018700000000FF00FF003FFFCFFFFFF0EFDF07E800000003FFEF000000000E094FA400000000FF01FE001FFFFFFFFFE0E7CF1EE000200002FFDF0000000007894FFC00000000FE03FE000FFFFFFFFFF067EF9DE801300000FFFF0000000003800FFE00000000F803FC000FFFFFFFFFF067F7CFE8017000067FFF000002003B7C0FFA00000000F03FFC000FFFFFFFFFF067F1E1E8007C0006FFFF000002003D7E3DF800000000F07FF1000FFFFFFFFFF077FD61F9807EC007FFFF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init1 = 2048'h800002009FFFDF7400000000F07FC0001FFFFFFFFFF8F7FCE7FA801E000F9FFF800003007FFFFFF400000060F0FFC0001FFFFFFFFFF87BFEF3FA883EC007BFE0800303007FFFFBF400000160F0FE00003FFFFFBFFFE03BFE7BFFCC7F003FFFC0800201007FFFFBF000000041F1FC0000FFFFFFBFFFF833FF7BFFDC7F007FFFC080020000FFFFF1F000000001F1F00000FFFFFFBFFFF81BFF7DFFFE7F803FFF80800700C0FFFFF0F800000001F1F00011FFFFFFFFFF801BFF3DFFFFFFC13FBE00800780F07FCEC0F800000001F1F0003FFFFFFFFFFFFC1BFFBDFFFFFF0FFFBC00F90780F87F8F406800000003F1F0003FFFFFFFFFFFF83BFFBCFFFFFFEEFFB800;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init0 = 2048'h030F88FFFFEFC3A800000003F1F80007FFFFFFFFFFFE3BFFD8FFFFFFFFE6F800010FCC7FFFFEC22800000007F1FE000000FFFFFFFFFE1AFFBCFFFFFFFFF6F000E00FEC7FFFFF800800000007F1FF0000001FFFFFFFFC1BFFBEFFFFFFFFF0330C600FEE7FFFFE000000000007F0FF80000003FFFFFFD81BFFBEFFFFFFFFF033DC000FEEFFFFFC005000000003F07FC00001C0FFFFF0981BFFBEFFFFFFFFF001FC018FEFFFFFFE005000000003F03FFE001FF07FFF80081BFFBFFFFF7FFF81E1FE01CFEFFFFFFC005000000003E01FFFFFFFFC7FFE000013FFAF7FFFFFFE07FFFF009FEFFFFF1C001080000003E000FFFFFEDF3FFE7E0013FF073FFFFFFC0FFFFF;
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N16
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~22 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ) # 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  & 
// ((!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~22 .lut_mask = 16'hF0CA;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N30
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~23 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~23_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout  & 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 )) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout  & 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ))))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout 
// ))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~23 .lut_mask = 16'hDDA0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode548w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [5]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 5;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 5;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init3 = 2048'h0000000001807F800000150C0FE200FFFF8000301EF27E3BFFF00000000000000000000007E07F80000010000FE700FFFF8007F838F2FE3BFDF000000000000F0000060004007F88000010000FFF003FFF80FFF83397FFC3FD60000000000000000006000400FF08000810800FEF801FFF81FFF837BFFFCFF5E6000000000000000000000000FF10000015834FFFE00FFF81FFF84FBFFFFFF0000000000008070000008000007F300000110367FFF007FF01FFF8DEBBFFFFF40FFE0000180000000000600000FF200009110467FFF801FF00FFF13E93FFFFFC2AEC00000031000000007F0002FF000001110C67FE0E007F607FF37F9BFFFBF4AFC00000000400;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init2 = 2048'h0000000C0003FF010003800CC3FC3F001F803FC6FFB3FFFFF8800000000000070000000E0000FF0000028008C7FFFF800FE00F4DFFF3FFFFF8C0000000010106000008000000FE0480130000FFFFFF8003F80019FF93FFFFFEC0000007803800000000000000FC1C00380000FFFFF81800FF0033FE9BFFFFFCC0000001007104010000000000DC08001800007FFFF818E03FF0E7FE99FEFFFC1F8E000000000F000000000006DD0800180000FFFFFF81E007FF8EF490FE7FFC9F8C4000011C1E000000000000DD0800490708FFFFFF8300000C3EE080EF7FFEBFFEE0C000071C000000001830DD080009C418FFFFFF03000000FFC00267EFFFBFFF000000000C;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = 2048'h1C0000005820CD080002413FFFFFFFFF000143FFC300C1FFFFBFFFE00000230C020300001801CC080002403FFFFFFFFF3FAD7FFFC00001BFFFBFFE00000000FD822100001807C1080004007FFFFFFFFFFFEDFFFD800061BFFE7FFC0000100671840000000817C6000004007FFFFFFFFFFFFFFFFC9000FFFEFE7FFE0003920001100000000BEFC000000000FFFFFFFFFFFFFFFDFC1004FF3EFEFFFFFF5430000101000000BDAF8000000000FFFFFFFFFFFFFFDDEC100EFFBCFEFFFFFFF43080000000000000BF8214000010FFEFFFFFFFFFEC1FEC300C7FFCFAFFFFFFFCFE8000B000000000FF3054C40833FEC7FFFFFFFF841FECF0FC3FBFFAFFFFFFFF98F080;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = 2048'h06000000008FA030000001FE009DFFFFFC001FFDF1BF3FFFFC3FFFFFF0000000000000000083E010000001FE000FFFFFE001DFFFF1FF3FFFFCEFFFFFF8000000000000000083E010000103FC000003FFC007FFFFF1F77FFFF87FDFFFFD080000000000000103E0100301FBF8000003FC001FFFFFFCFEFFFFF33FFFFFFFFC0000000000000033E0100201FFF80000001C003FFFFFFC3FFFFFE3CFFFFFFFFF0000000080000039A01E00018FF800000008017FDFFFFC07FFFFE0FFFFFFFFFFFF0000008000003B801600018FF00200000007FFDFFFFC17FFFFE0FFFF3FE07FFFFE001C07FC003F00000001DFF0060000000FFBDFFEFE3BFFFFC3FFFFFFF3FEFC06;
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode519w [3]),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [5]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = 2048'h32507FF842CF791EF8FC00C01FFEFFFFFFC7FF7FFE19FFFE2A3FE7E78FFF00DC7FF1FFF84FC3FD1FF0FD00C01FFFFFFFFFC1FFFFFE19FFFF2BFFE7EF8FFF00FD0DE0FBF3CFEBFE1FF1FC0580BFFF9FFFF801E3FFFF19FF7F2A7FCFFF87FF007D0CE05BE3CFFBFE0FF1CC0580FFFF189FF801C19FFF0CCFFB207FCFBF87FF007CFFE21FE7DFFFFF0FF0EC03803FFFFFFFFFC0003FFFCC07FFF03FCFFC87FF007EFFC07FC7DFFDF70FF0F813811FFF63FFFFC000FFFFC60FFF733FCFFC0FDF006CFF807F8FDFFCE60BF8F823C03FFF003FFB02001FFFC60FFE603FCBFC0F83002CEFC87F9BFFFEEE1FE1FE63C03FFF63C3FB7C000FFFE70FFE40BFCBF41F00042C;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = 2048'h0000FF0FFFFE3C57E0FC77E03FFF6097FCFF403FFFE79EFF04FFD878660100004003FFFFFFFEF817E0FC73E13FFF6497FCF80006FFE38EFFE00FD87C60800C197803FF7FFD1FDC07E87C79E13FFF0611FDFF00048FF186FFF00FD87C01800419F883FE7FE803DC47E07EF8E0FFFF8011FF7F80000FF182FFF067DF6C01E00039F819CCF8000FFC47E17EF0E0FFFF8011E11F82003FF1B0BFF803DEE400F000301C07C8FF0003F801EB7E70E07FFFC013E00000003FF9B11F7C00F84C003000241D0F9FFFFC70FFC1E1F870607FFFD013F0F000001BF8901FFC807E0C0000827F781F09FFFF083FF1E1302060FFDFF801FF2000049BF8101BFE803F3C00800339;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = 2048'hC03B007FF00107F171180020FFFFE003AB8000009FF85607FF800F38000001FF0072007FFF0003FBF19800E07FFFF001ABE0000003FC5701FBC00338000001FF00C001FE1FF0C03FF09801E07FFFF000E8F0000003FE7701F3E003FC000001FF079007013E03F00FF31C00603FFF8000F86000003FFE7FE1F36083FC00000FFF3E103C001FF03E03FF1F00607FFF8000E0000000797F7FF0F946417C000007FF3903FF0007FFC0007FFF0060FFFFC0824000000030FF9FF0FCC6017C000067FF3907FFFF00FFFF801FDE00607FFFC00140000000009FCF787E83017C000067FFC01FC7FFC0C7DFFC030E00F0FFF60000400000800207E1FC7E83C80C00003DFF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = 2048'h813E5F0000D83FF701EF81F0FEFC0880002000000307D1FC3CFFEF1F00000CFF8106FE0FFFFFEFFC600380E07FFEC9000000000030FFF0363EFFE13700009CFF8103FF80F0FFF8FFFC3180707FFEC00000000006410770B61FFFF9F78000FDFF010357F01F0707B37F1880107FF900000000000609BFFFDF1FFF7DC6C0007BFF030014FE838403FF76C00018DFF8000000000000081E79C71E7FFF86E0007BFF0F00047FF83F00783CE003389FF80000000000000004FBC39FFFEF80700CFFFF1F0014FFFF1FE01E0000007C1FF8000000000001813E18C18F7FFFE0300FFFFF1C005FFFFFE07812800183CC7FC00000000000001002DD71CF1FFFF138CFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N22
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~20 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ) # 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~20 .lut_mask = 16'hADA8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode537w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [5]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 5;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 5;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = 2048'h007F07FF007E000C0000CFF03FC000003FE05FFEFF9DDDFFC003BEFFE3FECEC4003E33FE803E000E00007FE07FE000007FC09FFFFFFDDDFFC07FFFFFE3FEFFE6C07FB1FF003E000C00307FE07FFC000FFF80BFFFFDFFDDFFC2CF9FFFF77EFFF6FF7F801E807C010E00003FA07FFF3C1FFF00BFFFFC9FDFDF401FFFFF67FFDF607F038000037C01FF00007F03FFFFFFFFF800BFFFFCFFDFFFE01F92FFE7F89C00FF03600003F801FF0001FF87FFFFFFFFF001BFFEFFFFDCFFE00FBFF0C1FF9104FFC10800FFF0013F3007FF8FFFFFFFFF8001BFFEFFFF9CFF209C02FFE77C80DC7FC00FFFFFF0003F3A07FF9FFFFFFFFFE0012FFFFFFF9CCFE0C7BFCE67F88000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = 2048'h0EF07FFFFFE0007FBDDFFF1FF19FFFF900031FFFFFA59CFFE0DFEDFBF7E2220800F07FFFFFE0007F3FDFFF3FF11FFFF8000307FFFFFD8DFFE0C67DC0F7EE2008F870FFFFF80000773FDFFE3FC101FFF80003C3FFFFFD857FA0061F80C7CEA428FC00FEFFF8400077FFDFFC3F800003080003F1FFFFFC20FFB7818F40019C0408FE70FFF3FCE000F7FFFFFC1F800000000003F07FFFAC62FF9FC7A84040780518FE707CBBF6C00077FFFFFC3F800000000003FC3FFFACE3FF9C8F836403FC053AFEF07D9FFE00087FFFFFFC7F0000000000009F0FFFECC37FBCFF837007F40014FFF9FFDFFE0C607FFFFFF8FF00000000000007CEFFFEC27FFFBFA1FC0FF06004;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = 2048'hFFFFFFFFFC8C287FFFFFF87C00000000001003E0FFFEF1F99EFFA7BCFFF00000FFFFFFFFFC0C287FF7FFF86000600000011000F8FFFF739F9DFFA7FFFF703000E17FFFFFFE0CE03FF7FFF0C000EE000001B0F07C7FFFF39F3DFFE7B3F8F0300000007FFFFC0CA03FE7FFE1E000E7F81001F3F03F1FFFF1F737FFE787FBF0000007C01FFFF83C1CFFE1FF81C001FFFE0003F7F01FCFFFF1F767FFEFBEFFF00000F7E007F8F83C7CFFE1FF838171FFFF801FFFFC1FC3FFF9F667FFEFFFFFF00000FFFF0038783CDCFBE1FF83817FFFFFFF9FFFFE0FF1FFFF4C66FFCFFFFFF00000FFFFE0C9780CDDF9C1FFB3013FFFFFFFFFFFFF01D8FFFF0D62FFCFFFFFF00040;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = 2048'h07FFC00FCE087F79E1FF23808FFFFFFFFFFFEF80063FFF9F63FF8FFFFFF8008001DDF40FC60877FDE1FFF8C0C7FFFFFFFFFFFCF0031FFF9F63FF87FFFFFC0001004DC00FC72EF7F8E0FF93407FFFFFFFFFFFFFF8039FFF9D60FFC7FFCFFC0001000F031FC66EF7FCE0FFDB603FFFFFFFFFFFFFFEC3C7FFFFE0FFE7FF8FFC0001000E03FF066EF7BFE23FF9E0FFFFFFFFFFFF7FFF00C7FFFF60FFE7FF2FFE8221001200FF04EF75BFE01F61E03FFFFFFFFFFFFBFFE063FFFF60BBE7FF27FE9A3CF0101FFF06FF74BEF09F69E03FFFFFFFFFF0FFFFF033FFF0E0BFE7FF87FE181C00101FFEE7AF743FE0F301C03FFFEFFFFFFFFFFFF81BFF70E0BFEFF787FF00B1;
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode559w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode559w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [5]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 5;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 5;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init3 = 2048'hFFC7FFFFFE0003000002A807FC1F003FFF8603FC7FFE2CFFFFE9000100008000FFFF0C20000D7F000003EF067C1F803FFF8F03FC7FFE2DFFFFED000000000000FFF0000001FF7E400003C4067C07C03FFF8C03FC7FFC6DFFFFFDE00000000000FF0000000041FE600000D4047C07E03FFF9803FE3FF86C3FFFFF660000000000FC000000007FFE6000055400FC07E01FFF9803FC3FF0EC1FFFFF640000000000E000000007FFFE60000501E0FC03F01FFFBFE1FC3FF0CC1FFFFF780000800000C000000007787F40200500E3FE03F007FFBFF8F81FE1D89FFFFF060000800004C000000000FD7FC400252263FE03F803FF418CF90301DB9FFFFF800000000004;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init2 = 2048'hC00000013339FFC022070001FF01FC03FFC00717300399CFFFFF600000000000C0000001731DFB8422802010FF01FC01FF40E38EF003B0CFFFFF7800000000004001001B71FFFB8422813010FF00FF007F47F0F9F80732CFFFFB0000000000006001003B71BFFB8402011000FF00FF001F206077F80736FC7FFF860E00000000000303CF333FFB8C00001000FF01FF000030002FF80F36FC7FFFFC0000000080000332847FF9FB8C00001818FF03FF000038005FF01E3EF17FFCC0000000008000000000F301FF8800000201FE01FF00001E00BFF03E7F81FFFC8300000000800000000000047B8800602283FE01FE00000F81BFE0FE7F9FFFFD601000000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init1 = 2048'h0000400160304B800049C203FF00FE80FC8FFF3FC07E6FFFBFFF000000000000000070001033FFD000418200FF00FE00FFDFFE3F807E6FFFFF7C0000000000000000301800F07ED000600200FF00FE00FFFFF03F011EDFFFFFF1F000000000000033B008C01E7E8800000281FF00FE0039FFF800701EDFFFFFF030100000000000020100000F7B88000000813F007E00101FFC07F81EDEFFFFF93010000000000000000000107B880000B0007F007E0008000F7F380CFEFFFFFFF8000000000000008001801333880040F000FF007F00060007FFF01DBEFFFFF008C000000000000000000010738A0041F083FF80FF0001E17F070019BFFFFFEE004081000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = 2048'h000000010000778800C020667FC07F0000FFC0FF801BBFFFFFE60C800C000000000001C000807F880000FE267FC03F0000FF01FFC013BF9FFF700000000080000000000801C0FE8800039C06FFC01FC0007F008FC0363F9FFF70001020000000000000000000FE8A00019807FFC01FE001FFE007C0641F8FFDF00012000018C0000000000001FE8A00011900FFE00FE01FFFFF83C0CC1F9FFFB00000003FC000000080000000FF8A000101007FE007F83FFFFFC10399579FFF300000000080000000000002C0FF8A000003007FE003FF7FFFFF010739571FFFB00000008100380080000000007FA8000087017FE003FFFFFFFC100E36571FFFB000000019C010;
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N0
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~21 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~21_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout  & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 )) # 
// (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout  & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 )))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~21 .lut_mask = 16'hEA62;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N24
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~23_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~21_combout ),
	.datac(gnd),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5 .lut_mask = 16'hAACC;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode592w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [6]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 6;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 6;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init3 = 2048'h0000013F00911F800000097F000000000003FE0F8200000000000000000001000000000003919FC40003CFFC000000000003FC07C00000000000000000000080000000000391DFCE000747F8000000000003FE01E00000000000000000000080000000000310C00000000FE0000000000013FF00760000000000000000000000000000000010800000001FC00000000001FFFFF83E0000000000000000000000000000000018800000001F000000000001FFFFFE0F0000000000000000000000000000000018800000000E000000000003FFFFFFCF0000000000000000000000000000000018800000007C000000000106FFFFFFDFC000000000000000000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init2 = 2048'h0000000000C0C0000001B00000000001E7FFFFFFFFE0000000000000000000000000000000008000000C600000000001FFFFFFFFFFF00000000000000000000000000000018000000002400000000001FFFFFFFFFFF0000000000000000000000000000000C0000000018000000000013FFFFFFFFFF800000000000000000000000000000000000000030000000000013FFFFFFFFFFC0000000000000000000000000000000080000003000000000001FFFFFFFFFFFE0000000000000000000000000000000000000006000000000001FFFFFFFFFFFE000000000000000000000000000000000000003C0000000000007FFFFFFFFFF700000000000000000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init1 = 2048'h00000000000000000058000000000000FFFFF5FFFFF38000000000000000000000000000000000000030000000000000FFFF807FFFF38000000000000000000000000000000000000020000000000007FF880007FFFF800000000000000000000000000000000000006000000000001FFC0000007FFFC0000000000000000000000000000000000000C000000000007FC00000000FFFE0000000000000000000000000000000000000800000000000FF8000000001FFF0000000000000000000000000000000000001000000000003FF00000000007FF0000000000000000000000000000000000003000000000007FE80000000001EF0000000000000000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init0 = 2048'h00000000000000000600000000003FFF80000000001E1800000000000000000000000000000000000400000000001FFE00000800000F1C00000000000000000000000000000000000C00000000001FFC00000810000F8C00000000000000000000000000000000001800000000007FF800000850000FCE0000000000000000000000000000000000180000000000FFF80000F8500007FE0000000000000000000000000000000000500000000000FFF00001FD543003FF0000000000000000000000000000000000300000000001FFE0000579DC0003CB8000000000000000000000000000000000200000000001FFC00004F9DC3001C3800000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode508w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode603w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode603w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [6]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 6;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 6;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE37FFFFFFF7FFFFFFFCC1FFFFFFFFFFE001CDFF8FFFFFFFFFFFFFFFFFFFFFEFC03;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init2 = 2048'hE7FFFFFFFFFFFFFF707FFFFFFFFFFE00009FFCFFFFFF7FFFFFFFFFFFFFFFFE6087FFFFFFFFFFFFFF603FFFFFFFFFFE001F8FFEFFFFFFFFFFFFFFFFFFFFFFFE021FFFFFFFF7FFFFFF601FFFFFFFFFFC000F077FFFFFFFEFFFFFFFFFFFFFFFFC013FFFFFFFF7FFFFF3C00FFFFFFFF130000703FFFFFFFFC7FFFFFFFFFFFFFFFF813FFFFFFFE6FFFDF08007FFFFFFF1F0000F83FFFFFFFFC7FFFFFFFFFFFFFF03811EFFFFFFEEFFFDF08007FFFFFFF120019FCFFFFFFFFFE3FFFFFFFEFFFFFF000F1EFBEFFFFEFFFFF388007FFFFFF00081BFFFFFFFFFFFE07FFFFFFEFFE0E0400F3FF1E6FFF3FFCFE398003FFFFFF070811FFC7FC7FDFFC73FFFFF33F3F840006F;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init1 = 2048'h00FC77FFF97FEFF3F8000FFFFF1C0C131FFFFFEFFFFFD901FFFFFFFFC72287F031FC77FFE4FFE763C0000FFFFFF80C001FE01FF7FFFE9901FEFE3DFF8080061339ECEFFFE67FE7600000007FFFFC00000F8003E3FFFC1900FEFC3F700000003939EDFF3FFFFFE7600001003FFF3F00100F0001837DF83800FEF47F78000231781C61FFFEFFFEFFE00000003FFF3F0008310000014CF818000FE0800E0002337C0CE1FFFFDF7EFFF0000003FFFFFC0000700000000DC00C000EE0000E0000033F03E1FFFFFF1FFFF001003FFFFFE0010EFC0000000D800E000E6000002030010303CFFBFF07EEDFE003807FFEFE07FFFFFFF8081C01080E000E06000160F60000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init0 = 2048'h0380DFDE07FFFFE0E16039FFFF1FFFFFFFF08300030000380803C00008F000013880CFFC07FFFFE00000FBFFFEFFFFF4BFFE0010038000380807C00009C881033880667003FCDF6000007B7F7FFFF000001FF000018000003807C000000C850300C0663800FE0E600000137F7FFE00000001FE00018080001E03000000000C0100C0081C00FFFF600000073FFFE0000000001F00010000000FE0000000002C0000E0801C1FFFFB600000073F7E000000000003E000000000030200000000A50000E0000E1FFFF8000000077FF80000000000187900000000000200000000250000006603079E9E00000006FFC00000000001FC1F000000000000000000002400;
// synopsys translate_on

// Location: FF_X65_Y35_N25
dffeas \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|REGISTER_AR|OUT [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N12
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[1]~feeder (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[1]~feeder_combout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N13
dffeas \ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[1] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N10
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout  = \Processor|REGISTER_AR|OUT [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|REGISTER_AR|OUT [13]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N11
dffeas \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N22
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0]~feeder (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0]~feeder_combout  = \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N23
dffeas \ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode570w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [6]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 6;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 6;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init3 = 2048'h00BFE7FFFFFFFFE0000000001FFFFFFFFFFF0000FFC01C00FF00000000FFFEFF03BFE7FFFFFFFEE0000000001FFFFFFFFFFF8001FFFFFC00FF00000002FFFFFF07BFFFFFFFFFFEC0000000001FFC017C1FFFC003FFFFFC00FF00000007FFFFFF07FFFFFFFFFFFFC0000000001FF801F003FFC007F07FFC01FF00000007FFFFFF07FFFFFFFFFFFFC0000000003FF807FFC1FFC007C00FFC01FF0000000FFFFFFF07FFFFFFFFFFFFC0000000003FF80FFFF8FFE00FFFFFFC01FF0000000FFFFFFF07FFFFFFFFFFFFC0000000003FFE1FC07FFFE00FC2FFF8007F0000000FFFFFFF06FFFFFFFFFFFFC0000000007FFFFFF9EFFFE01FC3FFF8207F0000000FF9FFFF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init2 = 2048'h07FFFFFFFFFFFFC0000000007F8FFFFFC1FFE01FE3DFFC000F0000000FF4FFFF07FFFFFFFFFFFFC0000000007F01FFFFC03FE013FF0FF8001F0000000FF7FFFF07FFFFFFFFFFFFC0000000007F001FFF801FE003FF078C001F0000000FF7FFFF03FFFFFFFFFFFFC0000000007F000E00000FE00064011C000F00078003FFFFFF03FFFFFFFFFFFFC0000000007F000F00000FE00000018C000E010FC003FFFFFF0BFFFFFFFFFFFFC0000000007F000FE0001FE00070000C000B013FC001FFFFFF1FFFFFFFFFFFFF80000000007F0003E0001FE0007C001C000F01FFE001FFFFFF1FFFFFFFFFFFFE80000000007F0001F0001FE0003F8004000F01FFF801FFFFFF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init1 = 2048'h1FFFFFFFFFFE0F80000000003F800008000FE0000E0004000FC1FFFC19FFFFFF3FFFFFFFFFFF8080000000001F8000000007E000000004000FE3FFFE3FFFFFFF3FFFFFFFFFFF8000000000001F8000000007E000000004000FEBFFFF3FFFFFFF3FFFFFFFFFFFFF00000000003FC0000000038000000004000FFBFFFF7FFFFFFF7FFFFFFFFFFFFF00000000001FC0000300000000000004000FFFFFFFFFFFFFFF7FFFFFFFFFFFFF00000000001FE0000700000000000004001FFFFFFFFFFFFFFF7FFFFFFFFFFFFF00000000000FE000040000000000000C001FFFFFFFFFFFFFFF7FFFFFFFFFFFFF00000000000FE000040000000000000C001FEFFFFFFFFFFFFF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init0 = 2048'hFFFFFFFFFFFFFF00000000000FF800000000000000000C001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000FF800000000000000000C001FEFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FC00000000000000001C000FEFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FE000000000000000018000EEFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FE0000000100000000180007EFFFFFFFFFFFFF21BFFFFFFFFFFF000000000007FF0000000000000000180001E7FFFFFFFFFFFF1FBFFFFFFFFFFE000000000007FF0000000000000000380001E7FFFBFFFFFFFF01FFFFFFFFFFF6000000000003FF800000000000000038000067FFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode581w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [6]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 6;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 6;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init3 = 2048'h0000000000000000200000000003FFC00000FFDF1801E1C000000000000000000000000000000000400000000003FFC00001FEF81801E0C000000000000000000000000000000000400000000007FF800005FCF11801E06000000000000000000000000000000000C00000000007FF80000538C38000E0200000000000000000000000000000000080000000000FFF8000000C03C000F0300000000000000000000000000000000180000000000FFF8000040C113000F0380000000000000000000000000000000100000000001FFF80000430110000F0380000000000000000000000000000000300000000003FFF000000F0190000783C0000000000000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init2 = 2048'h000000000000820100000000007FFF000000B0000000703E0000000000000000000000000000030000000000007FFF000000B0000000F03E0000000000000000000000000C0001860000000000FFFF00000030000000F03F0000000000000000000000000E094FA60000000000FFFE00000000000000F83F00000000000000000000000007894FFE0000000001FFFE00000000000000781F80000000000000000000000003800FFC0000000007FFFC00000000000000780FC000000000000000000002003B7C0FFC000000000FFFFC00000000000000780FE000000000000000000002003D7E3FFC000000000FFFF10000000000000078036000000000000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init1 = 2048'h000002009FFFDFF8000000000FFFC000000000000000F803E000000000000000000003007FFFFFF8000000000FFFC0000000000000007C01F000000000000000000303007FFFFFF8000000000FFE00000000004000003C01F800000000000000000201007FFFFFF8000000000FFC00000000004000003C00F80000000000000000020000FFFFFFF8000000000FF000000000004000001C00FC00000000000000000700C0FFFFFFF0000000000FF000000000000000001C00FC00000000000000000780F07FFFFFF0000000000FF000000000000000001C007C00000000000000000780F87FFFFFF0000000000FF000000000000000003C007C00000000000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init0 = 2048'h000F88FFFFFFFFF0000000000FF800000000000000003C003800000000000000000FCC7FFFFFFFF0000000000FFE00000000000000001C007C00000000000000000FEC7FFFFFFFF0000000000FFF00000000000000001C007E0000000000030C000FEE7FFFFFFFF0000000000FFF80000000000000001C007E000000000003DC000FEEFFFFFFFFE0000000000FFFC00001C0000000001C007E000000000001FC018FEFFFFFFFFFE0000000000FFFFE001FF0000000001C007F0000000001E1FE01CFEFFFFFFFFFE0000000001FFFFFFFFFFC000000001C007F0000000007FFFF009FEFFFFFFFFFE0000000001FFFFFFFFFFF00007E001C00FF000000000FFFFF;
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~24 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~24_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])) # 
// (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout 
// ))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~24 .lut_mask = 16'hDC98;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~25 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~25_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~24_combout  & 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~24_combout  & 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout )))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~24_combout 
// ))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~24_combout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~25 .lut_mask = 16'hCFA0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode559w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode559w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [6]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 6;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 6;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init3 = 2048'hFFC7FFFFFFFFFC000000000003FF000000060000000030000016FFFEFFFF7FFFFFFFFFFFFFF280000000000003FF8000000F0000000030000012FFFFFFFFFFFFFFFFFFFFFE0080000000000003FFC000000C00000000700000021FFFFFFFFFFFFFFFFFFFFFBE00000000000003FFE0000018000000007000000099FFFFFFFFFFFFFFFFFFFF8000000000000003FFE000001800000000F00000009BFFFFFFFFFFFFFFFFFFF80000000000000003FFF000003FE0000000F000000087FFFFFFFFFFFFFFFFFFF88780000000000001FFF000003FF8000001E0000000F9FFFFFFFFFFFFFFFFFFFF0280000000000001FFF800007FFC010001E00000007FFFFFFFFFFF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init2 = 2048'hFFFFFFFECCC600000000000000FFFC00007FFF070003E00000009FFFFFFFFFFFFFFFFFFE8CE200000000000000FFFC00007F1F8E0003C000000087FFFFFFFFFFFFFEFFE48E0000000000000000FFFF0000780FF80007C0000004FFFFFFFFFFFFFFFEFFC48E4000000000000000FFFF00003F9FF00007C000000079F1FFFFFFFFFFFCFC30CCC000000000000000FFFF00003FFFE0000FC000000003FFFFFFFFFFFFFCCD7B800600000000000000FFFF00003FFFC0001FC00000033FFFFFFFFFFFFFFFFFFF0CFE00000000000001FFFF00001FFF80003F800000037CFFFFFFFFFFFFFFFFFFFFFB80000000000001FFFE00000FFF8000FF800000029FEFFFFFFFFF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = 2048'hFFFFBFFE9FCFB0000000000000FFFE80FC8FFF00007F80000000FFFFFFFFFFFFFFFF8FFFEFCC00000000000000FFFE00FFDFFE00007F80000003FFFFFFFFFFFFFFFFCFE7FF0F80000000000000FFFE00FFFFF000011F0000000E0FFFFFFFFFFFFFCC4FF73FE180000000000000FFFE003FFFF800701F0000000FCFEFFFFFFFFFFFFDFEFFFFF080000000000000FFFE001FFFFC07F81F00000006CFEFFFFFFFFFFFFFFFFFFFEF80000000000000FFFE000FFFFF7FF80F0000000007FFFFFFFFFFFFFF7FFE7FECC0000000000000FFFF0007FFFFFFF01E0000000FF73FFFFFFFFFFFFFFFFFFFEF800000000000007FFF0001FFFF00001E00000011FFBF7EFFFFFF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = 2048'hFFFFFFFEFFFF800000000000003FFF0000FFC000001C00000019F37FF3FFFFFFFFFFFE3FFF7F800000000000003FFF0000FF0000001C0000008FFFFFFFFF7FFFFFFFFFF7FE3F000000000000003FFFC0007F000000380000008FFFEFDFFFFFFFFFFFFFFFFFFF000000000000003FFFE001FFE00000780000020FFFEDFFFFE73FFFFFFFFFFFFE000000000000001FFFE01FFFFF8000F00000004FFFFFFFC03FFFFFFFFFFFFFFF000000000000001FFFF83FFFFFC003E0000000CFFFFFFFFF7FFFFFFFFFFFFD3F000000000000001FFFFF7FFFFF0007C00000004FFFFFFF7EFFC7FF7FFFFFFFFF800000000000001FFFFFFFFFFC000FC00000004FFFFFFFE63FEF;
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode537w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [6]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 6;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 6;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = 2048'hFFFFFFFFFF8000000000000FFFFFFFFFFFE06000000000003FFFFFFFFFFFFFFFFFFFFFFFFFC000000000001FFFFFFFFFFFC0E000000000003FFFFFFFFFFFFFFFFFFFFFFFFFC000000000001FFFFFFFFFFF80C000000000003FFFFFFFFFFFFFFFFFFFFFFFFF8000000000005FFFFFFFFFFF00C000000000003FFFFFFFFFFFFFFF7FFFFFFFFC800000000000FFFFFFFFFFF800C000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000007FFFFFFFFFF001C000000000001FFFFFFFFFFFFFFFFFFFF7FF000000000000007FFFFFFFFF8001C000000000001F7FFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFE001D000000000001F3FFFFFFFFFFFFF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = 2048'hFFFF800000000000000000FFF19FFFF90003E000000000001F3FFFFFFFFDDDF7FFFF800000000000000000FFF11FFFF80003F800000000001F3FFFFFFFF1DFF707FF000000000008000001FFC101FFF80003FC00000000001FFFFFFFFFF15BF703FF010000000008000003FF800003080003FE0000000000087E7FBFFFE3FBF7018F000C00000008000003FF800000000003FF800000000000385FBFFF87FAE7018F834400000008000003FF800000000003FFC00000000003707C9FFC03FAC7010F826000000000000003FF0000000000009FF00000000003007C8FF80BFFEB0006002000000000000007FF00000000000007F10000000000405E03F00FFFFB;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = 2048'h0000000000000000000007FC00000000000003FF0000000001005843000FFFFF0000000000000000080007E000000000000000FF0000000002005800000FFFFF1E8000000000000008000FC0000000000000007F800000000200184C070FFFFFFFFF80000000000018001FE0000000000000003FE000000000001878040FFFFFFFFFE000000000001E007FC0000000000000001FF000000000001041000FFFFFFFFFF807000000001E007F80000000000000001FFC00000000001000000FFFFFFFFFFFC7800000041E007F80000000000000000FFE00000000003000000FFFFFFFFFFFFE800000063E004F000000000000000001DF00000000003000000FFFFF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = 2048'h07FFFFF0000000061E00DF80000000000000000007C00000000070000007FFFF01DDFFF0000000021E0007C0000000000000000003E00000000078000003FFFE004DFFF0000000071F006FC0000000000000000003E00000000038003003FFFE000FFCE0000000031F0027E0000000000000000003F80000000018007003FFFE000FFC00000000001FC007E0000000000000800000F8000000001800D0017FFE001FFF00000000001FE09FE00000000000000400007C000000001800D8017FFFF01FE000000000010F6097E000000000000F0000003C0000000018007801FFFF001FE000000000001F0CFFC00000100000000000001C0000000010007800FFFF;
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode519w [3]),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [6]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = 2048'h325F8000000000010703FFC00001000000380080001E0000000018007000FFFF7FFE0000000000000F02FFC000000000003E0000001E0000000018007000FFFF0DFF0400000000000E03FB800000600007FE1C00001E0000000030007800FFFF0CFFA400000000000E33FB800000E76007FE3E60000F3000000030007800FFFFFFFDE000000000000F13FF8000000000003FFFC0000FF800000030037800FFFFFFFF8000000000000F07EF8000009C00003FFF000007F00000003003F020FFFFFFFF8000000000000707DFC00000FFC004FDFFE00007F00000003403F07CFFFFFFFF8000000000001E019FC000009C3C0483FFF00007F0000000340BE0FFFBFF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = 2048'hFFFF0000000000001F038FE000009F680300BFC00007E1000000278799FEFFFFFFFC0000000000001F038FE000009B680307FFF90003F100000027839F7FF3FFFFFC000002E00000178387E00000F9EE0200FFFB7001F90000002783FE7FFBFFFF7C000017FC00001F8107E000007FEE00807FFFF001FD0000002093FE1FFFFFFFFE0007FFF000001E810FE000007FEE1EE07DFFC001FF400000211BFF0FFFFFFFF80000FFFC000014818FE000003FEC1FFFFFFFC001FEE0000007B3FFCFFFFFFEF0000003FF00001E078FE000002FEC0F0FFFFFE400FFE0000001F3FFFF7FFF7FE0000000FFC0001ECFDFE0002007FE00DFFFFB64007FE4000000C3FF7FFFFF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = 2048'hFFC000000FFFF8000EE7FFE000001FFC547FFFFF60007FF8000000C7FFFFFFFFFF80000000FFFC000E67FFE000000FFE541FFFFFFC007FFE000000C7FFFFFFFFFF000001E00F3FC00F67FFE000000FFF170FFFFFFC007FFE00000003FFFFFFFFF80000FFFFFC0FF00CE3FFE000007FFF079FFFFFC0007FFE00000003FFFFFFFFC00003FFFFFFC1FC00E0FFE000007FFF1FFFFFFF86807FFF00000003FFFFFFFFC00000FFFFFFFFFF8000FFE000003F7DBFFFFFFFCF001FFF00000003FFFFFFFFC0000000FFFFFFFFE021FFE000003FFEBFFFFFFFFF600F7F80000003FFFFFFFF000000003FFFFFFFFCF1FFF00009FFFFBFFFFF7FFDF801FF80000003FFFFFFFF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = 2048'h000000FFFFFFFFF7FE107FF00103F77FFFDFFFFFFCF801FFC0000000FFFFFFFF000001FFFFFFFFFC7FFC7FE0000136FFFFFFFFFFCF000037C0000000FFFFFFFF0000007FF0FFFFFFFFCE7FF000013FFFFFFFFFF9BEF88037E00000007FFFFFFF0000000FFF0707FFFFE77FF00006FFFFFFFFFFF9F640001FE00000003FFFFFFF000000017F8403FFFFFFFFF80007FFFFFFFFFFFFF7E18007E00000001FFFFFFF0000000007FF007FFFFFFFF80007FFFFFFFFFFFFFFFB0003E00000000FFFFFFF0000000000FFE01FFFFFFFFC0007FFFFFFFFFFFE7EC1E001F00000000FFFFFFF00000000001FF803FFFFFFCC003FFFFFFFFFFFFFEFFD2001F000000007FFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode548w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [6]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 6;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 6;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init3 = 2048'hFFFFFFFFFE7F800000000000001DFFFFFF8000001F000000000FFFFFFFFFFFFFFFFFFFFFF81F8000000000000018FFFFFF8000003F000000020FFFFFFFFFFFF0FFFFFFFFFBFF8000000000000000FFFFFF8000003C000000029FFFFFFFFFFFFFFFFFFFFFFBFF00000000000000107FFFFF800000380000000A1FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFF800000700000000FFFFFFFFFFFF7F8FFFFFFFFFFFF80000000000000000FFFFF000000E00000000BFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFF000001C000000003DFFFFFFFFFCEFFFFFFFFFFFFFD0000000000000001F1FFFF600003800000000B5FFFFFFFFFFBFF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init2 = 2048'hFFFFFFFFFFFC0000000000000003C0FFFF80000700000000077FFFFFFFFFFFF8FFFFFFFFFFFF0000000000000000007FFFE0000E00000000073FFFFFFFFEFEF9FFFFFFFFFFFF0000000000000000007FFFF8001E00000000013FFFFFF87FC7FFFFFFFFFFFFFF000000000000000007E7FFFF003C00000000033FFFFFFEFF8EFBFFFFFFFFFFFF000000000000000007E71FFFF0F80000000003FFFFFFFFFFFFF0FFFFFFFFFFF90000000000000000007E1FFFFFF000000000037FFFFFFFFEE3E1FFFFFFFFFFFF0000000000000000007CFFFFFFC000000000017FFFFFFFFFF8E3FFFFFFFFE7CF000000000000000000FCFFFFFF0000000000007FFFFFFFFFFFF3;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = 2048'hE3FFFFFFA7DF00000000000000000000FFFEBC0000000000007FFFFFFFFFDCF3FDFCFFFFE7FE00000000000000000000C052800000000000007FFFFFFFFFFF027DDEFFFFE7F800000000000000000000001200000000000001FFFFFFFFFFF98E7BFFFFFFF7E800000000000000000000000000000000000001FFFFFFFC7DFFFEEFFFFFFFF41000000000000000000000000000000000000001FFFFFFFFFFFFFEFEFFFFFF425000000000000000000000000020000000000001FFFFFFFFFFFFFFFFFFFFFFFF40000000000000100000000013E0000000000005FFFFFFFFFFFFFF4FFFFFFFFF0000000000000138000000007BE0000000000005FFFFFFFFFFFFFF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = 2048'hF9FFFFFFFF70000000000001FF62000003FFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFF7C000000000001FFF000001FFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFF7C000000000003FFFFFC003FFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFEFC000000000007FFFFFC03FFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFCC000000000007FFFFFFE3FFFFE000000000001FFFFFFFFFFFFFFFFFFF7FFFFFC6000000000007FFFFFFF7FFFFE000000000001FFFFFFFFFFFFFFFFFFF7FFFFFC400000000000FFFFFFFFFFFFFE000000000001FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000FFFFFFFFFFFFBE000000000003FFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~26 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~26_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ) # 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout 
//  & ((!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~26 .lut_mask = 16'hAAE4;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~27 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~27_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~26_combout  & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ) # 
// ((!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~26_combout  & 
// (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & \ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~26_combout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~27 .lut_mask = 16'hACF0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \Processor|Muxer|Mux6~2 (
// Equation(s):
// \Processor|Muxer|Mux6~2_combout  = (\Processor|Muxer|Mux7~3_combout  & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~25_combout ) # ((\Processor|Muxer|Mux7~2_combout )))) # (!\Processor|Muxer|Mux7~3_combout  & 
// (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~27_combout  & !\Processor|Muxer|Mux7~2_combout ))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~25_combout ),
	.datab(\Processor|Muxer|Mux7~3_combout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~27_combout ),
	.datad(\Processor|Muxer|Mux7~2_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux6~2 .lut_mask = 16'hCCB8;
defparam \Processor|Muxer|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N6
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[3]~23 (
// Equation(s):
// \Processor|REGISTER_01|OUT[3]~23_combout  = (\Processor|REGISTER_01|OUT [3] & (!\Processor|REGISTER_01|OUT[2]~22 )) # (!\Processor|REGISTER_01|OUT [3] & ((\Processor|REGISTER_01|OUT[2]~22 ) # (GND)))
// \Processor|REGISTER_01|OUT[3]~24  = CARRY((!\Processor|REGISTER_01|OUT[2]~22 ) # (!\Processor|REGISTER_01|OUT [3]))

	.dataa(\Processor|REGISTER_01|OUT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[2]~22 ),
	.combout(\Processor|REGISTER_01|OUT[3]~23_combout ),
	.cout(\Processor|REGISTER_01|OUT[3]~24 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[3]~23 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_01|OUT[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y37_N7
dffeas \Processor|REGISTER_01|OUT[3] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[3]~23_combout ),
	.asdata(\Processor|Muxer|BUS [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[3] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[4]~25 (
// Equation(s):
// \Processor|REGISTER_01|OUT[4]~25_combout  = (\Processor|REGISTER_01|OUT [4] & (\Processor|REGISTER_01|OUT[3]~24  $ (GND))) # (!\Processor|REGISTER_01|OUT [4] & (!\Processor|REGISTER_01|OUT[3]~24  & VCC))
// \Processor|REGISTER_01|OUT[4]~26  = CARRY((\Processor|REGISTER_01|OUT [4] & !\Processor|REGISTER_01|OUT[3]~24 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_01|OUT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[3]~24 ),
	.combout(\Processor|REGISTER_01|OUT[4]~25_combout ),
	.cout(\Processor|REGISTER_01|OUT[4]~26 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[4]~25 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_01|OUT[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y37_N9
dffeas \Processor|REGISTER_01|OUT[4] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[4]~25_combout ),
	.asdata(\Processor|Muxer|BUS [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[4] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[5]~27 (
// Equation(s):
// \Processor|REGISTER_01|OUT[5]~27_combout  = (\Processor|REGISTER_01|OUT [5] & (!\Processor|REGISTER_01|OUT[4]~26 )) # (!\Processor|REGISTER_01|OUT [5] & ((\Processor|REGISTER_01|OUT[4]~26 ) # (GND)))
// \Processor|REGISTER_01|OUT[5]~28  = CARRY((!\Processor|REGISTER_01|OUT[4]~26 ) # (!\Processor|REGISTER_01|OUT [5]))

	.dataa(\Processor|REGISTER_01|OUT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[4]~26 ),
	.combout(\Processor|REGISTER_01|OUT[5]~27_combout ),
	.cout(\Processor|REGISTER_01|OUT[5]~28 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[5]~27 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_01|OUT[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y37_N11
dffeas \Processor|REGISTER_01|OUT[5] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[5]~27_combout ),
	.asdata(\Processor|Muxer|BUS [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[5] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[6]~29 (
// Equation(s):
// \Processor|REGISTER_01|OUT[6]~29_combout  = (\Processor|REGISTER_01|OUT [6] & (\Processor|REGISTER_01|OUT[5]~28  $ (GND))) # (!\Processor|REGISTER_01|OUT [6] & (!\Processor|REGISTER_01|OUT[5]~28  & VCC))
// \Processor|REGISTER_01|OUT[6]~30  = CARRY((\Processor|REGISTER_01|OUT [6] & !\Processor|REGISTER_01|OUT[5]~28 ))

	.dataa(\Processor|REGISTER_01|OUT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[5]~28 ),
	.combout(\Processor|REGISTER_01|OUT[6]~29_combout ),
	.cout(\Processor|REGISTER_01|OUT[6]~30 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[6]~29 .lut_mask = 16'hA50A;
defparam \Processor|REGISTER_01|OUT[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y37_N13
dffeas \Processor|REGISTER_01|OUT[6] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[6]~29_combout ),
	.asdata(\Processor|Muxer|BUS [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[6] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \Processor|Muxer|Mux6~3 (
// Equation(s):
// \Processor|Muxer|Mux6~3_combout  = (\Processor|Muxer|Mux6~2_combout  & ((\Processor|REGISTER_01|OUT [6]) # ((!\Processor|Muxer|Mux7~2_combout )))) # (!\Processor|Muxer|Mux6~2_combout  & (((\Processor|Muxer|Mux7~2_combout  & \Processor|PROGRAM_COUNTER|OUT 
// [6]))))

	.dataa(\Processor|Muxer|Mux6~2_combout ),
	.datab(\Processor|REGISTER_01|OUT [6]),
	.datac(\Processor|Muxer|Mux7~2_combout ),
	.datad(\Processor|PROGRAM_COUNTER|OUT [6]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux6~3 .lut_mask = 16'hDA8A;
defparam \Processor|Muxer|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N15
dffeas \Processor|REGISTER_TR|OUT[6] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|Muxer|BUS [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_TR|OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_TR|OUT[6] .is_wysiwyg = "true";
defparam \Processor|REGISTER_TR|OUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N29
dffeas \Processor|GENERAL_REGISTER|OUT[6] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|BUS [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[6] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \Processor|Muxer|Mux6~0 (
// Equation(s):
// \Processor|Muxer|Mux6~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & (((\Processor|CUnit|REG_IN_B_BUS [0])))) # (!\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|CUnit|REG_IN_B_BUS [0] & ((\Processor|GENERAL_REGISTER|OUT [6]))) # 
// (!\Processor|CUnit|REG_IN_B_BUS [0] & (\Processor|REGISTER_TR|OUT [6]))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datab(\Processor|REGISTER_TR|OUT [6]),
	.datac(\Processor|GENERAL_REGISTER|OUT [6]),
	.datad(\Processor|CUnit|REG_IN_B_BUS [0]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux6~0 .lut_mask = 16'hFA44;
defparam \Processor|Muxer|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneive_lcell_comb \Processor|Muxer|Mux8~0 (
// Equation(s):
// \Processor|Muxer|Mux8~0_combout  = (\Processor|REGISTER_AC|OUT [8]) # (!\Processor|CUnit|REG_IN_B_BUS [1])

	.dataa(gnd),
	.datab(\Processor|REGISTER_AC|OUT [8]),
	.datac(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux8~0 .lut_mask = 16'hCFCF;
defparam \Processor|Muxer|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
cycloneive_lcell_comb \Processor|Muxer|Mux8~1 (
// Equation(s):
// \Processor|Muxer|Mux8~1_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & (!\Processor|CUnit|REG_IN_B_BUS [2] & (\Processor|PROGRAM_COUNTER|OUT [8]))) # (!\Processor|CUnit|REG_IN_B_BUS [0] & (\Processor|CUnit|REG_IN_B_BUS [2] & 
// ((\Processor|Muxer|Mux8~0_combout ))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datac(\Processor|PROGRAM_COUNTER|OUT [8]),
	.datad(\Processor|Muxer|Mux8~0_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux8~1 .lut_mask = 16'h6420;
defparam \Processor|Muxer|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N9
dffeas \Processor|GENERAL_REGISTER|OUT[8] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|BUS [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[8] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N11
dffeas \Processor|REGISTER_TR|OUT[8] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|Muxer|BUS [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_TR|OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_TR|OUT[8] .is_wysiwyg = "true";
defparam \Processor|REGISTER_TR|OUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \Processor|Muxer|Mux8~2 (
// Equation(s):
// \Processor|Muxer|Mux8~2_combout  = (\Processor|Muxer|Mux8~1_combout  & ((\Processor|Muxer|Mux12~1_combout ) # ((\Processor|REGISTER_TR|OUT [8])))) # (!\Processor|Muxer|Mux8~1_combout  & (!\Processor|Muxer|Mux12~1_combout  & 
// (\Processor|GENERAL_REGISTER|OUT [8])))

	.dataa(\Processor|Muxer|Mux8~1_combout ),
	.datab(\Processor|Muxer|Mux12~1_combout ),
	.datac(\Processor|GENERAL_REGISTER|OUT [8]),
	.datad(\Processor|REGISTER_TR|OUT [8]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux8~2 .lut_mask = 16'hBA98;
defparam \Processor|Muxer|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \Processor|Muxer|Mux8~3 (
// Equation(s):
// \Processor|Muxer|Mux8~3_combout  = (\Processor|Muxer|Mux12~0_combout  & (((\Processor|Muxer|Mux7~0_combout )))) # (!\Processor|Muxer|Mux12~0_combout  & ((\Processor|Muxer|Mux7~0_combout  & ((\Processor|REGISTER_AR|OUT [8]))) # 
// (!\Processor|Muxer|Mux7~0_combout  & (\Processor|Muxer|Mux8~2_combout ))))

	.dataa(\Processor|Muxer|Mux12~0_combout ),
	.datab(\Processor|Muxer|Mux8~2_combout ),
	.datac(\Processor|REGISTER_AR|OUT [8]),
	.datad(\Processor|Muxer|Mux7~0_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux8~3 .lut_mask = 16'hFA44;
defparam \Processor|Muxer|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[7]~31 (
// Equation(s):
// \Processor|REGISTER_01|OUT[7]~31_combout  = (\Processor|REGISTER_01|OUT [7] & (!\Processor|REGISTER_01|OUT[6]~30 )) # (!\Processor|REGISTER_01|OUT [7] & ((\Processor|REGISTER_01|OUT[6]~30 ) # (GND)))
// \Processor|REGISTER_01|OUT[7]~32  = CARRY((!\Processor|REGISTER_01|OUT[6]~30 ) # (!\Processor|REGISTER_01|OUT [7]))

	.dataa(gnd),
	.datab(\Processor|REGISTER_01|OUT [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[6]~30 ),
	.combout(\Processor|REGISTER_01|OUT[7]~31_combout ),
	.cout(\Processor|REGISTER_01|OUT[7]~32 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[7]~31 .lut_mask = 16'h3C3F;
defparam \Processor|REGISTER_01|OUT[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode508w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode603w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode603w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [7]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 7;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 7;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000810000000000000000000000000000001C800000008000000033E00000000001FFE32007000000000000000000000103FC;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init2 = 2048'h18000000000000008F800000000001FFFF60030000008000000000000000019F78000000000000009FC00000000001FFE07001000000000000000000000001FDE0000000080000009FE00000000003FFF0F880000000100000000000000003FEC00000000800000C3FF00000000ECFFFF8FC000000003800000000000000007EC00000001900020F7FF80000000E0FFFF07C000000003800000000000000FC7EE10000001100020F7FF80000000EDFFE6030000000001C00000001000000FFF0E10410000100000C77FF8000000FFF7E4000000000001F80000001001F1FBFF0C00E19000C00301C67FFC000000F8F7EE0038038020038C00000CC0C07BFFF90;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init1 = 2048'hFF0388000680100C07FFF00000E3F3ECE0000010000026FE0000000038DD780FCE0388001B00189C3FFFF0000007F3FFE01FE008000166FE0101C2007F7FF9ECC61310001980189FFFFFFF800003FFFFF07FFC1C0003E6FF0103C08FFFFFFFC6C61200C00000189FFFFEFFC000C0FFEFF0FFFE7C8207C7FF010B8087FFFDCE87E39E00010001001FFFFFFFC000C0FFF7CEFFFFFEB307E7FFF01F7FF1FFFDCC83F31E00002081000FFFFFFC000003FFFF8FFFFFFFF23FF3FFF11FFFF1FFFFFCC0FC1E000000E0000FFEFFC000001FFEF103FFFFFFF27FF1FFF19FFFFFDFCFFEFCFC300400F811201FFC7F800101F800000007F7E3FEF7F1FFF1F9FFFE9F09FFFF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init0 = 2048'hFC7F2021F800001F1E9FC60000E00000000F7CFFFCFFFFC7F7FC3FFFF70FFFFEC77F3003F800001FFFFF0400010000000001FFEFFC7FFFC7F7F83FFFF6377EFCC77F998FFC03209FFFFF84808000000000000FFFFE7FFFFFC7F83FFFFFF37AFCFF3F99C7FF01F19FFFFFEC8080000000000001FFFE7F7FFFE1FCFFFFFFFFF3FEFF3FF7E3FF00009FFFFFF8C000000000000000FFFEFFFFFFF01FFFFFFFFFD3FFFF1F7FE3E000049FFFFFF8C0800000000000001FFFFFFFFFFCFDFFFFFFFF5AFFFF1FFFF1E00007FFFFFFF8800000000000000006FFFFFFFFFFFDFFFFFFFFDAFFFFFF99FCF86161FFFFFFF9000000000000000000FFFFFFFFFFFFFFFFFFFFDBFF;
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode592w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [7]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 7;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 7;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init3 = 2048'hFFFFFEC0FF6EE07FFFFFF68000000000000000007DFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFC6E603BFFFC300000000000000000003FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFC6E2031FFF8B80000000000000000001FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFCEF3FFFFFFFF000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE77FFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE77FFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE77FFFFFFF80000000000000000000003FFFFFFFFFFFFFFFFFFFFF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init2 = 2048'hFFFFFFFFFF3F3FFFFFFE40000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF380000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFD80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFC000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000FFFFFFFFFFFFFFFFFFFF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFA000000000000000000A0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000007F8000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000077FFF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007FFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000FFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000017FFFFFFFFFE00FFFFFFFFFFFFFFFFFFF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFF8000000000000007FFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000001FFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000000000FFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFE007FFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode581w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [7]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 7;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 7;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init2 = 2048'hFFFFFFFFFFFF7DFE00000000000000FFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFE00000000000000FFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFF3FFFE7800000000000000FFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFF1F6B05800000000000001FFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFF876B00000000000000001FFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFC7FF00000000000000003FFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFDFFC483F00000000000000003FFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFDFFC281C0000000000000000EFFFFFFFFFFFFFF80009FFFFFFFFFFFFFFF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init1 = 2048'hFFFFFDFF600020000000000000003FFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFCFF800000000000000000003FFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFCFCFF80000000000000000001FFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFDFEFF80000000000000000003FFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFDFFFF0000000000000000000FFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFFF8FF3F0000000000000000000FFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFFF87F0F8000000000000000000FFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFFF87F078000000000000000000FFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFF;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init0 = 2048'hFFF0770000000000000000000007FFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFF0338000000000000000000001FFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFFF0138000000000000000000000FFFFFFFFFFFFFFFFE00001FFFFFFFFFFFCF3FFF01180000000000000000000007FFFFFFFFFFFFFFFE00001FFFFFFFFFFFC23FFF01100000000000000000000003FFFFE3FFFFFFFFFE00001FFFFFFFFFFFE03FE7010000000000000000000000001FFE00FFFFFFFFFE00000FFFFFFFFFE1E01FE3010000000000000000000000000000003FFFFFFFFE00000FFFFFFFFF80000FF6010000000000000000000000000000000FFFF81FFE00000FFFFFFFFF00000;
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode570w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode478w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [7]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 7;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 7;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init3 = 2048'hFF4018000000000000000000000000000000FFFF003FE00000FFFFFFFF000100FC40180000000000000000000000000000007FFE0000000000FFFFFFFD000000F8400000000000000000000000000003E0003FFC0000000000FFFFFFF8000000F800000000000000000000000000000FFC003FF80F80000000FFFFFFF8000000F80000000000000000000000000000003E003FF83FF0000000FFFFFFF0000000F800000000000000000000000000000007001FF00000000000FFFFFFF0000000F800000000000000000000000000000000001FF00000000000FFFFFFF0000000F900000000000000000000000000000010001FE00000000000FFFFFFF0060000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init2 = 2048'hF80000000000000000000000007000003E001FE00020000000FFFFFFF00B0000F8000000000000000000000000FE00003FC01FEC00F0000000FFFFFFF0080000F8000000000000000000000000FFE0007FE01FFC00F8700000FFFFFFF0080000FC000000000000000000000000FFF1FFFFF01FFF9BFEE00000FFF87FFC000000FC000000000000000000000000FFF0FFFFF01FFFFFFE700001FEF03FFC000000F4000000000000000000000000FFF01FFFE01FFF8FFFF00000FEC03FFE000000E0000000000000000000000000FFFC1FFFE01FFF83FFE00000FE001FFE000000E0000000000000000000000000FFFE0FFFE01FFFC07FF80000FE0007FE000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init1 = 2048'hE00000000000000000000000007FFFF7FFF01FFFF1FFF800003E0003E6000000C00000000000000000000000007FFFFFFFF81FFFFFFFF800001C0001C0000000C00000000000000000000000007FFFFFFFF81FFFFFFFF80000140000C0000000C00000000000000000000000003FFFFFFFFC7FFFFFFFF8000004000080000000800000000000000000000000003FFFFFFFFFFFFFFFFFF8000000000000000000800000000000000000000000001FFFFFFFFFFFFFFFFFF8000000000000000000800000000000000000000000001FFFFFFFFFFFFFFFFFF0000000000000000000800000000000000000000000001FFFFFFFFFFFFFFFFFF0000000000000000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init0 = 2048'h0000000000000000000000000007FFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000001FFFFFFFEFFFFFFFFE0000000000000000000DE40000000000000000000000000FFFFFFFFFFFFFFFFE0000000000000000000E040000000000000000000000000FFFFFFFFFFFFFFFFC0000000000000000000FE000000000000000000000000007FFFFFFFFFFFFFFFC0000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~30 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ) # 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  & 
// !\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~30 .lut_mask = 16'hAAD8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~31 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~31_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout  & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ) # 
// ((!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout  & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  
// & \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~31 .lut_mask = 16'hACF0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode559w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode559w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [7]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 7;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 7;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init3 = 2048'h0038000000000000000000000000FFFFFFF9FFFFFFFFC000000000000000000000000000000000000000000000007FFFFFF0FFFFFFFFC000000000000000000000000000000000000000000000003FFFFFF3FFFFFFFF8000000000000000000000000000000000000000000000001FFFFFE7FFFFFFFF8000000000000000000000000000000000000000000000001FFFFFE7FFFFFFFF0000000000000000000000000000000000000000000000000FFFFFC01FFFFFFF0000000000000000000000000000000000000000000000000FFFFFC007FFFFFE00000000000000000000000000000000000000000000000007FFFF8003FEFFFE00000000000000000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init2 = 2048'h000000000000000000000000000003FFFF8000F8FFFC00000000000000000000000000000000000000000000000003FFFF800071FFFC00000000000000000000000000000000000000000000000000FFFF800007FFF800000000000000000000000000000000000000000000000000FFFFC0000FFFF800000000000000000000000000000000000000000000000000FFFFC0001FFFF000000000000000000000000000000000000000000000000000FFFFC0003FFFE000000000000000000000000000000000000000000000000000FFFFE0007FFFC000000000000000000000000000000000000000000000000001FFFFF0007FFF0000000000000000000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init1 = 2048'h0000000000000000000000000000017F037000FFFF8000000000000000000000000000000000000000000000000001FF002001FFFF8000000000000000000000000000000000000000000000000001FF00000FFFFEE000000000000000000000000000000000000000000000000001FFC00007FF8FE000000000000000000000000000000000000000000000000001FFE00003F807E000000000000000000000000000000000000000000000000001FFF000008007F000000000000000000000000000000000000000000000000000FFF80000000FE000000000000000000000000000000000000000000000000000FFFE0000FFFFE000000000000000000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = 2048'h000000000000000000000000000000FFFF003FFFFFE000000000000000000000000000000000000000000000000000FFFF00FFFFFFE0000000000000000000000000000000000000000000000000003FFF80FFFFFFC0000000000000000000000000000000000000000000000000001FFE001FFFFF80000000000000000000000000000000000000000000000000001FE000007FFF000000000000000000000000000000000000000000000000000007C000003FFC000000000000000000000000000000000000000000000000000000800000FFF8000000000000000000000000000000000000000000000000000000000003FFF00000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode548w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [7]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 7;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 7;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init3 = 2048'h00000000000000000000000000000000007FFFFFE0000000000000000000000000000000000000000000000000000000007FFFFFC0000000000000000000000000000000000000000000000000000000007FFFFFC0000000000000000000000000000000000000000000000000000000007FFFFFC0000000000000000000000000000000000000000000000000000000007FFFFF8000000000000000000000000000000000000000000000000000000000FFFFFF0000000000000000000000000000000000000000000000000000000000FFFFFE00000000000000000000000000000000000000000000000000000000009FFFFC000000000000000000000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init2 = 2048'h00000000000000000000000000000000007FFFF800000000000000000000000000000000000000000000000000000000001FFFF0000000000000000000000000000000000000000000000000000000000007FFE0000000000000000000000000000000000000000000000000000000000000FFC00000000000000000000000000000000000000000000000000000000000000F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode519w [3]),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [7]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = 2048'hCDA00000000000000000003FFFFFFFFFFFFFFFFFFFE00000000000000000000080000000000000000000003FFFFFFFFFFFFFFFFFFFE000000000000000000000F2000000000000000000007FFFFFFFFFFFFFFFFFFFE000000000000000000000F3000000000000000000007FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF800000000000000000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = 2048'h00000000000000000000001FFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF0000000000000000000080000000000000000000001FFFFFFFFFFFFFFFFFFFFF80000000000000000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = 2048'h00000000000000000000001FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF080000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE000000000000000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = 2048'h00000000000000080000000FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000038000001FFFFFFFFFFFFFFFFFFFFFFFC80000000000000000000000000F0000000000000FFFFFFFFFFFFFFFFFFFFFFFC800000000000000000000000000F8F8000000000FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000007BFC0000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000FF8000000007FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000001FE000000003FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000007FC00000033FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N2
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~28 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 )) # 
// (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 )))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~28 .lut_mask = 16'hFA0C;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode537w[3]~0_combout ),
	.ena1(\ImageRam|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Processor|Muxer|BUS [7]}),
	.portaaddr({\Processor|REGISTER_AR|OUT [12],\Processor|REGISTER_AR|OUT [11],\Processor|REGISTER_AR|OUT [10],\Processor|REGISTER_AR|OUT [9],\Processor|REGISTER_AR|OUT [8],\Processor|REGISTER_AR|OUT [7],\Processor|REGISTER_AR|OUT [6],\Processor|REGISTER_AR|OUT [5],\Processor|REGISTER_AR|OUT [4],
\Processor|REGISTER_AR|OUT [3],\Processor|REGISTER_AR|OUT [2],\Processor|REGISTER_AR|OUT [1],\Processor|REGISTER_AR|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "IMAGE.mif";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "IMAGE_RAM:ImageRam|altsyncram:altsyncram_component|altsyncram_udl1:auto_generated|altsyncram_eob2:altsyncram1|ALTSYNCRAM";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "clock0";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 7;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 7;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 65536;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M9K";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init3 = 2048'h00000000000000000000000000000000001F800000000000000000000000000000000000000000000000000000000000003F000000000000000000000000000000000000000000000000000000000000007F00000000000000000000000000000000000000000000000000000000000000FF00000000000000000000000000008000000000000000000000000000000007FF0000000000000000000000000000000000000000000000000000000000000FFE0000000000000000000000000000000000000000000000000000000000007FFE0000000000000000000000000000000000000000000000000000000000001FFE0000000000000000000000000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init2 = 2048'h0000000000000000000000000E600006FFFC00000000000000000000000000000000000000000000000000000EE00007FFFC00000000000000000000000000000000000000000000000000003EFE0007FFFC00000000000000000000000000000000000000000000000000007FFFFCF7FFFC00000000000000000000000000000000000000000000000000007FFFFFFFFFFC00000000000000000000000000000000000000000000000000007FFFFFFFFFFC0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF6000000000000000000000000000000000000000000000000000FFFFFFFFFFFFF800000000000000000000000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = 2048'h000000000000000000000003FFFFFFFFFFFFFC0000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFE200000000000000000000000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = 2048'hF8000000000000000000007FFFFFFFFFFFFFFFFFF80000000000000000000000FE220000000000000000003FFFFFFFFFFFFFFFFFFC0000000000000000000000FFB20000000000000000003FFFFFFFFFFFFFFFFFFC0000000000000000000000FFF00000000000000000001FFFFFFFFFFFFFFFFFFC0000000000000000000000FFF00000000000000000001FFFFFFFFFFFFFFFFFFF0000000000000000000000FFE00000000000000000001FFFFFFFFFFFFFFFFFFF80000000000000000000000FE00000000000000000001FFFFFFFFFFFFFFFFFFFC000000000000000000000FFE00000000000000000003FFFFFFFFFFFFFFFFFFFE000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N0
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~29 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~29_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout  & 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 )) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout  & 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ))))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout 
// ))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~29 .lut_mask = 16'hDAD0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N26
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~31_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~29_combout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7 .lut_mask = 16'hBB88;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N6
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N0
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h0055;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N26
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~8 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(gnd),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~8 .lut_mask = 16'hEEFF;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N27
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N6
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~30 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ) # 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & !\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~30 .lut_mask = 16'hAAD8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N0
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~31 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~31_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout  & 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout  & 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout )))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout 
// ))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~31 .lut_mask = 16'hF388;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \Processor|Muxer|Mux7~6 (
// Equation(s):
// \Processor|Muxer|Mux7~6_combout  = (\Processor|Muxer|Mux7~3_combout  & (((\Processor|Muxer|Mux7~2_combout )))) # (!\Processor|Muxer|Mux7~3_combout  & ((\Processor|Muxer|Mux7~2_combout  & (\Processor|PROGRAM_COUNTER|OUT [7])) # 
// (!\Processor|Muxer|Mux7~2_combout  & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~31_combout )))))

	.dataa(\Processor|Muxer|Mux7~3_combout ),
	.datab(\Processor|PROGRAM_COUNTER|OUT [7]),
	.datac(\Processor|Muxer|Mux7~2_combout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~31_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux7~6 .lut_mask = 16'hE5E0;
defparam \Processor|Muxer|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~28 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~28_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # 
// (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout 
// ))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~28 .lut_mask = 16'hFC22;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~29 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~29_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~28_combout  & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ) # 
// (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~28_combout  & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  
// & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~28_combout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~29 .lut_mask = 16'hEC2C;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \Processor|Muxer|Mux7~7 (
// Equation(s):
// \Processor|Muxer|Mux7~7_combout  = (\Processor|Muxer|Mux7~3_combout  & ((\Processor|Muxer|Mux7~6_combout  & (\Processor|REGISTER_01|OUT [7])) # (!\Processor|Muxer|Mux7~6_combout  & 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~29_combout ))))) # (!\Processor|Muxer|Mux7~3_combout  & (\Processor|Muxer|Mux7~6_combout ))

	.dataa(\Processor|Muxer|Mux7~3_combout ),
	.datab(\Processor|Muxer|Mux7~6_combout ),
	.datac(\Processor|REGISTER_01|OUT [7]),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~29_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux7~7 .lut_mask = 16'hE6C4;
defparam \Processor|Muxer|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneive_lcell_comb \Processor|Muxer|Mux7~8 (
// Equation(s):
// \Processor|Muxer|Mux7~8_combout  = (\Processor|Muxer|Mux7~1_combout  & (((\Processor|Muxer|Mux7~0_combout )))) # (!\Processor|Muxer|Mux7~1_combout  & ((\Processor|Muxer|Mux7~0_combout  & ((\Processor|REGISTER_02|OUT [7]))) # 
// (!\Processor|Muxer|Mux7~0_combout  & (\Processor|Muxer|Mux7~7_combout ))))

	.dataa(\Processor|Muxer|Mux7~7_combout ),
	.datab(\Processor|Muxer|Mux7~1_combout ),
	.datac(\Processor|Muxer|Mux7~0_combout ),
	.datad(\Processor|REGISTER_02|OUT [7]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux7~8 .lut_mask = 16'hF2C2;
defparam \Processor|Muxer|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N31
dffeas \Processor|REGISTER_TR|OUT[7] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|Muxer|BUS [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_TR|OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_TR|OUT[7] .is_wysiwyg = "true";
defparam \Processor|REGISTER_TR|OUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N13
dffeas \Processor|GENERAL_REGISTER|OUT[7] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|BUS [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[7] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \Processor|Muxer|Mux7~4 (
// Equation(s):
// \Processor|Muxer|Mux7~4_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & (((\Processor|CUnit|REG_IN_B_BUS [0])))) # (!\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|CUnit|REG_IN_B_BUS [0] & ((\Processor|GENERAL_REGISTER|OUT [7]))) # 
// (!\Processor|CUnit|REG_IN_B_BUS [0] & (\Processor|REGISTER_TR|OUT [7]))))

	.dataa(\Processor|REGISTER_TR|OUT [7]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|GENERAL_REGISTER|OUT [7]),
	.datad(\Processor|CUnit|REG_IN_B_BUS [0]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux7~4 .lut_mask = 16'hFC22;
defparam \Processor|Muxer|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \IROM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Processor|Clock|TICK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\Processor|PROGRAM_COUNTER|OUT [7],\Processor|PROGRAM_COUNTER|OUT [6],\Processor|PROGRAM_COUNTER|OUT [5],\Processor|PROGRAM_COUNTER|OUT [4],\Processor|PROGRAM_COUNTER|OUT [3],\Processor|PROGRAM_COUNTER|OUT [2],\Processor|PROGRAM_COUNTER|OUT [1],\Processor|PROGRAM_COUNTER|OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\IROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "INSTRUCTION_FILE.mif";
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "INSTRUCTION_ROM:IROM|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ALTSYNCRAM";
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000050018400160007000FF0007C000600028001100054000B00014006100058001C003F8001F00018000A0004000140005000080003C000E00048000A00078001E0006C00070004C000A0006C00070003800FF0007C00210;
defparam \IROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0028001B0001C001300028000700034001E00038001B00040000A00074001D00074001D00044000500030000B0001800050001000160007000FE0007C000600028001100054000B00014000400058001C003F8001F00018000A00040001400020000F00038001200028001E00078001E00078001B0001C001300028001B00078001D0001C001300028001B0001C000E003F8001F00084000A0006C001E0007400070004C000A0006C001D0001C000D00084001300028001B00078001D0001C000E003F8001F00084000A0006C00070004C000A0006C001E0007400070004C000A0001C000E0006C001000028001D00074001D00074001100014000C0002C0006;
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \Processor|Muxer|Mux7~5 (
// Equation(s):
// \Processor|Muxer|Mux7~5_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux7~4_combout  & ((\IROM|altsyncram_component|auto_generated|q_a [7]))) # (!\Processor|Muxer|Mux7~4_combout  & (\Processor|REGISTER_AC|OUT [7])))) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & (((\Processor|Muxer|Mux7~4_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [7]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|Muxer|Mux7~4_combout ),
	.datad(\IROM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux7~5 .lut_mask = 16'hF838;
defparam \Processor|Muxer|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \Processor|Muxer|Mux7~9 (
// Equation(s):
// \Processor|Muxer|Mux7~9_combout  = (\Processor|Muxer|Mux7~1_combout  & ((\Processor|Muxer|Mux7~8_combout  & (\Processor|REGISTER_AR|OUT [7])) # (!\Processor|Muxer|Mux7~8_combout  & ((\Processor|Muxer|Mux7~5_combout ))))) # 
// (!\Processor|Muxer|Mux7~1_combout  & (((\Processor|Muxer|Mux7~8_combout ))))

	.dataa(\Processor|Muxer|Mux7~1_combout ),
	.datab(\Processor|REGISTER_AR|OUT [7]),
	.datac(\Processor|Muxer|Mux7~8_combout ),
	.datad(\Processor|Muxer|Mux7~5_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux7~9 .lut_mask = 16'hDAD0;
defparam \Processor|Muxer|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \Processor|Muxer|Mux16~0 (
// Equation(s):
// \Processor|Muxer|Mux16~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [3] & ((\Processor|CUnit|REG_IN_B_BUS [2]) # ((\Processor|CUnit|REG_IN_B_BUS [1]) # (\Processor|CUnit|REG_IN_B_BUS [0]))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|CUnit|REG_IN_B_BUS [3]),
	.datad(\Processor|CUnit|REG_IN_B_BUS [0]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux16~0 .lut_mask = 16'hF0E0;
defparam \Processor|Muxer|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \Processor|Muxer|Mux16~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Processor|Muxer|Mux16~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Processor|Muxer|Mux16~0clkctrl_outclk ));
// synopsys translate_off
defparam \Processor|Muxer|Mux16~0clkctrl .clock_type = "global clock";
defparam \Processor|Muxer|Mux16~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N30
cycloneive_lcell_comb \Processor|Muxer|BUS[7] (
// Equation(s):
// \Processor|Muxer|BUS [7] = (GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & ((\Processor|Muxer|BUS [7]))) # (!GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & (\Processor|Muxer|Mux7~9_combout ))

	.dataa(\Processor|Muxer|Mux7~9_combout ),
	.datab(gnd),
	.datac(\Processor|Muxer|BUS [7]),
	.datad(\Processor|Muxer|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|Muxer|BUS [7]),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|BUS[7] .lut_mask = 16'hF0AA;
defparam \Processor|Muxer|BUS[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N15
dffeas \Processor|REGISTER_01|OUT[7] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[7]~31_combout ),
	.asdata(\Processor|Muxer|BUS [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[7] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[8]~33 (
// Equation(s):
// \Processor|REGISTER_01|OUT[8]~33_combout  = (\Processor|REGISTER_01|OUT [8] & (\Processor|REGISTER_01|OUT[7]~32  $ (GND))) # (!\Processor|REGISTER_01|OUT [8] & (!\Processor|REGISTER_01|OUT[7]~32  & VCC))
// \Processor|REGISTER_01|OUT[8]~34  = CARRY((\Processor|REGISTER_01|OUT [8] & !\Processor|REGISTER_01|OUT[7]~32 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_01|OUT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[7]~32 ),
	.combout(\Processor|REGISTER_01|OUT[8]~33_combout ),
	.cout(\Processor|REGISTER_01|OUT[8]~34 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[8]~33 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_01|OUT[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y37_N17
dffeas \Processor|REGISTER_01|OUT[8] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[8]~33_combout ),
	.asdata(\Processor|Muxer|BUS [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[8] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneive_lcell_comb \Processor|Muxer|Mux8~4 (
// Equation(s):
// \Processor|Muxer|Mux8~4_combout  = (\Processor|Muxer|Mux12~0_combout  & ((\Processor|Muxer|Mux8~3_combout  & (\Processor|REGISTER_02|OUT [8])) # (!\Processor|Muxer|Mux8~3_combout  & ((\Processor|REGISTER_01|OUT [8]))))) # 
// (!\Processor|Muxer|Mux12~0_combout  & (\Processor|Muxer|Mux8~3_combout ))

	.dataa(\Processor|Muxer|Mux12~0_combout ),
	.datab(\Processor|Muxer|Mux8~3_combout ),
	.datac(\Processor|REGISTER_02|OUT [8]),
	.datad(\Processor|REGISTER_01|OUT [8]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux8~4 .lut_mask = 16'hE6C4;
defparam \Processor|Muxer|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \Processor|Muxer|BUS[8] (
// Equation(s):
// \Processor|Muxer|BUS [8] = (GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & ((\Processor|Muxer|BUS [8]))) # (!GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & (\Processor|Muxer|Mux8~4_combout ))

	.dataa(gnd),
	.datab(\Processor|Muxer|Mux8~4_combout ),
	.datac(\Processor|Muxer|Mux16~0clkctrl_outclk ),
	.datad(\Processor|Muxer|BUS [8]),
	.cin(gnd),
	.combout(\Processor|Muxer|BUS [8]),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|BUS[8] .lut_mask = 16'hFC0C;
defparam \Processor|Muxer|BUS[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneive_lcell_comb \Processor|ALUnit|Add0~26 (
// Equation(s):
// \Processor|ALUnit|Add0~26_combout  = \Processor|CUnit|ALU_OP [0] $ (\Processor|Muxer|BUS [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|CUnit|ALU_OP [0]),
	.datad(\Processor|Muxer|BUS [8]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~26 .lut_mask = 16'h0FF0;
defparam \Processor|ALUnit|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \Processor|ALUnit|Add0~23 (
// Equation(s):
// \Processor|ALUnit|Add0~23_combout  = \Processor|CUnit|ALU_OP [0] $ (\Processor|Muxer|BUS [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|CUnit|ALU_OP [0]),
	.datad(\Processor|Muxer|BUS [7]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~23 .lut_mask = 16'h0FF0;
defparam \Processor|ALUnit|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N12
cycloneive_lcell_comb \Processor|ALUnit|Add0~20 (
// Equation(s):
// \Processor|ALUnit|Add0~20_combout  = \Processor|CUnit|ALU_OP [0] $ (\Processor|Muxer|BUS [6])

	.dataa(\Processor|CUnit|ALU_OP [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|Muxer|BUS [6]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~20 .lut_mask = 16'h55AA;
defparam \Processor|ALUnit|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N14
cycloneive_lcell_comb \Processor|ALUnit|Mux7~0 (
// Equation(s):
// \Processor|ALUnit|Mux7~0_combout  = (\Processor|Muxer|BUS [5] & !\Processor|CUnit|ALU_OP [0])

	.dataa(\Processor|Muxer|BUS [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|CUnit|ALU_OP [0]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux7~0 .lut_mask = 16'h00AA;
defparam \Processor|ALUnit|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N12
cycloneive_lcell_comb \Processor|ALUnit|Add0~17 (
// Equation(s):
// \Processor|ALUnit|Add0~17_combout  = \Processor|Muxer|BUS [5] $ (\Processor|CUnit|ALU_OP [0])

	.dataa(\Processor|Muxer|BUS [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|CUnit|ALU_OP [0]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~17 .lut_mask = 16'h55AA;
defparam \Processor|ALUnit|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N8
cycloneive_lcell_comb \Processor|ALUnit|Add0~14 (
// Equation(s):
// \Processor|ALUnit|Add0~14_combout  = \Processor|CUnit|ALU_OP [0] $ (\Processor|Muxer|BUS [4])

	.dataa(\Processor|CUnit|ALU_OP [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|Muxer|BUS [4]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~14 .lut_mask = 16'h55AA;
defparam \Processor|ALUnit|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N14
cycloneive_lcell_comb \Processor|ALUnit|Add0~11 (
// Equation(s):
// \Processor|ALUnit|Add0~11_combout  = \Processor|Muxer|BUS [3] $ (\Processor|CUnit|ALU_OP [0])

	.dataa(\Processor|Muxer|BUS [3]),
	.datab(gnd),
	.datac(\Processor|CUnit|ALU_OP [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~11 .lut_mask = 16'h5A5A;
defparam \Processor|ALUnit|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N10
cycloneive_lcell_comb \Processor|ALUnit|Add0~8 (
// Equation(s):
// \Processor|ALUnit|Add0~8_combout  = \Processor|Muxer|BUS [2] $ (\Processor|CUnit|ALU_OP [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|Muxer|BUS [2]),
	.datad(\Processor|CUnit|ALU_OP [0]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~8 .lut_mask = 16'h0FF0;
defparam \Processor|ALUnit|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N26
cycloneive_lcell_comb \Processor|ALUnit|Mux2~2 (
// Equation(s):
// \Processor|ALUnit|Mux2~2_combout  = (\Processor|CUnit|ALU_OP [2] & (((\Processor|REGISTER_AC|OUT [1])))) # (!\Processor|CUnit|ALU_OP [2] & (!\Processor|CUnit|ALU_OP [0] & (\Processor|Muxer|BUS [0])))

	.dataa(\Processor|CUnit|ALU_OP [0]),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|Muxer|BUS [0]),
	.datad(\Processor|REGISTER_AC|OUT [1]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux2~2 .lut_mask = 16'hDC10;
defparam \Processor|ALUnit|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneive_lcell_comb \Processor|ALUnit|Add0~0 (
// Equation(s):
// \Processor|ALUnit|Add0~0_combout  = \Processor|Muxer|BUS [0] $ (\Processor|CUnit|ALU_OP [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|Muxer|BUS [0]),
	.datad(\Processor|CUnit|ALU_OP [0]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~0 .lut_mask = 16'h0FF0;
defparam \Processor|ALUnit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N16
cycloneive_lcell_comb \Processor|ALUnit|Add0~2 (
// Equation(s):
// \Processor|ALUnit|Add0~2_cout  = CARRY(\Processor|CUnit|ALU_OP [0])

	.dataa(\Processor|CUnit|ALU_OP [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Processor|ALUnit|Add0~2_cout ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~2 .lut_mask = 16'h00AA;
defparam \Processor|ALUnit|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N18
cycloneive_lcell_comb \Processor|ALUnit|Add0~3 (
// Equation(s):
// \Processor|ALUnit|Add0~3_combout  = (\Processor|REGISTER_AC|OUT [0] & ((\Processor|ALUnit|Add0~0_combout  & (\Processor|ALUnit|Add0~2_cout  & VCC)) # (!\Processor|ALUnit|Add0~0_combout  & (!\Processor|ALUnit|Add0~2_cout )))) # (!\Processor|REGISTER_AC|OUT 
// [0] & ((\Processor|ALUnit|Add0~0_combout  & (!\Processor|ALUnit|Add0~2_cout )) # (!\Processor|ALUnit|Add0~0_combout  & ((\Processor|ALUnit|Add0~2_cout ) # (GND)))))
// \Processor|ALUnit|Add0~4  = CARRY((\Processor|REGISTER_AC|OUT [0] & (!\Processor|ALUnit|Add0~0_combout  & !\Processor|ALUnit|Add0~2_cout )) # (!\Processor|REGISTER_AC|OUT [0] & ((!\Processor|ALUnit|Add0~2_cout ) # (!\Processor|ALUnit|Add0~0_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [0]),
	.datab(\Processor|ALUnit|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~2_cout ),
	.combout(\Processor|ALUnit|Add0~3_combout ),
	.cout(\Processor|ALUnit|Add0~4 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~3 .lut_mask = 16'h9617;
defparam \Processor|ALUnit|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneive_lcell_comb \Processor|ALUnit|Mux2~3 (
// Equation(s):
// \Processor|ALUnit|Mux2~3_combout  = (\Processor|CUnit|ALU_OP [1] & (((\Processor|ALUnit|Mux2~2_combout )))) # (!\Processor|CUnit|ALU_OP [1] & (!\Processor|CUnit|ALU_OP [2] & ((\Processor|ALUnit|Add0~3_combout ))))

	.dataa(\Processor|CUnit|ALU_OP [2]),
	.datab(\Processor|CUnit|ALU_OP [1]),
	.datac(\Processor|ALUnit|Mux2~2_combout ),
	.datad(\Processor|ALUnit|Add0~3_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux2~3 .lut_mask = 16'hD1C0;
defparam \Processor|ALUnit|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N20
cycloneive_lcell_comb \Processor|ALUnit|Mux18~0 (
// Equation(s):
// \Processor|ALUnit|Mux18~0_combout  = (\Processor|CUnit|ALU_OP [0] $ (\Processor|CUnit|ALU_OP [1])) # (!\Processor|CUnit|ALU_OP [2])

	.dataa(\Processor|CUnit|ALU_OP [0]),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(gnd),
	.datad(\Processor|CUnit|ALU_OP [1]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux18~0 .lut_mask = 16'h77BB;
defparam \Processor|ALUnit|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \Processor|ALUnit|Mux18~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Processor|ALUnit|Mux18~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Processor|ALUnit|Mux18~0clkctrl_outclk ));
// synopsys translate_off
defparam \Processor|ALUnit|Mux18~0clkctrl .clock_type = "global clock";
defparam \Processor|ALUnit|Mux18~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N0
cycloneive_lcell_comb \Processor|ALUnit|C_bus[0] (
// Equation(s):
// \Processor|ALUnit|C_bus [0] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|Mux2~3_combout )) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|C_bus [0])))

	.dataa(gnd),
	.datab(\Processor|ALUnit|Mux2~3_combout ),
	.datac(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.datad(\Processor|ALUnit|C_bus [0]),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [0]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[0] .lut_mask = 16'hCFC0;
defparam \Processor|ALUnit|C_bus[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N22
cycloneive_lcell_comb \Processor|CUnit|WideOr29~1 (
// Equation(s):
// \Processor|CUnit|WideOr29~1_combout  = (\Processor|CUnit|CONTROL_COMMAND [2] & (((\Processor|CUnit|CONTROL_COMMAND [1] & \Processor|CUnit|CONTROL_COMMAND [0])) # (!\Processor|CUnit|CONTROL_COMMAND [3]))) # (!\Processor|CUnit|CONTROL_COMMAND [2] & 
// ((\Processor|CUnit|CONTROL_COMMAND [1] & (!\Processor|CUnit|CONTROL_COMMAND [3] & \Processor|CUnit|CONTROL_COMMAND [0])) # (!\Processor|CUnit|CONTROL_COMMAND [1] & (\Processor|CUnit|CONTROL_COMMAND [3]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr29~1 .lut_mask = 16'h9E1A;
defparam \Processor|CUnit|WideOr29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N12
cycloneive_lcell_comb \Processor|CUnit|WideOr29~0 (
// Equation(s):
// \Processor|CUnit|WideOr29~0_combout  = (\Processor|CUnit|CONTROL_COMMAND [2] & ((\Processor|CUnit|CONTROL_COMMAND [0] & (\Processor|CUnit|CONTROL_COMMAND [1])) # (!\Processor|CUnit|CONTROL_COMMAND [0] & ((!\Processor|CUnit|CONTROL_COMMAND [3]))))) # 
// (!\Processor|CUnit|CONTROL_COMMAND [2] & (!\Processor|CUnit|CONTROL_COMMAND [1] & (\Processor|CUnit|CONTROL_COMMAND [3] & \Processor|CUnit|CONTROL_COMMAND [0])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr29~0 .lut_mask = 16'h980A;
defparam \Processor|CUnit|WideOr29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
cycloneive_lcell_comb \Processor|CUnit|WideOr29~2 (
// Equation(s):
// \Processor|CUnit|WideOr29~2_combout  = (\Processor|CUnit|CONTROL_COMMAND [4] & (!\Processor|CUnit|WideOr29~1_combout )) # (!\Processor|CUnit|CONTROL_COMMAND [4] & (((\Processor|CUnit|WideOr29~0_combout  & !\Processor|CUnit|CONTROL_COMMAND [5]))))

	.dataa(\Processor|CUnit|WideOr29~1_combout ),
	.datab(\Processor|CUnit|WideOr29~0_combout ),
	.datac(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr29~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr29~2 .lut_mask = 16'h550C;
defparam \Processor|CUnit|WideOr29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N26
cycloneive_lcell_comb \Processor|CUnit|WideOr29~3 (
// Equation(s):
// \Processor|CUnit|WideOr29~3_combout  = (\Processor|CUnit|WideOr29~2_combout ) # ((\Processor|CUnit|CONTROL_COMMAND [5] & ((\Processor|CUnit|CONTROL_COMMAND [0]) # (!\Processor|CUnit|Decoder0~16_combout ))))

	.dataa(\Processor|CUnit|WideOr29~2_combout ),
	.datab(\Processor|CUnit|Decoder0~16_combout ),
	.datac(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr29~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr29~3 .lut_mask = 16'hFABA;
defparam \Processor|CUnit|WideOr29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N18
cycloneive_lcell_comb \Processor|CUnit|SELECTORS[1] (
// Equation(s):
// \Processor|CUnit|SELECTORS [1] = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|SELECTORS [1]))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|WideOr29~3_combout ))

	.dataa(\Processor|CUnit|WideOr29~3_combout ),
	.datab(gnd),
	.datac(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datad(\Processor|CUnit|SELECTORS [1]),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS [1]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS[1] .lut_mask = 16'hFA0A;
defparam \Processor|CUnit|SELECTORS[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N1
dffeas \Processor|REGISTER_AC|OUT[0] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|ALUnit|C_bus [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[0] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N20
cycloneive_lcell_comb \Processor|ALUnit|Add0~6 (
// Equation(s):
// \Processor|ALUnit|Add0~6_combout  = ((\Processor|ALUnit|Add0~5_combout  $ (\Processor|REGISTER_AC|OUT [1] $ (!\Processor|ALUnit|Add0~4 )))) # (GND)
// \Processor|ALUnit|Add0~7  = CARRY((\Processor|ALUnit|Add0~5_combout  & ((\Processor|REGISTER_AC|OUT [1]) # (!\Processor|ALUnit|Add0~4 ))) # (!\Processor|ALUnit|Add0~5_combout  & (\Processor|REGISTER_AC|OUT [1] & !\Processor|ALUnit|Add0~4 )))

	.dataa(\Processor|ALUnit|Add0~5_combout ),
	.datab(\Processor|REGISTER_AC|OUT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~4 ),
	.combout(\Processor|ALUnit|Add0~6_combout ),
	.cout(\Processor|ALUnit|Add0~7 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~6 .lut_mask = 16'h698E;
defparam \Processor|ALUnit|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N22
cycloneive_lcell_comb \Processor|ALUnit|Add0~9 (
// Equation(s):
// \Processor|ALUnit|Add0~9_combout  = (\Processor|ALUnit|Add0~8_combout  & ((\Processor|REGISTER_AC|OUT [2] & (\Processor|ALUnit|Add0~7  & VCC)) # (!\Processor|REGISTER_AC|OUT [2] & (!\Processor|ALUnit|Add0~7 )))) # (!\Processor|ALUnit|Add0~8_combout  & 
// ((\Processor|REGISTER_AC|OUT [2] & (!\Processor|ALUnit|Add0~7 )) # (!\Processor|REGISTER_AC|OUT [2] & ((\Processor|ALUnit|Add0~7 ) # (GND)))))
// \Processor|ALUnit|Add0~10  = CARRY((\Processor|ALUnit|Add0~8_combout  & (!\Processor|REGISTER_AC|OUT [2] & !\Processor|ALUnit|Add0~7 )) # (!\Processor|ALUnit|Add0~8_combout  & ((!\Processor|ALUnit|Add0~7 ) # (!\Processor|REGISTER_AC|OUT [2]))))

	.dataa(\Processor|ALUnit|Add0~8_combout ),
	.datab(\Processor|REGISTER_AC|OUT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~7 ),
	.combout(\Processor|ALUnit|Add0~9_combout ),
	.cout(\Processor|ALUnit|Add0~10 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~9 .lut_mask = 16'h9617;
defparam \Processor|ALUnit|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N4
cycloneive_lcell_comb \Processor|ALUnit|Mux4~0 (
// Equation(s):
// \Processor|ALUnit|Mux4~0_combout  = (\Processor|CUnit|ALU_OP [1] & (\Processor|Muxer|BUS [2] & ((\Processor|ALUnit|Mux16~0_combout )))) # (!\Processor|CUnit|ALU_OP [1] & (((\Processor|ALUnit|Add0~9_combout ) # (!\Processor|ALUnit|Mux16~0_combout ))))

	.dataa(\Processor|CUnit|ALU_OP [1]),
	.datab(\Processor|Muxer|BUS [2]),
	.datac(\Processor|ALUnit|Add0~9_combout ),
	.datad(\Processor|ALUnit|Mux16~0_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux4~0 .lut_mask = 16'hD855;
defparam \Processor|ALUnit|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N14
cycloneive_lcell_comb \Processor|ALUnit|Mux4 (
// Equation(s):
// \Processor|ALUnit|Mux4~combout  = (\Processor|ALUnit|Mux4~0_combout  & ((\Processor|REGISTER_AC|OUT [0]) # ((!\Processor|CUnit|ALU_OP [2])))) # (!\Processor|ALUnit|Mux4~0_combout  & (((\Processor|REGISTER_AC|OUT [3] & \Processor|CUnit|ALU_OP [2]))))

	.dataa(\Processor|REGISTER_AC|OUT [0]),
	.datab(\Processor|REGISTER_AC|OUT [3]),
	.datac(\Processor|ALUnit|Mux4~0_combout ),
	.datad(\Processor|CUnit|ALU_OP [2]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux4~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux4 .lut_mask = 16'hACF0;
defparam \Processor|ALUnit|Mux4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N0
cycloneive_lcell_comb \Processor|ALUnit|C_bus[2] (
// Equation(s):
// \Processor|ALUnit|C_bus [2] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|Mux4~combout )) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|C_bus [2])))

	.dataa(\Processor|ALUnit|Mux4~combout ),
	.datab(gnd),
	.datac(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.datad(\Processor|ALUnit|C_bus [2]),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [2]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[2] .lut_mask = 16'hAFA0;
defparam \Processor|ALUnit|C_bus[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N1
dffeas \Processor|REGISTER_AC|OUT[2] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|ALUnit|C_bus [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[2] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N24
cycloneive_lcell_comb \Processor|ALUnit|Add0~12 (
// Equation(s):
// \Processor|ALUnit|Add0~12_combout  = ((\Processor|ALUnit|Add0~11_combout  $ (\Processor|REGISTER_AC|OUT [3] $ (!\Processor|ALUnit|Add0~10 )))) # (GND)
// \Processor|ALUnit|Add0~13  = CARRY((\Processor|ALUnit|Add0~11_combout  & ((\Processor|REGISTER_AC|OUT [3]) # (!\Processor|ALUnit|Add0~10 ))) # (!\Processor|ALUnit|Add0~11_combout  & (\Processor|REGISTER_AC|OUT [3] & !\Processor|ALUnit|Add0~10 )))

	.dataa(\Processor|ALUnit|Add0~11_combout ),
	.datab(\Processor|REGISTER_AC|OUT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~10 ),
	.combout(\Processor|ALUnit|Add0~12_combout ),
	.cout(\Processor|ALUnit|Add0~13 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~12 .lut_mask = 16'h698E;
defparam \Processor|ALUnit|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N26
cycloneive_lcell_comb \Processor|ALUnit|Add0~15 (
// Equation(s):
// \Processor|ALUnit|Add0~15_combout  = (\Processor|ALUnit|Add0~14_combout  & ((\Processor|REGISTER_AC|OUT [4] & (\Processor|ALUnit|Add0~13  & VCC)) # (!\Processor|REGISTER_AC|OUT [4] & (!\Processor|ALUnit|Add0~13 )))) # (!\Processor|ALUnit|Add0~14_combout  
// & ((\Processor|REGISTER_AC|OUT [4] & (!\Processor|ALUnit|Add0~13 )) # (!\Processor|REGISTER_AC|OUT [4] & ((\Processor|ALUnit|Add0~13 ) # (GND)))))
// \Processor|ALUnit|Add0~16  = CARRY((\Processor|ALUnit|Add0~14_combout  & (!\Processor|REGISTER_AC|OUT [4] & !\Processor|ALUnit|Add0~13 )) # (!\Processor|ALUnit|Add0~14_combout  & ((!\Processor|ALUnit|Add0~13 ) # (!\Processor|REGISTER_AC|OUT [4]))))

	.dataa(\Processor|ALUnit|Add0~14_combout ),
	.datab(\Processor|REGISTER_AC|OUT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~13 ),
	.combout(\Processor|ALUnit|Add0~15_combout ),
	.cout(\Processor|ALUnit|Add0~16 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~15 .lut_mask = 16'h9617;
defparam \Processor|ALUnit|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cycloneive_lcell_comb \Processor|ALUnit|Add0~18 (
// Equation(s):
// \Processor|ALUnit|Add0~18_combout  = ((\Processor|REGISTER_AC|OUT [5] $ (\Processor|ALUnit|Add0~17_combout  $ (!\Processor|ALUnit|Add0~16 )))) # (GND)
// \Processor|ALUnit|Add0~19  = CARRY((\Processor|REGISTER_AC|OUT [5] & ((\Processor|ALUnit|Add0~17_combout ) # (!\Processor|ALUnit|Add0~16 ))) # (!\Processor|REGISTER_AC|OUT [5] & (\Processor|ALUnit|Add0~17_combout  & !\Processor|ALUnit|Add0~16 )))

	.dataa(\Processor|REGISTER_AC|OUT [5]),
	.datab(\Processor|ALUnit|Add0~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~16 ),
	.combout(\Processor|ALUnit|Add0~18_combout ),
	.cout(\Processor|ALUnit|Add0~19 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~18 .lut_mask = 16'h698E;
defparam \Processor|ALUnit|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N2
cycloneive_lcell_comb \Processor|ALUnit|Mux7~1 (
// Equation(s):
// \Processor|ALUnit|Mux7~1_combout  = (\Processor|CUnit|ALU_OP [2] & (((!\Processor|CUnit|ALU_OP [1])))) # (!\Processor|CUnit|ALU_OP [2] & ((\Processor|CUnit|ALU_OP [1] & (\Processor|ALUnit|Mux7~0_combout )) # (!\Processor|CUnit|ALU_OP [1] & 
// ((\Processor|ALUnit|Add0~18_combout )))))

	.dataa(\Processor|ALUnit|Mux7~0_combout ),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|CUnit|ALU_OP [1]),
	.datad(\Processor|ALUnit|Add0~18_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux7~1 .lut_mask = 16'h2F2C;
defparam \Processor|ALUnit|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N24
cycloneive_lcell_comb \Processor|ALUnit|Mux7 (
// Equation(s):
// \Processor|ALUnit|Mux7~combout  = (\Processor|ALUnit|Mux7~1_combout  & (((\Processor|REGISTER_AC|OUT [3])) # (!\Processor|CUnit|ALU_OP [2]))) # (!\Processor|ALUnit|Mux7~1_combout  & (\Processor|CUnit|ALU_OP [2] & ((\Processor|REGISTER_AC|OUT [6]))))

	.dataa(\Processor|ALUnit|Mux7~1_combout ),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|REGISTER_AC|OUT [3]),
	.datad(\Processor|REGISTER_AC|OUT [6]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux7~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux7 .lut_mask = 16'hE6A2;
defparam \Processor|ALUnit|Mux7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N6
cycloneive_lcell_comb \Processor|ALUnit|C_bus[5] (
// Equation(s):
// \Processor|ALUnit|C_bus [5] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|Mux7~combout )) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|C_bus [5])))

	.dataa(gnd),
	.datab(\Processor|ALUnit|Mux7~combout ),
	.datac(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.datad(\Processor|ALUnit|C_bus [5]),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [5]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[5] .lut_mask = 16'hCFC0;
defparam \Processor|ALUnit|C_bus[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N7
dffeas \Processor|REGISTER_AC|OUT[5] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|ALUnit|C_bus [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[5] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N30
cycloneive_lcell_comb \Processor|ALUnit|Add0~21 (
// Equation(s):
// \Processor|ALUnit|Add0~21_combout  = (\Processor|ALUnit|Add0~20_combout  & ((\Processor|REGISTER_AC|OUT [6] & (\Processor|ALUnit|Add0~19  & VCC)) # (!\Processor|REGISTER_AC|OUT [6] & (!\Processor|ALUnit|Add0~19 )))) # (!\Processor|ALUnit|Add0~20_combout  
// & ((\Processor|REGISTER_AC|OUT [6] & (!\Processor|ALUnit|Add0~19 )) # (!\Processor|REGISTER_AC|OUT [6] & ((\Processor|ALUnit|Add0~19 ) # (GND)))))
// \Processor|ALUnit|Add0~22  = CARRY((\Processor|ALUnit|Add0~20_combout  & (!\Processor|REGISTER_AC|OUT [6] & !\Processor|ALUnit|Add0~19 )) # (!\Processor|ALUnit|Add0~20_combout  & ((!\Processor|ALUnit|Add0~19 ) # (!\Processor|REGISTER_AC|OUT [6]))))

	.dataa(\Processor|ALUnit|Add0~20_combout ),
	.datab(\Processor|REGISTER_AC|OUT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~19 ),
	.combout(\Processor|ALUnit|Add0~21_combout ),
	.cout(\Processor|ALUnit|Add0~22 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~21 .lut_mask = 16'h9617;
defparam \Processor|ALUnit|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \Processor|ALUnit|Add0~24 (
// Equation(s):
// \Processor|ALUnit|Add0~24_combout  = ((\Processor|REGISTER_AC|OUT [7] $ (\Processor|ALUnit|Add0~23_combout  $ (!\Processor|ALUnit|Add0~22 )))) # (GND)
// \Processor|ALUnit|Add0~25  = CARRY((\Processor|REGISTER_AC|OUT [7] & ((\Processor|ALUnit|Add0~23_combout ) # (!\Processor|ALUnit|Add0~22 ))) # (!\Processor|REGISTER_AC|OUT [7] & (\Processor|ALUnit|Add0~23_combout  & !\Processor|ALUnit|Add0~22 )))

	.dataa(\Processor|REGISTER_AC|OUT [7]),
	.datab(\Processor|ALUnit|Add0~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~22 ),
	.combout(\Processor|ALUnit|Add0~24_combout ),
	.cout(\Processor|ALUnit|Add0~25 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~24 .lut_mask = 16'h698E;
defparam \Processor|ALUnit|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \Processor|ALUnit|Add0~27 (
// Equation(s):
// \Processor|ALUnit|Add0~27_combout  = (\Processor|ALUnit|Add0~26_combout  & ((\Processor|REGISTER_AC|OUT [8] & (\Processor|ALUnit|Add0~25  & VCC)) # (!\Processor|REGISTER_AC|OUT [8] & (!\Processor|ALUnit|Add0~25 )))) # (!\Processor|ALUnit|Add0~26_combout  
// & ((\Processor|REGISTER_AC|OUT [8] & (!\Processor|ALUnit|Add0~25 )) # (!\Processor|REGISTER_AC|OUT [8] & ((\Processor|ALUnit|Add0~25 ) # (GND)))))
// \Processor|ALUnit|Add0~28  = CARRY((\Processor|ALUnit|Add0~26_combout  & (!\Processor|REGISTER_AC|OUT [8] & !\Processor|ALUnit|Add0~25 )) # (!\Processor|ALUnit|Add0~26_combout  & ((!\Processor|ALUnit|Add0~25 ) # (!\Processor|REGISTER_AC|OUT [8]))))

	.dataa(\Processor|ALUnit|Add0~26_combout ),
	.datab(\Processor|REGISTER_AC|OUT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~25 ),
	.combout(\Processor|ALUnit|Add0~27_combout ),
	.cout(\Processor|ALUnit|Add0~28 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~27 .lut_mask = 16'h9617;
defparam \Processor|ALUnit|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \Processor|ALUnit|Mux10~0 (
// Equation(s):
// \Processor|ALUnit|Mux10~0_combout  = (\Processor|ALUnit|Mux16~0_combout  & ((\Processor|CUnit|ALU_OP [1] & (\Processor|Muxer|BUS [8])) # (!\Processor|CUnit|ALU_OP [1] & ((\Processor|ALUnit|Add0~27_combout ))))) # (!\Processor|ALUnit|Mux16~0_combout  & 
// (((!\Processor|CUnit|ALU_OP [1]))))

	.dataa(\Processor|ALUnit|Mux16~0_combout ),
	.datab(\Processor|Muxer|BUS [8]),
	.datac(\Processor|CUnit|ALU_OP [1]),
	.datad(\Processor|ALUnit|Add0~27_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux10~0 .lut_mask = 16'h8F85;
defparam \Processor|ALUnit|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[9]~35 (
// Equation(s):
// \Processor|REGISTER_01|OUT[9]~35_combout  = (\Processor|REGISTER_01|OUT [9] & (!\Processor|REGISTER_01|OUT[8]~34 )) # (!\Processor|REGISTER_01|OUT [9] & ((\Processor|REGISTER_01|OUT[8]~34 ) # (GND)))
// \Processor|REGISTER_01|OUT[9]~36  = CARRY((!\Processor|REGISTER_01|OUT[8]~34 ) # (!\Processor|REGISTER_01|OUT [9]))

	.dataa(gnd),
	.datab(\Processor|REGISTER_01|OUT [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[8]~34 ),
	.combout(\Processor|REGISTER_01|OUT[9]~35_combout ),
	.cout(\Processor|REGISTER_01|OUT[9]~36 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[9]~35 .lut_mask = 16'h3C3F;
defparam \Processor|REGISTER_01|OUT[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y37_N27
dffeas \Processor|REGISTER_TR|OUT[9] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|Muxer|BUS [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_TR|OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_TR|OUT[9] .is_wysiwyg = "true";
defparam \Processor|REGISTER_TR|OUT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneive_lcell_comb \Processor|Muxer|Mux9~0 (
// Equation(s):
// \Processor|Muxer|Mux9~0_combout  = (\Processor|PROGRAM_COUNTER|OUT [9] & \Processor|CUnit|REG_IN_B_BUS [0])

	.dataa(gnd),
	.datab(\Processor|PROGRAM_COUNTER|OUT [9]),
	.datac(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux9~0 .lut_mask = 16'hC0C0;
defparam \Processor|Muxer|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneive_lcell_comb \Processor|Muxer|Mux12~7 (
// Equation(s):
// \Processor|Muxer|Mux12~7_combout  = ((\Processor|CUnit|REG_IN_B_BUS [1] & !\Processor|CUnit|REG_IN_B_BUS [0])) # (!\Processor|CUnit|REG_IN_B_BUS [2])

	.dataa(gnd),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datad(\Processor|CUnit|REG_IN_B_BUS [2]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux12~7 .lut_mask = 16'h0CFF;
defparam \Processor|Muxer|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneive_lcell_comb \Processor|Muxer|Mux12~8 (
// Equation(s):
// \Processor|Muxer|Mux12~8_combout  = (\Processor|CUnit|REG_IN_B_BUS [2] & ((\Processor|CUnit|REG_IN_B_BUS [1]) # (\Processor|CUnit|REG_IN_B_BUS [0])))

	.dataa(gnd),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datad(\Processor|CUnit|REG_IN_B_BUS [2]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux12~8 .lut_mask = 16'hFC00;
defparam \Processor|Muxer|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
cycloneive_lcell_comb \Processor|Muxer|Mux9~1 (
// Equation(s):
// \Processor|Muxer|Mux9~1_combout  = (\Processor|Muxer|Mux12~7_combout  & ((\Processor|Muxer|Mux12~8_combout  & (\Processor|REGISTER_AC|OUT [9])) # (!\Processor|Muxer|Mux12~8_combout  & ((\Processor|Muxer|Mux9~0_combout ))))) # 
// (!\Processor|Muxer|Mux12~7_combout  & (((!\Processor|Muxer|Mux12~8_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [9]),
	.datab(\Processor|Muxer|Mux9~0_combout ),
	.datac(\Processor|Muxer|Mux12~7_combout ),
	.datad(\Processor|Muxer|Mux12~8_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux9~1 .lut_mask = 16'hA0CF;
defparam \Processor|Muxer|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N1
dffeas \Processor|GENERAL_REGISTER|OUT[9] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|BUS [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[9] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \Processor|Muxer|Mux9~2 (
// Equation(s):
// \Processor|Muxer|Mux9~2_combout  = (\Processor|Muxer|Mux9~1_combout  & ((\Processor|REGISTER_TR|OUT [9]) # ((\Processor|Muxer|Mux12~1_combout )))) # (!\Processor|Muxer|Mux9~1_combout  & (((\Processor|GENERAL_REGISTER|OUT [9] & 
// !\Processor|Muxer|Mux12~1_combout ))))

	.dataa(\Processor|REGISTER_TR|OUT [9]),
	.datab(\Processor|Muxer|Mux9~1_combout ),
	.datac(\Processor|GENERAL_REGISTER|OUT [9]),
	.datad(\Processor|Muxer|Mux12~1_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux9~2 .lut_mask = 16'hCCB8;
defparam \Processor|Muxer|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneive_lcell_comb \Processor|Muxer|Mux9~3 (
// Equation(s):
// \Processor|Muxer|Mux9~3_combout  = (\Processor|Muxer|Mux12~0_combout  & (((\Processor|REGISTER_01|OUT [9]) # (\Processor|Muxer|Mux7~0_combout )))) # (!\Processor|Muxer|Mux12~0_combout  & (\Processor|Muxer|Mux9~2_combout  & 
// ((!\Processor|Muxer|Mux7~0_combout ))))

	.dataa(\Processor|Muxer|Mux12~0_combout ),
	.datab(\Processor|Muxer|Mux9~2_combout ),
	.datac(\Processor|REGISTER_01|OUT [9]),
	.datad(\Processor|Muxer|Mux7~0_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux9~3 .lut_mask = 16'hAAE4;
defparam \Processor|Muxer|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \Processor|Muxer|Mux9~4 (
// Equation(s):
// \Processor|Muxer|Mux9~4_combout  = (\Processor|Muxer|Mux7~0_combout  & ((\Processor|Muxer|Mux9~3_combout  & (\Processor|REGISTER_02|OUT [9])) # (!\Processor|Muxer|Mux9~3_combout  & ((\Processor|REGISTER_AR|OUT [9]))))) # (!\Processor|Muxer|Mux7~0_combout  
// & (((\Processor|Muxer|Mux9~3_combout ))))

	.dataa(\Processor|Muxer|Mux7~0_combout ),
	.datab(\Processor|REGISTER_02|OUT [9]),
	.datac(\Processor|REGISTER_AR|OUT [9]),
	.datad(\Processor|Muxer|Mux9~3_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux9~4 .lut_mask = 16'hDDA0;
defparam \Processor|Muxer|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \Processor|Muxer|BUS[9] (
// Equation(s):
// \Processor|Muxer|BUS [9] = (GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & ((\Processor|Muxer|BUS [9]))) # (!GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & (\Processor|Muxer|Mux9~4_combout ))

	.dataa(\Processor|Muxer|Mux9~4_combout ),
	.datab(\Processor|Muxer|Mux16~0clkctrl_outclk ),
	.datac(\Processor|Muxer|BUS [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|Muxer|BUS [9]),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|BUS[9] .lut_mask = 16'hE2E2;
defparam \Processor|Muxer|BUS[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N19
dffeas \Processor|REGISTER_01|OUT[9] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[9]~35_combout ),
	.asdata(\Processor|Muxer|BUS [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[9] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[10]~37 (
// Equation(s):
// \Processor|REGISTER_01|OUT[10]~37_combout  = (\Processor|REGISTER_01|OUT [10] & (\Processor|REGISTER_01|OUT[9]~36  $ (GND))) # (!\Processor|REGISTER_01|OUT [10] & (!\Processor|REGISTER_01|OUT[9]~36  & VCC))
// \Processor|REGISTER_01|OUT[10]~38  = CARRY((\Processor|REGISTER_01|OUT [10] & !\Processor|REGISTER_01|OUT[9]~36 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_01|OUT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[9]~36 ),
	.combout(\Processor|REGISTER_01|OUT[10]~37_combout ),
	.cout(\Processor|REGISTER_01|OUT[10]~38 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[10]~37 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_01|OUT[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y37_N21
dffeas \Processor|REGISTER_01|OUT[10] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[10]~37_combout ),
	.asdata(\Processor|Muxer|BUS [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[10] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
cycloneive_lcell_comb \Processor|Muxer|Mux10~0 (
// Equation(s):
// \Processor|Muxer|Mux10~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & \Processor|PROGRAM_COUNTER|OUT [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datad(\Processor|PROGRAM_COUNTER|OUT [10]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux10~0 .lut_mask = 16'hF000;
defparam \Processor|Muxer|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
cycloneive_lcell_comb \Processor|Muxer|Mux10~1 (
// Equation(s):
// \Processor|Muxer|Mux10~1_combout  = (\Processor|Muxer|Mux12~7_combout  & ((\Processor|Muxer|Mux12~8_combout  & (\Processor|REGISTER_AC|OUT [10])) # (!\Processor|Muxer|Mux12~8_combout  & ((\Processor|Muxer|Mux10~0_combout ))))) # 
// (!\Processor|Muxer|Mux12~7_combout  & (((!\Processor|Muxer|Mux12~8_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [10]),
	.datab(\Processor|Muxer|Mux10~0_combout ),
	.datac(\Processor|Muxer|Mux12~7_combout ),
	.datad(\Processor|Muxer|Mux12~8_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux10~1 .lut_mask = 16'hA0CF;
defparam \Processor|Muxer|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N1
dffeas \Processor|GENERAL_REGISTER|OUT[10] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|BUS [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[10] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N11
dffeas \Processor|REGISTER_TR|OUT[10] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|Muxer|BUS [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_TR|OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_TR|OUT[10] .is_wysiwyg = "true";
defparam \Processor|REGISTER_TR|OUT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneive_lcell_comb \Processor|Muxer|Mux10~2 (
// Equation(s):
// \Processor|Muxer|Mux10~2_combout  = (\Processor|Muxer|Mux12~1_combout  & (\Processor|Muxer|Mux10~1_combout )) # (!\Processor|Muxer|Mux12~1_combout  & ((\Processor|Muxer|Mux10~1_combout  & ((\Processor|REGISTER_TR|OUT [10]))) # 
// (!\Processor|Muxer|Mux10~1_combout  & (\Processor|GENERAL_REGISTER|OUT [10]))))

	.dataa(\Processor|Muxer|Mux12~1_combout ),
	.datab(\Processor|Muxer|Mux10~1_combout ),
	.datac(\Processor|GENERAL_REGISTER|OUT [10]),
	.datad(\Processor|REGISTER_TR|OUT [10]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux10~2 .lut_mask = 16'hDC98;
defparam \Processor|Muxer|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \Processor|Muxer|Mux10~3 (
// Equation(s):
// \Processor|Muxer|Mux10~3_combout  = (\Processor|Muxer|Mux12~0_combout  & (\Processor|Muxer|Mux7~0_combout )) # (!\Processor|Muxer|Mux12~0_combout  & ((\Processor|Muxer|Mux7~0_combout  & (\Processor|REGISTER_AR|OUT [10])) # 
// (!\Processor|Muxer|Mux7~0_combout  & ((\Processor|Muxer|Mux10~2_combout )))))

	.dataa(\Processor|Muxer|Mux12~0_combout ),
	.datab(\Processor|Muxer|Mux7~0_combout ),
	.datac(\Processor|REGISTER_AR|OUT [10]),
	.datad(\Processor|Muxer|Mux10~2_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux10~3 .lut_mask = 16'hD9C8;
defparam \Processor|Muxer|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \Processor|Muxer|Mux10~4 (
// Equation(s):
// \Processor|Muxer|Mux10~4_combout  = (\Processor|Muxer|Mux12~0_combout  & ((\Processor|Muxer|Mux10~3_combout  & ((\Processor|REGISTER_02|OUT [10]))) # (!\Processor|Muxer|Mux10~3_combout  & (\Processor|REGISTER_01|OUT [10])))) # 
// (!\Processor|Muxer|Mux12~0_combout  & (((\Processor|Muxer|Mux10~3_combout ))))

	.dataa(\Processor|Muxer|Mux12~0_combout ),
	.datab(\Processor|REGISTER_01|OUT [10]),
	.datac(\Processor|REGISTER_02|OUT [10]),
	.datad(\Processor|Muxer|Mux10~3_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux10~4 .lut_mask = 16'hF588;
defparam \Processor|Muxer|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \Processor|Muxer|BUS[10] (
// Equation(s):
// \Processor|Muxer|BUS [10] = (GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & ((\Processor|Muxer|BUS [10]))) # (!GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & (\Processor|Muxer|Mux10~4_combout ))

	.dataa(\Processor|Muxer|Mux10~4_combout ),
	.datab(gnd),
	.datac(\Processor|Muxer|Mux16~0clkctrl_outclk ),
	.datad(\Processor|Muxer|BUS [10]),
	.cin(gnd),
	.combout(\Processor|Muxer|BUS [10]),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|BUS[10] .lut_mask = 16'hFA0A;
defparam \Processor|Muxer|BUS[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \Processor|ALUnit|Add0~32 (
// Equation(s):
// \Processor|ALUnit|Add0~32_combout  = \Processor|Muxer|BUS [10] $ (\Processor|CUnit|ALU_OP [0])

	.dataa(gnd),
	.datab(\Processor|Muxer|BUS [10]),
	.datac(\Processor|CUnit|ALU_OP [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~32 .lut_mask = 16'h3C3C;
defparam \Processor|ALUnit|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \Processor|ALUnit|Add0~29 (
// Equation(s):
// \Processor|ALUnit|Add0~29_combout  = \Processor|CUnit|ALU_OP [0] $ (\Processor|Muxer|BUS [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|CUnit|ALU_OP [0]),
	.datad(\Processor|Muxer|BUS [9]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~29 .lut_mask = 16'h0FF0;
defparam \Processor|ALUnit|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneive_lcell_comb \Processor|ALUnit|Add0~30 (
// Equation(s):
// \Processor|ALUnit|Add0~30_combout  = ((\Processor|REGISTER_AC|OUT [9] $ (\Processor|ALUnit|Add0~29_combout  $ (!\Processor|ALUnit|Add0~28 )))) # (GND)
// \Processor|ALUnit|Add0~31  = CARRY((\Processor|REGISTER_AC|OUT [9] & ((\Processor|ALUnit|Add0~29_combout ) # (!\Processor|ALUnit|Add0~28 ))) # (!\Processor|REGISTER_AC|OUT [9] & (\Processor|ALUnit|Add0~29_combout  & !\Processor|ALUnit|Add0~28 )))

	.dataa(\Processor|REGISTER_AC|OUT [9]),
	.datab(\Processor|ALUnit|Add0~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~28 ),
	.combout(\Processor|ALUnit|Add0~30_combout ),
	.cout(\Processor|ALUnit|Add0~31 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~30 .lut_mask = 16'h698E;
defparam \Processor|ALUnit|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneive_lcell_comb \Processor|ALUnit|Add0~33 (
// Equation(s):
// \Processor|ALUnit|Add0~33_combout  = (\Processor|ALUnit|Add0~32_combout  & ((\Processor|REGISTER_AC|OUT [10] & (\Processor|ALUnit|Add0~31  & VCC)) # (!\Processor|REGISTER_AC|OUT [10] & (!\Processor|ALUnit|Add0~31 )))) # (!\Processor|ALUnit|Add0~32_combout 
//  & ((\Processor|REGISTER_AC|OUT [10] & (!\Processor|ALUnit|Add0~31 )) # (!\Processor|REGISTER_AC|OUT [10] & ((\Processor|ALUnit|Add0~31 ) # (GND)))))
// \Processor|ALUnit|Add0~34  = CARRY((\Processor|ALUnit|Add0~32_combout  & (!\Processor|REGISTER_AC|OUT [10] & !\Processor|ALUnit|Add0~31 )) # (!\Processor|ALUnit|Add0~32_combout  & ((!\Processor|ALUnit|Add0~31 ) # (!\Processor|REGISTER_AC|OUT [10]))))

	.dataa(\Processor|ALUnit|Add0~32_combout ),
	.datab(\Processor|REGISTER_AC|OUT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~31 ),
	.combout(\Processor|ALUnit|Add0~33_combout ),
	.cout(\Processor|ALUnit|Add0~34 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~33 .lut_mask = 16'h9617;
defparam \Processor|ALUnit|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneive_lcell_comb \Processor|ALUnit|Mux12~0 (
// Equation(s):
// \Processor|ALUnit|Mux12~0_combout  = (\Processor|ALUnit|Mux16~0_combout  & ((\Processor|CUnit|ALU_OP [1] & (\Processor|Muxer|BUS [10])) # (!\Processor|CUnit|ALU_OP [1] & ((\Processor|ALUnit|Add0~33_combout ))))) # (!\Processor|ALUnit|Mux16~0_combout  & 
// (((!\Processor|CUnit|ALU_OP [1]))))

	.dataa(\Processor|ALUnit|Mux16~0_combout ),
	.datab(\Processor|Muxer|BUS [10]),
	.datac(\Processor|CUnit|ALU_OP [1]),
	.datad(\Processor|ALUnit|Add0~33_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux12~0 .lut_mask = 16'h8F85;
defparam \Processor|ALUnit|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneive_lcell_comb \Processor|ALUnit|Mux12 (
// Equation(s):
// \Processor|ALUnit|Mux12~combout  = (\Processor|CUnit|ALU_OP [2] & ((\Processor|ALUnit|Mux12~0_combout  & ((\Processor|REGISTER_AC|OUT [8]))) # (!\Processor|ALUnit|Mux12~0_combout  & (\Processor|REGISTER_AC|OUT [11])))) # (!\Processor|CUnit|ALU_OP [2] & 
// (((\Processor|ALUnit|Mux12~0_combout ))))

	.dataa(\Processor|CUnit|ALU_OP [2]),
	.datab(\Processor|REGISTER_AC|OUT [11]),
	.datac(\Processor|ALUnit|Mux12~0_combout ),
	.datad(\Processor|REGISTER_AC|OUT [8]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux12~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux12 .lut_mask = 16'hF858;
defparam \Processor|ALUnit|Mux12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \Processor|ALUnit|C_bus[10] (
// Equation(s):
// \Processor|ALUnit|C_bus [10] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|Mux12~combout )) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|C_bus [10])))

	.dataa(gnd),
	.datab(\Processor|ALUnit|Mux12~combout ),
	.datac(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.datad(\Processor|ALUnit|C_bus [10]),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [10]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[10] .lut_mask = 16'hCFC0;
defparam \Processor|ALUnit|C_bus[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N11
dffeas \Processor|REGISTER_AC|OUT[10] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|ALUnit|C_bus [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[10] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \Processor|ALUnit|Mux11~0 (
// Equation(s):
// \Processor|ALUnit|Mux11~0_combout  = (\Processor|CUnit|ALU_OP [1] & (\Processor|Muxer|BUS [9] & ((\Processor|ALUnit|Mux16~0_combout )))) # (!\Processor|CUnit|ALU_OP [1] & (((\Processor|ALUnit|Add0~30_combout ) # (!\Processor|ALUnit|Mux16~0_combout ))))

	.dataa(\Processor|CUnit|ALU_OP [1]),
	.datab(\Processor|Muxer|BUS [9]),
	.datac(\Processor|ALUnit|Add0~30_combout ),
	.datad(\Processor|ALUnit|Mux16~0_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux11~0 .lut_mask = 16'hD855;
defparam \Processor|ALUnit|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \Processor|ALUnit|Mux11 (
// Equation(s):
// \Processor|ALUnit|Mux11~combout  = (\Processor|ALUnit|Mux11~0_combout  & (((\Processor|REGISTER_AC|OUT [7]) # (!\Processor|CUnit|ALU_OP [2])))) # (!\Processor|ALUnit|Mux11~0_combout  & (\Processor|REGISTER_AC|OUT [10] & (\Processor|CUnit|ALU_OP [2])))

	.dataa(\Processor|REGISTER_AC|OUT [10]),
	.datab(\Processor|ALUnit|Mux11~0_combout ),
	.datac(\Processor|CUnit|ALU_OP [2]),
	.datad(\Processor|REGISTER_AC|OUT [7]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux11~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux11 .lut_mask = 16'hEC2C;
defparam \Processor|ALUnit|Mux11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneive_lcell_comb \Processor|ALUnit|C_bus[9] (
// Equation(s):
// \Processor|ALUnit|C_bus [9] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|Mux11~combout )) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|C_bus [9])))

	.dataa(\Processor|ALUnit|Mux11~combout ),
	.datab(gnd),
	.datac(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.datad(\Processor|ALUnit|C_bus [9]),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [9]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[9] .lut_mask = 16'hAFA0;
defparam \Processor|ALUnit|C_bus[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N19
dffeas \Processor|REGISTER_AC|OUT[9] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|ALUnit|C_bus [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[9] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneive_lcell_comb \Processor|ALUnit|Mux10 (
// Equation(s):
// \Processor|ALUnit|Mux10~combout  = (\Processor|ALUnit|Mux10~0_combout  & (((\Processor|REGISTER_AC|OUT [6]) # (!\Processor|CUnit|ALU_OP [2])))) # (!\Processor|ALUnit|Mux10~0_combout  & (\Processor|REGISTER_AC|OUT [9] & (\Processor|CUnit|ALU_OP [2])))

	.dataa(\Processor|ALUnit|Mux10~0_combout ),
	.datab(\Processor|REGISTER_AC|OUT [9]),
	.datac(\Processor|CUnit|ALU_OP [2]),
	.datad(\Processor|REGISTER_AC|OUT [6]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux10~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux10 .lut_mask = 16'hEA4A;
defparam \Processor|ALUnit|Mux10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \Processor|ALUnit|C_bus[8] (
// Equation(s):
// \Processor|ALUnit|C_bus [8] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|Mux10~combout )) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|C_bus [8])))

	.dataa(\Processor|ALUnit|Mux10~combout ),
	.datab(gnd),
	.datac(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.datad(\Processor|ALUnit|C_bus [8]),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [8]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[8] .lut_mask = 16'hAFA0;
defparam \Processor|ALUnit|C_bus[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N17
dffeas \Processor|REGISTER_AC|OUT[8] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|ALUnit|C_bus [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[8] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N20
cycloneive_lcell_comb \Processor|ALUnit|Mux9~0 (
// Equation(s):
// \Processor|ALUnit|Mux9~0_combout  = (\Processor|CUnit|ALU_OP [1] & (\Processor|Muxer|BUS [7] & (\Processor|ALUnit|Mux16~0_combout ))) # (!\Processor|CUnit|ALU_OP [1] & (((\Processor|ALUnit|Add0~24_combout ) # (!\Processor|ALUnit|Mux16~0_combout ))))

	.dataa(\Processor|CUnit|ALU_OP [1]),
	.datab(\Processor|Muxer|BUS [7]),
	.datac(\Processor|ALUnit|Mux16~0_combout ),
	.datad(\Processor|ALUnit|Add0~24_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux9~0 .lut_mask = 16'hD585;
defparam \Processor|ALUnit|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N30
cycloneive_lcell_comb \Processor|ALUnit|Mux9 (
// Equation(s):
// \Processor|ALUnit|Mux9~combout  = (\Processor|CUnit|ALU_OP [2] & ((\Processor|ALUnit|Mux9~0_combout  & ((\Processor|REGISTER_AC|OUT [5]))) # (!\Processor|ALUnit|Mux9~0_combout  & (\Processor|REGISTER_AC|OUT [8])))) # (!\Processor|CUnit|ALU_OP [2] & 
// (((\Processor|ALUnit|Mux9~0_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [8]),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|REGISTER_AC|OUT [5]),
	.datad(\Processor|ALUnit|Mux9~0_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux9~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux9 .lut_mask = 16'hF388;
defparam \Processor|ALUnit|Mux9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N18
cycloneive_lcell_comb \Processor|ALUnit|C_bus[7] (
// Equation(s):
// \Processor|ALUnit|C_bus [7] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|Mux9~combout )) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|C_bus [7])))

	.dataa(gnd),
	.datab(\Processor|ALUnit|Mux9~combout ),
	.datac(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.datad(\Processor|ALUnit|C_bus [7]),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [7]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[7] .lut_mask = 16'hCFC0;
defparam \Processor|ALUnit|C_bus[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N19
dffeas \Processor|REGISTER_AC|OUT[7] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|ALUnit|C_bus [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[7] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N6
cycloneive_lcell_comb \Processor|ALUnit|Mux8~0 (
// Equation(s):
// \Processor|ALUnit|Mux8~0_combout  = (\Processor|CUnit|ALU_OP [1] & (\Processor|ALUnit|Mux16~0_combout  & ((\Processor|Muxer|BUS [6])))) # (!\Processor|CUnit|ALU_OP [1] & (((\Processor|ALUnit|Add0~21_combout )) # (!\Processor|ALUnit|Mux16~0_combout )))

	.dataa(\Processor|CUnit|ALU_OP [1]),
	.datab(\Processor|ALUnit|Mux16~0_combout ),
	.datac(\Processor|ALUnit|Add0~21_combout ),
	.datad(\Processor|Muxer|BUS [6]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux8~0 .lut_mask = 16'hD951;
defparam \Processor|ALUnit|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N26
cycloneive_lcell_comb \Processor|ALUnit|Mux8 (
// Equation(s):
// \Processor|ALUnit|Mux8~combout  = (\Processor|CUnit|ALU_OP [2] & ((\Processor|ALUnit|Mux8~0_combout  & (\Processor|REGISTER_AC|OUT [4])) # (!\Processor|ALUnit|Mux8~0_combout  & ((\Processor|REGISTER_AC|OUT [7]))))) # (!\Processor|CUnit|ALU_OP [2] & 
// (((\Processor|ALUnit|Mux8~0_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [4]),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|REGISTER_AC|OUT [7]),
	.datad(\Processor|ALUnit|Mux8~0_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux8~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux8 .lut_mask = 16'hBBC0;
defparam \Processor|ALUnit|Mux8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N16
cycloneive_lcell_comb \Processor|ALUnit|C_bus[6] (
// Equation(s):
// \Processor|ALUnit|C_bus [6] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|Mux8~combout )) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|C_bus [6])))

	.dataa(gnd),
	.datab(\Processor|ALUnit|Mux8~combout ),
	.datac(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.datad(\Processor|ALUnit|C_bus [6]),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [6]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[6] .lut_mask = 16'hCFC0;
defparam \Processor|ALUnit|C_bus[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N17
dffeas \Processor|REGISTER_AC|OUT[6] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|ALUnit|C_bus [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[6] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \Processor|Muxer|Mux6~1 (
// Equation(s):
// \Processor|Muxer|Mux6~1_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux6~0_combout  & ((\IROM|altsyncram_component|auto_generated|q_a [6]))) # (!\Processor|Muxer|Mux6~0_combout  & (\Processor|REGISTER_AC|OUT [6])))) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & (\Processor|Muxer|Mux6~0_combout ))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datab(\Processor|Muxer|Mux6~0_combout ),
	.datac(\Processor|REGISTER_AC|OUT [6]),
	.datad(\IROM|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux6~1 .lut_mask = 16'hEC64;
defparam \Processor|Muxer|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \Processor|Muxer|Mux6~4 (
// Equation(s):
// \Processor|Muxer|Mux6~4_combout  = (\Processor|Muxer|Mux7~0_combout  & (((\Processor|Muxer|Mux7~1_combout )))) # (!\Processor|Muxer|Mux7~0_combout  & ((\Processor|Muxer|Mux7~1_combout  & ((\Processor|Muxer|Mux6~1_combout ))) # 
// (!\Processor|Muxer|Mux7~1_combout  & (\Processor|Muxer|Mux6~3_combout ))))

	.dataa(\Processor|Muxer|Mux6~3_combout ),
	.datab(\Processor|Muxer|Mux7~0_combout ),
	.datac(\Processor|Muxer|Mux7~1_combout ),
	.datad(\Processor|Muxer|Mux6~1_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux6~4 .lut_mask = 16'hF2C2;
defparam \Processor|Muxer|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \Processor|Muxer|Mux6~5 (
// Equation(s):
// \Processor|Muxer|Mux6~5_combout  = (\Processor|Muxer|Mux6~4_combout  & (((\Processor|REGISTER_AR|OUT [6]) # (!\Processor|Muxer|Mux7~0_combout )))) # (!\Processor|Muxer|Mux6~4_combout  & (\Processor|REGISTER_02|OUT [6] & ((\Processor|Muxer|Mux7~0_combout 
// ))))

	.dataa(\Processor|REGISTER_02|OUT [6]),
	.datab(\Processor|REGISTER_AR|OUT [6]),
	.datac(\Processor|Muxer|Mux6~4_combout ),
	.datad(\Processor|Muxer|Mux7~0_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux6~5 .lut_mask = 16'hCAF0;
defparam \Processor|Muxer|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \Processor|Muxer|BUS[6] (
// Equation(s):
// \Processor|Muxer|BUS [6] = (GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & ((\Processor|Muxer|BUS [6]))) # (!GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & (\Processor|Muxer|Mux6~5_combout ))

	.dataa(gnd),
	.datab(\Processor|Muxer|Mux6~5_combout ),
	.datac(\Processor|Muxer|BUS [6]),
	.datad(\Processor|Muxer|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Processor|Muxer|BUS [6]),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|BUS[6] .lut_mask = 16'hF0CC;
defparam \Processor|Muxer|BUS[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N12
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~26 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ) # 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  & 
// !\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~26 .lut_mask = 16'hAAD8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N6
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~27 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~27_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout  & 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 )) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout  & 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ))))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout 
// ))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~27 .lut_mask = 16'hDDA0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N2
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~24 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ) # 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  & 
// ((!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~24 .lut_mask = 16'hF0CA;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N20
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~25 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~25_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout  & 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout  & 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 )))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout 
// ))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~25 .lut_mask = 16'hF588;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N22
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~27_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux7|_~25_combout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6 .lut_mask = 16'hBB88;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N23
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6_combout ),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N25
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5_combout ),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N9
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4_combout ),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N29
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3_combout ),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N29
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2_combout ),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N27
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N17
dffeas \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ),
	.asdata(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y39_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N4
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'h50D8;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N10
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'hF3C0;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .lut_mask = 16'hE000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'hF1F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hCCC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N2
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h2000;
defparam \ImageRam|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N24
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w[3] (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w [3] = (\ImageRam|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (!\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (!\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & !\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])))

	.dataa(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(\ImageRam|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w [3]),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w[3] .lut_mask = 16'h0002;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode431w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~18 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~18_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ) # 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout 
//  & ((!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~18 .lut_mask = 16'hF0CA;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~19 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~19_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~18_combout  & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ) # 
// ((!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~18_combout  & 
// (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & \ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~18_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~19 .lut_mask = 16'hD8AA;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~16 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~16_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # 
// (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout 
// )) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout )))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~16 .lut_mask = 16'hEE50;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~17 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~17_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~16_combout  & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ) # 
// ((!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~16_combout  & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~16_combout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~17 .lut_mask = 16'hBC8C;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \Processor|Muxer|Mux4~2 (
// Equation(s):
// \Processor|Muxer|Mux4~2_combout  = (\Processor|Muxer|Mux7~2_combout  & (\Processor|Muxer|Mux7~3_combout )) # (!\Processor|Muxer|Mux7~2_combout  & ((\Processor|Muxer|Mux7~3_combout  & 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~17_combout ))) # (!\Processor|Muxer|Mux7~3_combout  & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~19_combout ))))

	.dataa(\Processor|Muxer|Mux7~2_combout ),
	.datab(\Processor|Muxer|Mux7~3_combout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~19_combout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~17_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux4~2 .lut_mask = 16'hDC98;
defparam \Processor|Muxer|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \Processor|Muxer|Mux4~3 (
// Equation(s):
// \Processor|Muxer|Mux4~3_combout  = (\Processor|Muxer|Mux4~2_combout  & (((\Processor|REGISTER_01|OUT [4])) # (!\Processor|Muxer|Mux7~2_combout ))) # (!\Processor|Muxer|Mux4~2_combout  & (\Processor|Muxer|Mux7~2_combout  & (\Processor|PROGRAM_COUNTER|OUT 
// [4])))

	.dataa(\Processor|Muxer|Mux4~2_combout ),
	.datab(\Processor|Muxer|Mux7~2_combout ),
	.datac(\Processor|PROGRAM_COUNTER|OUT [4]),
	.datad(\Processor|REGISTER_01|OUT [4]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux4~3 .lut_mask = 16'hEA62;
defparam \Processor|Muxer|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N27
dffeas \Processor|GENERAL_REGISTER|OUT[4] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|BUS [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[4] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N29
dffeas \Processor|REGISTER_TR|OUT[4] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|Muxer|BUS [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_TR|OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_TR|OUT[4] .is_wysiwyg = "true";
defparam \Processor|REGISTER_TR|OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \Processor|Muxer|Mux4~0 (
// Equation(s):
// \Processor|Muxer|Mux4~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & (\Processor|CUnit|REG_IN_B_BUS [0])) # (!\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|CUnit|REG_IN_B_BUS [0] & (\Processor|GENERAL_REGISTER|OUT [4])) # 
// (!\Processor|CUnit|REG_IN_B_BUS [0] & ((\Processor|REGISTER_TR|OUT [4])))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datac(\Processor|GENERAL_REGISTER|OUT [4]),
	.datad(\Processor|REGISTER_TR|OUT [4]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux4~0 .lut_mask = 16'hD9C8;
defparam \Processor|Muxer|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \Processor|Muxer|Mux4~1 (
// Equation(s):
// \Processor|Muxer|Mux4~1_combout  = (\Processor|Muxer|Mux4~0_combout  & (((\IROM|altsyncram_component|auto_generated|q_a [4])) # (!\Processor|CUnit|REG_IN_B_BUS [1]))) # (!\Processor|Muxer|Mux4~0_combout  & (\Processor|CUnit|REG_IN_B_BUS [1] & 
// (\Processor|REGISTER_AC|OUT [4])))

	.dataa(\Processor|Muxer|Mux4~0_combout ),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|REGISTER_AC|OUT [4]),
	.datad(\IROM|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux4~1 .lut_mask = 16'hEA62;
defparam \Processor|Muxer|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \Processor|Muxer|Mux4~4 (
// Equation(s):
// \Processor|Muxer|Mux4~4_combout  = (\Processor|Muxer|Mux7~1_combout  & (((\Processor|Muxer|Mux4~1_combout ) # (\Processor|Muxer|Mux7~0_combout )))) # (!\Processor|Muxer|Mux7~1_combout  & (\Processor|Muxer|Mux4~3_combout  & 
// ((!\Processor|Muxer|Mux7~0_combout ))))

	.dataa(\Processor|Muxer|Mux7~1_combout ),
	.datab(\Processor|Muxer|Mux4~3_combout ),
	.datac(\Processor|Muxer|Mux4~1_combout ),
	.datad(\Processor|Muxer|Mux7~0_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux4~4 .lut_mask = 16'hAAE4;
defparam \Processor|Muxer|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \Processor|Muxer|Mux4~5 (
// Equation(s):
// \Processor|Muxer|Mux4~5_combout  = (\Processor|Muxer|Mux7~0_combout  & ((\Processor|Muxer|Mux4~4_combout  & (\Processor|REGISTER_AR|OUT [4])) # (!\Processor|Muxer|Mux4~4_combout  & ((\Processor|REGISTER_02|OUT [4]))))) # (!\Processor|Muxer|Mux7~0_combout  
// & (((\Processor|Muxer|Mux4~4_combout ))))

	.dataa(\Processor|Muxer|Mux7~0_combout ),
	.datab(\Processor|REGISTER_AR|OUT [4]),
	.datac(\Processor|Muxer|Mux4~4_combout ),
	.datad(\Processor|REGISTER_02|OUT [4]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux4~5 .lut_mask = 16'hDAD0;
defparam \Processor|Muxer|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \Processor|Muxer|BUS[4] (
// Equation(s):
// \Processor|Muxer|BUS [4] = (GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & ((\Processor|Muxer|BUS [4]))) # (!GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & (\Processor|Muxer|Mux4~5_combout ))

	.dataa(\Processor|Muxer|Mux4~5_combout ),
	.datab(gnd),
	.datac(\Processor|Muxer|Mux16~0clkctrl_outclk ),
	.datad(\Processor|Muxer|BUS [4]),
	.cin(gnd),
	.combout(\Processor|Muxer|BUS [4]),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|BUS[4] .lut_mask = 16'hFA0A;
defparam \Processor|Muxer|BUS[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N12
cycloneive_lcell_comb \Processor|ALUnit|Mux6~0 (
// Equation(s):
// \Processor|ALUnit|Mux6~0_combout  = (\Processor|CUnit|ALU_OP [1] & (\Processor|Muxer|BUS [4] & ((\Processor|ALUnit|Mux16~0_combout )))) # (!\Processor|CUnit|ALU_OP [1] & (((\Processor|ALUnit|Add0~15_combout ) # (!\Processor|ALUnit|Mux16~0_combout ))))

	.dataa(\Processor|CUnit|ALU_OP [1]),
	.datab(\Processor|Muxer|BUS [4]),
	.datac(\Processor|ALUnit|Add0~15_combout ),
	.datad(\Processor|ALUnit|Mux16~0_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux6~0 .lut_mask = 16'hD855;
defparam \Processor|ALUnit|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N22
cycloneive_lcell_comb \Processor|ALUnit|Mux6 (
// Equation(s):
// \Processor|ALUnit|Mux6~combout  = (\Processor|ALUnit|Mux6~0_combout  & (((\Processor|REGISTER_AC|OUT [2])) # (!\Processor|CUnit|ALU_OP [2]))) # (!\Processor|ALUnit|Mux6~0_combout  & (\Processor|CUnit|ALU_OP [2] & (\Processor|REGISTER_AC|OUT [5])))

	.dataa(\Processor|ALUnit|Mux6~0_combout ),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|REGISTER_AC|OUT [5]),
	.datad(\Processor|REGISTER_AC|OUT [2]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux6~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux6 .lut_mask = 16'hEA62;
defparam \Processor|ALUnit|Mux6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N28
cycloneive_lcell_comb \Processor|ALUnit|C_bus[4] (
// Equation(s):
// \Processor|ALUnit|C_bus [4] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|Mux6~combout )) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|C_bus [4])))

	.dataa(gnd),
	.datab(\Processor|ALUnit|Mux6~combout ),
	.datac(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.datad(\Processor|ALUnit|C_bus [4]),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [4]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[4] .lut_mask = 16'hCFC0;
defparam \Processor|ALUnit|C_bus[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N29
dffeas \Processor|REGISTER_AC|OUT[4] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|ALUnit|C_bus [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[4] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N8
cycloneive_lcell_comb \Processor|ALUnit|Mux5~0 (
// Equation(s):
// \Processor|ALUnit|Mux5~0_combout  = (\Processor|ALUnit|Mux16~0_combout  & ((\Processor|CUnit|ALU_OP [1] & ((\Processor|Muxer|BUS [3]))) # (!\Processor|CUnit|ALU_OP [1] & (\Processor|ALUnit|Add0~12_combout )))) # (!\Processor|ALUnit|Mux16~0_combout  & 
// (((!\Processor|CUnit|ALU_OP [1]))))

	.dataa(\Processor|ALUnit|Mux16~0_combout ),
	.datab(\Processor|ALUnit|Add0~12_combout ),
	.datac(\Processor|CUnit|ALU_OP [1]),
	.datad(\Processor|Muxer|BUS [3]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux5~0 .lut_mask = 16'hAD0D;
defparam \Processor|ALUnit|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N10
cycloneive_lcell_comb \Processor|ALUnit|Mux5 (
// Equation(s):
// \Processor|ALUnit|Mux5~combout  = (\Processor|CUnit|ALU_OP [2] & ((\Processor|ALUnit|Mux5~0_combout  & ((\Processor|REGISTER_AC|OUT [1]))) # (!\Processor|ALUnit|Mux5~0_combout  & (\Processor|REGISTER_AC|OUT [4])))) # (!\Processor|CUnit|ALU_OP [2] & 
// (((\Processor|ALUnit|Mux5~0_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [4]),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|ALUnit|Mux5~0_combout ),
	.datad(\Processor|REGISTER_AC|OUT [1]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux5~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux5 .lut_mask = 16'hF838;
defparam \Processor|ALUnit|Mux5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N2
cycloneive_lcell_comb \Processor|ALUnit|C_bus[3] (
// Equation(s):
// \Processor|ALUnit|C_bus [3] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|Mux5~combout )) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|C_bus [3])))

	.dataa(\Processor|ALUnit|Mux5~combout ),
	.datab(gnd),
	.datac(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.datad(\Processor|ALUnit|C_bus [3]),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [3]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[3] .lut_mask = 16'hAFA0;
defparam \Processor|ALUnit|C_bus[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N3
dffeas \Processor|REGISTER_AC|OUT[3] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|ALUnit|C_bus [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[3] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N3
dffeas \Processor|GENERAL_REGISTER|OUT[3] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|BUS [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[3] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N21
dffeas \Processor|REGISTER_TR|OUT[3] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|Muxer|BUS [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_TR|OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_TR|OUT[3] .is_wysiwyg = "true";
defparam \Processor|REGISTER_TR|OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \Processor|Muxer|Mux3~0 (
// Equation(s):
// \Processor|Muxer|Mux3~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & ((\Processor|CUnit|REG_IN_B_BUS [1]) # ((\Processor|GENERAL_REGISTER|OUT [3])))) # (!\Processor|CUnit|REG_IN_B_BUS [0] & (!\Processor|CUnit|REG_IN_B_BUS [1] & 
// ((\Processor|REGISTER_TR|OUT [3]))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|GENERAL_REGISTER|OUT [3]),
	.datad(\Processor|REGISTER_TR|OUT [3]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux3~0 .lut_mask = 16'hB9A8;
defparam \Processor|Muxer|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \Processor|Muxer|Mux3~1 (
// Equation(s):
// \Processor|Muxer|Mux3~1_combout  = (\Processor|Muxer|Mux3~0_combout  & (((\IROM|altsyncram_component|auto_generated|q_a [3]) # (!\Processor|CUnit|REG_IN_B_BUS [1])))) # (!\Processor|Muxer|Mux3~0_combout  & (\Processor|REGISTER_AC|OUT [3] & 
// (\Processor|CUnit|REG_IN_B_BUS [1])))

	.dataa(\Processor|REGISTER_AC|OUT [3]),
	.datab(\Processor|Muxer|Mux3~0_combout ),
	.datac(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datad(\IROM|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux3~1 .lut_mask = 16'hEC2C;
defparam \Processor|Muxer|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N10
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~14 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~14_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # 
// (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout 
// ))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~14 .lut_mask = 16'hFC22;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N20
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~15 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~15_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~14_combout  & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ) # 
// (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~14_combout  & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  
// & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~14_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~15 .lut_mask = 16'hE4AA;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \Processor|Muxer|Mux3~2 (
// Equation(s):
// \Processor|Muxer|Mux3~2_combout  = (\Processor|Muxer|Mux7~2_combout  & ((\Processor|Muxer|Mux7~3_combout ) # ((\Processor|PROGRAM_COUNTER|OUT [3])))) # (!\Processor|Muxer|Mux7~2_combout  & (!\Processor|Muxer|Mux7~3_combout  & 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~15_combout ))))

	.dataa(\Processor|Muxer|Mux7~2_combout ),
	.datab(\Processor|Muxer|Mux7~3_combout ),
	.datac(\Processor|PROGRAM_COUNTER|OUT [3]),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~15_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux3~2 .lut_mask = 16'hB9A8;
defparam \Processor|Muxer|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~12 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ) # 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & 
// (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  & !\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~12 .lut_mask = 16'hF0AC;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~13 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~13_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout  & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ) # 
// ((!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout  & 
// (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  & \ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~13 .lut_mask = 16'hB8CC;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \Processor|Muxer|Mux3~3 (
// Equation(s):
// \Processor|Muxer|Mux3~3_combout  = (\Processor|Muxer|Mux3~2_combout  & (((\Processor|REGISTER_01|OUT [3])) # (!\Processor|Muxer|Mux7~3_combout ))) # (!\Processor|Muxer|Mux3~2_combout  & (\Processor|Muxer|Mux7~3_combout  & 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~13_combout )))

	.dataa(\Processor|Muxer|Mux3~2_combout ),
	.datab(\Processor|Muxer|Mux7~3_combout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~13_combout ),
	.datad(\Processor|REGISTER_01|OUT [3]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux3~3 .lut_mask = 16'hEA62;
defparam \Processor|Muxer|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \Processor|Muxer|Mux3~4 (
// Equation(s):
// \Processor|Muxer|Mux3~4_combout  = (\Processor|Muxer|Mux7~0_combout  & (((\Processor|Muxer|Mux7~1_combout ) # (\Processor|REGISTER_02|OUT [3])))) # (!\Processor|Muxer|Mux7~0_combout  & (\Processor|Muxer|Mux3~3_combout  & (!\Processor|Muxer|Mux7~1_combout 
// )))

	.dataa(\Processor|Muxer|Mux3~3_combout ),
	.datab(\Processor|Muxer|Mux7~0_combout ),
	.datac(\Processor|Muxer|Mux7~1_combout ),
	.datad(\Processor|REGISTER_02|OUT [3]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux3~4 .lut_mask = 16'hCEC2;
defparam \Processor|Muxer|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \Processor|Muxer|Mux3~5 (
// Equation(s):
// \Processor|Muxer|Mux3~5_combout  = (\Processor|Muxer|Mux7~1_combout  & ((\Processor|Muxer|Mux3~4_combout  & ((\Processor|REGISTER_AR|OUT [3]))) # (!\Processor|Muxer|Mux3~4_combout  & (\Processor|Muxer|Mux3~1_combout )))) # 
// (!\Processor|Muxer|Mux7~1_combout  & (((\Processor|Muxer|Mux3~4_combout ))))

	.dataa(\Processor|Muxer|Mux3~1_combout ),
	.datab(\Processor|REGISTER_AR|OUT [3]),
	.datac(\Processor|Muxer|Mux7~1_combout ),
	.datad(\Processor|Muxer|Mux3~4_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux3~5 .lut_mask = 16'hCFA0;
defparam \Processor|Muxer|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \Processor|Muxer|BUS[3] (
// Equation(s):
// \Processor|Muxer|BUS [3] = (GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & ((\Processor|Muxer|BUS [3]))) # (!GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & (\Processor|Muxer|Mux3~5_combout ))

	.dataa(\Processor|Muxer|Mux3~5_combout ),
	.datab(gnd),
	.datac(\Processor|Muxer|Mux16~0clkctrl_outclk ),
	.datad(\Processor|Muxer|BUS [3]),
	.cin(gnd),
	.combout(\Processor|Muxer|BUS [3]),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|BUS[3] .lut_mask = 16'hFA0A;
defparam \Processor|Muxer|BUS[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N7
dffeas \Processor|REGISTER_02|OUT[3] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[3]~23_combout ),
	.asdata(\Processor|Muxer|BUS [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[3] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[4]~25 (
// Equation(s):
// \Processor|REGISTER_02|OUT[4]~25_combout  = (\Processor|REGISTER_02|OUT [4] & (\Processor|REGISTER_02|OUT[3]~24  $ (GND))) # (!\Processor|REGISTER_02|OUT [4] & (!\Processor|REGISTER_02|OUT[3]~24  & VCC))
// \Processor|REGISTER_02|OUT[4]~26  = CARRY((\Processor|REGISTER_02|OUT [4] & !\Processor|REGISTER_02|OUT[3]~24 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_02|OUT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[3]~24 ),
	.combout(\Processor|REGISTER_02|OUT[4]~25_combout ),
	.cout(\Processor|REGISTER_02|OUT[4]~26 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[4]~25 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_02|OUT[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N9
dffeas \Processor|REGISTER_02|OUT[4] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[4]~25_combout ),
	.asdata(\Processor|Muxer|BUS [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[4] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[5]~27 (
// Equation(s):
// \Processor|REGISTER_02|OUT[5]~27_combout  = (\Processor|REGISTER_02|OUT [5] & (!\Processor|REGISTER_02|OUT[4]~26 )) # (!\Processor|REGISTER_02|OUT [5] & ((\Processor|REGISTER_02|OUT[4]~26 ) # (GND)))
// \Processor|REGISTER_02|OUT[5]~28  = CARRY((!\Processor|REGISTER_02|OUT[4]~26 ) # (!\Processor|REGISTER_02|OUT [5]))

	.dataa(\Processor|REGISTER_02|OUT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[4]~26 ),
	.combout(\Processor|REGISTER_02|OUT[5]~27_combout ),
	.cout(\Processor|REGISTER_02|OUT[5]~28 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[5]~27 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_02|OUT[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N11
dffeas \Processor|REGISTER_02|OUT[5] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[5]~27_combout ),
	.asdata(\Processor|Muxer|BUS [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[5] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[6]~29 (
// Equation(s):
// \Processor|REGISTER_02|OUT[6]~29_combout  = (\Processor|REGISTER_02|OUT [6] & (\Processor|REGISTER_02|OUT[5]~28  $ (GND))) # (!\Processor|REGISTER_02|OUT [6] & (!\Processor|REGISTER_02|OUT[5]~28  & VCC))
// \Processor|REGISTER_02|OUT[6]~30  = CARRY((\Processor|REGISTER_02|OUT [6] & !\Processor|REGISTER_02|OUT[5]~28 ))

	.dataa(\Processor|REGISTER_02|OUT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[5]~28 ),
	.combout(\Processor|REGISTER_02|OUT[6]~29_combout ),
	.cout(\Processor|REGISTER_02|OUT[6]~30 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[6]~29 .lut_mask = 16'hA50A;
defparam \Processor|REGISTER_02|OUT[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N13
dffeas \Processor|REGISTER_02|OUT[6] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[6]~29_combout ),
	.asdata(\Processor|Muxer|BUS [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[6] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[7]~31 (
// Equation(s):
// \Processor|REGISTER_02|OUT[7]~31_combout  = (\Processor|REGISTER_02|OUT [7] & (!\Processor|REGISTER_02|OUT[6]~30 )) # (!\Processor|REGISTER_02|OUT [7] & ((\Processor|REGISTER_02|OUT[6]~30 ) # (GND)))
// \Processor|REGISTER_02|OUT[7]~32  = CARRY((!\Processor|REGISTER_02|OUT[6]~30 ) # (!\Processor|REGISTER_02|OUT [7]))

	.dataa(gnd),
	.datab(\Processor|REGISTER_02|OUT [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[6]~30 ),
	.combout(\Processor|REGISTER_02|OUT[7]~31_combout ),
	.cout(\Processor|REGISTER_02|OUT[7]~32 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[7]~31 .lut_mask = 16'h3C3F;
defparam \Processor|REGISTER_02|OUT[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N15
dffeas \Processor|REGISTER_02|OUT[7] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[7]~31_combout ),
	.asdata(\Processor|Muxer|BUS [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[7] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[8]~33 (
// Equation(s):
// \Processor|REGISTER_02|OUT[8]~33_combout  = (\Processor|REGISTER_02|OUT [8] & (\Processor|REGISTER_02|OUT[7]~32  $ (GND))) # (!\Processor|REGISTER_02|OUT [8] & (!\Processor|REGISTER_02|OUT[7]~32  & VCC))
// \Processor|REGISTER_02|OUT[8]~34  = CARRY((\Processor|REGISTER_02|OUT [8] & !\Processor|REGISTER_02|OUT[7]~32 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_02|OUT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[7]~32 ),
	.combout(\Processor|REGISTER_02|OUT[8]~33_combout ),
	.cout(\Processor|REGISTER_02|OUT[8]~34 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[8]~33 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_02|OUT[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N17
dffeas \Processor|REGISTER_02|OUT[8] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[8]~33_combout ),
	.asdata(\Processor|Muxer|BUS [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[8] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[9]~35 (
// Equation(s):
// \Processor|REGISTER_02|OUT[9]~35_combout  = (\Processor|REGISTER_02|OUT [9] & (!\Processor|REGISTER_02|OUT[8]~34 )) # (!\Processor|REGISTER_02|OUT [9] & ((\Processor|REGISTER_02|OUT[8]~34 ) # (GND)))
// \Processor|REGISTER_02|OUT[9]~36  = CARRY((!\Processor|REGISTER_02|OUT[8]~34 ) # (!\Processor|REGISTER_02|OUT [9]))

	.dataa(gnd),
	.datab(\Processor|REGISTER_02|OUT [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[8]~34 ),
	.combout(\Processor|REGISTER_02|OUT[9]~35_combout ),
	.cout(\Processor|REGISTER_02|OUT[9]~36 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[9]~35 .lut_mask = 16'h3C3F;
defparam \Processor|REGISTER_02|OUT[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N19
dffeas \Processor|REGISTER_02|OUT[9] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[9]~35_combout ),
	.asdata(\Processor|Muxer|BUS [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[9] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[10]~37 (
// Equation(s):
// \Processor|REGISTER_02|OUT[10]~37_combout  = (\Processor|REGISTER_02|OUT [10] & (\Processor|REGISTER_02|OUT[9]~36  $ (GND))) # (!\Processor|REGISTER_02|OUT [10] & (!\Processor|REGISTER_02|OUT[9]~36  & VCC))
// \Processor|REGISTER_02|OUT[10]~38  = CARRY((\Processor|REGISTER_02|OUT [10] & !\Processor|REGISTER_02|OUT[9]~36 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_02|OUT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[9]~36 ),
	.combout(\Processor|REGISTER_02|OUT[10]~37_combout ),
	.cout(\Processor|REGISTER_02|OUT[10]~38 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[10]~37 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_02|OUT[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N21
dffeas \Processor|REGISTER_02|OUT[10] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[10]~37_combout ),
	.asdata(\Processor|Muxer|BUS [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[10] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[11]~39 (
// Equation(s):
// \Processor|REGISTER_02|OUT[11]~39_combout  = (\Processor|REGISTER_02|OUT [11] & (!\Processor|REGISTER_02|OUT[10]~38 )) # (!\Processor|REGISTER_02|OUT [11] & ((\Processor|REGISTER_02|OUT[10]~38 ) # (GND)))
// \Processor|REGISTER_02|OUT[11]~40  = CARRY((!\Processor|REGISTER_02|OUT[10]~38 ) # (!\Processor|REGISTER_02|OUT [11]))

	.dataa(\Processor|REGISTER_02|OUT [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[10]~38 ),
	.combout(\Processor|REGISTER_02|OUT[11]~39_combout ),
	.cout(\Processor|REGISTER_02|OUT[11]~40 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[11]~39 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_02|OUT[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N23
dffeas \Processor|REGISTER_02|OUT[11] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[11]~39_combout ),
	.asdata(\Processor|Muxer|BUS [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[11] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[12]~41 (
// Equation(s):
// \Processor|REGISTER_02|OUT[12]~41_combout  = (\Processor|REGISTER_02|OUT [12] & (\Processor|REGISTER_02|OUT[11]~40  $ (GND))) # (!\Processor|REGISTER_02|OUT [12] & (!\Processor|REGISTER_02|OUT[11]~40  & VCC))
// \Processor|REGISTER_02|OUT[12]~42  = CARRY((\Processor|REGISTER_02|OUT [12] & !\Processor|REGISTER_02|OUT[11]~40 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_02|OUT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[11]~40 ),
	.combout(\Processor|REGISTER_02|OUT[12]~41_combout ),
	.cout(\Processor|REGISTER_02|OUT[12]~42 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[12]~41 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_02|OUT[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N22
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[11]~39 (
// Equation(s):
// \Processor|REGISTER_01|OUT[11]~39_combout  = (\Processor|REGISTER_01|OUT [11] & (!\Processor|REGISTER_01|OUT[10]~38 )) # (!\Processor|REGISTER_01|OUT [11] & ((\Processor|REGISTER_01|OUT[10]~38 ) # (GND)))
// \Processor|REGISTER_01|OUT[11]~40  = CARRY((!\Processor|REGISTER_01|OUT[10]~38 ) # (!\Processor|REGISTER_01|OUT [11]))

	.dataa(\Processor|REGISTER_01|OUT [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[10]~38 ),
	.combout(\Processor|REGISTER_01|OUT[11]~39_combout ),
	.cout(\Processor|REGISTER_01|OUT[11]~40 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[11]~39 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_01|OUT[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y37_N23
dffeas \Processor|REGISTER_01|OUT[11] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[11]~39_combout ),
	.asdata(\Processor|Muxer|BUS [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[11] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[12]~41 (
// Equation(s):
// \Processor|REGISTER_01|OUT[12]~41_combout  = (\Processor|REGISTER_01|OUT [12] & (\Processor|REGISTER_01|OUT[11]~40  $ (GND))) # (!\Processor|REGISTER_01|OUT [12] & (!\Processor|REGISTER_01|OUT[11]~40  & VCC))
// \Processor|REGISTER_01|OUT[12]~42  = CARRY((\Processor|REGISTER_01|OUT [12] & !\Processor|REGISTER_01|OUT[11]~40 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_01|OUT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[11]~40 ),
	.combout(\Processor|REGISTER_01|OUT[12]~41_combout ),
	.cout(\Processor|REGISTER_01|OUT[12]~42 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[12]~41 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_01|OUT[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y37_N25
dffeas \Processor|REGISTER_01|OUT[12] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[12]~41_combout ),
	.asdata(\Processor|Muxer|BUS [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[12] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N3
dffeas \Processor|REGISTER_TR|OUT[12] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|Muxer|BUS [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_TR|OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_TR|OUT[12] .is_wysiwyg = "true";
defparam \Processor|REGISTER_TR|OUT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneive_lcell_comb \Processor|Muxer|Mux12~2 (
// Equation(s):
// \Processor|Muxer|Mux12~2_combout  = (\Processor|REGISTER_AC|OUT [12]) # (!\Processor|CUnit|REG_IN_B_BUS [1])

	.dataa(gnd),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(gnd),
	.datad(\Processor|REGISTER_AC|OUT [12]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux12~2 .lut_mask = 16'hFF33;
defparam \Processor|Muxer|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[11]~39 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[11]~39_combout  = (\Processor|PROGRAM_COUNTER|OUT [11] & (!\Processor|PROGRAM_COUNTER|OUT[10]~38 )) # (!\Processor|PROGRAM_COUNTER|OUT [11] & ((\Processor|PROGRAM_COUNTER|OUT[10]~38 ) # (GND)))
// \Processor|PROGRAM_COUNTER|OUT[11]~40  = CARRY((!\Processor|PROGRAM_COUNTER|OUT[10]~38 ) # (!\Processor|PROGRAM_COUNTER|OUT [11]))

	.dataa(\Processor|PROGRAM_COUNTER|OUT [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[10]~38 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[11]~39_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[11]~40 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[11]~39 .lut_mask = 16'h5A5F;
defparam \Processor|PROGRAM_COUNTER|OUT[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[12]~41 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[12]~41_combout  = (\Processor|PROGRAM_COUNTER|OUT [12] & (\Processor|PROGRAM_COUNTER|OUT[11]~40  $ (GND))) # (!\Processor|PROGRAM_COUNTER|OUT [12] & (!\Processor|PROGRAM_COUNTER|OUT[11]~40  & VCC))
// \Processor|PROGRAM_COUNTER|OUT[12]~42  = CARRY((\Processor|PROGRAM_COUNTER|OUT [12] & !\Processor|PROGRAM_COUNTER|OUT[11]~40 ))

	.dataa(gnd),
	.datab(\Processor|PROGRAM_COUNTER|OUT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[11]~40 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[12]~41_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[12]~42 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[12]~41 .lut_mask = 16'hC30C;
defparam \Processor|PROGRAM_COUNTER|OUT[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N10
cycloneive_lcell_comb \Processor|CUnit|WideOr18~0 (
// Equation(s):
// \Processor|CUnit|WideOr18~0_combout  = (\Processor|CUnit|CONTROL_COMMAND [2] & (((!\Processor|CUnit|CONTROL_COMMAND [4]) # (!\Processor|CUnit|CONTROL_COMMAND [0])))) # (!\Processor|CUnit|CONTROL_COMMAND [2] & ((\Processor|CUnit|CONTROL_COMMAND [3]) # 
// ((\Processor|CUnit|CONTROL_COMMAND [0]) # (\Processor|CUnit|CONTROL_COMMAND [4]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr18~0 .lut_mask = 16'h5FFE;
defparam \Processor|CUnit|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N4
cycloneive_lcell_comb \Processor|CUnit|WideOr18~1 (
// Equation(s):
// \Processor|CUnit|WideOr18~1_combout  = (!\Processor|CUnit|WideOr18~0_combout  & (\Processor|CUnit|CONTROL_COMMAND [1] & !\Processor|CUnit|CONTROL_COMMAND [5]))

	.dataa(\Processor|CUnit|WideOr18~0_combout ),
	.datab(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datac(gnd),
	.datad(\Processor|CUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr18~1 .lut_mask = 16'h0044;
defparam \Processor|CUnit|WideOr18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \Processor|CUnit|SELECTORS[12] (
// Equation(s):
// \Processor|CUnit|SELECTORS [12] = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|SELECTORS [12]))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|WideOr18~1_combout ))

	.dataa(\Processor|CUnit|WideOr18~1_combout ),
	.datab(gnd),
	.datac(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datad(\Processor|CUnit|SELECTORS [12]),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS [12]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS[12] .lut_mask = 16'hFA0A;
defparam \Processor|CUnit|SELECTORS[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N20
cycloneive_lcell_comb \Processor|CUnit|Decoder0~37 (
// Equation(s):
// \Processor|CUnit|Decoder0~37_combout  = (!\Processor|CUnit|CONTROL_COMMAND [1] & (!\Processor|CUnit|CONTROL_COMMAND [2] & (\Processor|CUnit|Decoder0~25_combout  & \Processor|CUnit|CONTROL_COMMAND [3])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(\Processor|CUnit|Decoder0~25_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [3]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~37 .lut_mask = 16'h1000;
defparam \Processor|CUnit|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N6
cycloneive_lcell_comb \Processor|CUnit|SELECTORS[6] (
// Equation(s):
// \Processor|CUnit|SELECTORS [6] = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|SELECTORS [6]))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|Decoder0~37_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|Decoder0~37_combout ),
	.datac(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datad(\Processor|CUnit|SELECTORS [6]),
	.cin(gnd),
	.combout(\Processor|CUnit|SELECTORS [6]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|SELECTORS[6] .lut_mask = 16'hFC0C;
defparam \Processor|CUnit|SELECTORS[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[0]~18 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[0]~18_combout  = (\Processor|CUnit|SELECTORS [6]) # (\Processor|CUnit|SELECTORS [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|CUnit|SELECTORS [6]),
	.datad(\Processor|CUnit|SELECTORS [12]),
	.cin(gnd),
	.combout(\Processor|PROGRAM_COUNTER|OUT[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[0]~18 .lut_mask = 16'hFFF0;
defparam \Processor|PROGRAM_COUNTER|OUT[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N25
dffeas \Processor|PROGRAM_COUNTER|OUT[12] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[12]~41_combout ),
	.asdata(\Processor|Muxer|BUS [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[12] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneive_lcell_comb \Processor|Muxer|Mux12~3 (
// Equation(s):
// \Processor|Muxer|Mux12~3_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & (((\Processor|PROGRAM_COUNTER|OUT [12] & !\Processor|CUnit|REG_IN_B_BUS [2])))) # (!\Processor|CUnit|REG_IN_B_BUS [0] & (\Processor|Muxer|Mux12~2_combout  & 
// ((\Processor|CUnit|REG_IN_B_BUS [2]))))

	.dataa(\Processor|Muxer|Mux12~2_combout ),
	.datab(\Processor|PROGRAM_COUNTER|OUT [12]),
	.datac(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datad(\Processor|CUnit|REG_IN_B_BUS [2]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux12~3 .lut_mask = 16'h0AC0;
defparam \Processor|Muxer|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N17
dffeas \Processor|GENERAL_REGISTER|OUT[12] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|BUS [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[12] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \Processor|Muxer|Mux12~4 (
// Equation(s):
// \Processor|Muxer|Mux12~4_combout  = (\Processor|Muxer|Mux12~3_combout  & ((\Processor|REGISTER_TR|OUT [12]) # ((\Processor|Muxer|Mux12~1_combout )))) # (!\Processor|Muxer|Mux12~3_combout  & (((\Processor|GENERAL_REGISTER|OUT [12] & 
// !\Processor|Muxer|Mux12~1_combout ))))

	.dataa(\Processor|REGISTER_TR|OUT [12]),
	.datab(\Processor|Muxer|Mux12~3_combout ),
	.datac(\Processor|GENERAL_REGISTER|OUT [12]),
	.datad(\Processor|Muxer|Mux12~1_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux12~4 .lut_mask = 16'hCCB8;
defparam \Processor|Muxer|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \Processor|Muxer|Mux12~5 (
// Equation(s):
// \Processor|Muxer|Mux12~5_combout  = (\Processor|Muxer|Mux7~0_combout  & (((\Processor|REGISTER_AR|OUT [12]) # (\Processor|Muxer|Mux12~0_combout )))) # (!\Processor|Muxer|Mux7~0_combout  & (\Processor|Muxer|Mux12~4_combout  & 
// ((!\Processor|Muxer|Mux12~0_combout ))))

	.dataa(\Processor|Muxer|Mux7~0_combout ),
	.datab(\Processor|Muxer|Mux12~4_combout ),
	.datac(\Processor|REGISTER_AR|OUT [12]),
	.datad(\Processor|Muxer|Mux12~0_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux12~5 .lut_mask = 16'hAAE4;
defparam \Processor|Muxer|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \Processor|Muxer|Mux12~6 (
// Equation(s):
// \Processor|Muxer|Mux12~6_combout  = (\Processor|Muxer|Mux12~0_combout  & ((\Processor|Muxer|Mux12~5_combout  & (\Processor|REGISTER_02|OUT [12])) # (!\Processor|Muxer|Mux12~5_combout  & ((\Processor|REGISTER_01|OUT [12]))))) # 
// (!\Processor|Muxer|Mux12~0_combout  & (((\Processor|Muxer|Mux12~5_combout ))))

	.dataa(\Processor|Muxer|Mux12~0_combout ),
	.datab(\Processor|REGISTER_02|OUT [12]),
	.datac(\Processor|REGISTER_01|OUT [12]),
	.datad(\Processor|Muxer|Mux12~5_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux12~6 .lut_mask = 16'hDDA0;
defparam \Processor|Muxer|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneive_lcell_comb \Processor|Muxer|BUS[12] (
// Equation(s):
// \Processor|Muxer|BUS [12] = (GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & ((\Processor|Muxer|BUS [12]))) # (!GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & (\Processor|Muxer|Mux12~6_combout ))

	.dataa(\Processor|Muxer|Mux12~6_combout ),
	.datab(gnd),
	.datac(\Processor|Muxer|Mux16~0clkctrl_outclk ),
	.datad(\Processor|Muxer|BUS [12]),
	.cin(gnd),
	.combout(\Processor|Muxer|BUS [12]),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|BUS[12] .lut_mask = 16'hFA0A;
defparam \Processor|Muxer|BUS[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N25
dffeas \Processor|REGISTER_02|OUT[12] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[12]~41_combout ),
	.asdata(\Processor|Muxer|BUS [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[12] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[13]~43 (
// Equation(s):
// \Processor|REGISTER_02|OUT[13]~43_combout  = (\Processor|REGISTER_02|OUT [13] & (!\Processor|REGISTER_02|OUT[12]~42 )) # (!\Processor|REGISTER_02|OUT [13] & ((\Processor|REGISTER_02|OUT[12]~42 ) # (GND)))
// \Processor|REGISTER_02|OUT[13]~44  = CARRY((!\Processor|REGISTER_02|OUT[12]~42 ) # (!\Processor|REGISTER_02|OUT [13]))

	.dataa(\Processor|REGISTER_02|OUT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[12]~42 ),
	.combout(\Processor|REGISTER_02|OUT[13]~43_combout ),
	.cout(\Processor|REGISTER_02|OUT[13]~44 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[13]~43 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_02|OUT[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N27
dffeas \Processor|REGISTER_02|OUT[13] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[13]~43_combout ),
	.asdata(\Processor|Muxer|BUS [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[13] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N19
dffeas \Processor|REGISTER_TR|OUT[13] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|Muxer|BUS [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_TR|OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_TR|OUT[13] .is_wysiwyg = "true";
defparam \Processor|REGISTER_TR|OUT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[13]~43 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[13]~43_combout  = (\Processor|PROGRAM_COUNTER|OUT [13] & (!\Processor|PROGRAM_COUNTER|OUT[12]~42 )) # (!\Processor|PROGRAM_COUNTER|OUT [13] & ((\Processor|PROGRAM_COUNTER|OUT[12]~42 ) # (GND)))
// \Processor|PROGRAM_COUNTER|OUT[13]~44  = CARRY((!\Processor|PROGRAM_COUNTER|OUT[12]~42 ) # (!\Processor|PROGRAM_COUNTER|OUT [13]))

	.dataa(\Processor|PROGRAM_COUNTER|OUT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[12]~42 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[13]~43_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[13]~44 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[13]~43 .lut_mask = 16'h5A5F;
defparam \Processor|PROGRAM_COUNTER|OUT[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y38_N27
dffeas \Processor|PROGRAM_COUNTER|OUT[13] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[13]~43_combout ),
	.asdata(\Processor|Muxer|BUS [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[13] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
cycloneive_lcell_comb \Processor|Muxer|Mux13~0 (
// Equation(s):
// \Processor|Muxer|Mux13~0_combout  = (\Processor|REGISTER_AC|OUT [13]) # (!\Processor|CUnit|REG_IN_B_BUS [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datad(\Processor|REGISTER_AC|OUT [13]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux13~0 .lut_mask = 16'hFF0F;
defparam \Processor|Muxer|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N2
cycloneive_lcell_comb \Processor|Muxer|Mux13~1 (
// Equation(s):
// \Processor|Muxer|Mux13~1_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & (!\Processor|CUnit|REG_IN_B_BUS [2] & (\Processor|PROGRAM_COUNTER|OUT [13]))) # (!\Processor|CUnit|REG_IN_B_BUS [0] & (\Processor|CUnit|REG_IN_B_BUS [2] & 
// ((\Processor|Muxer|Mux13~0_combout ))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datac(\Processor|PROGRAM_COUNTER|OUT [13]),
	.datad(\Processor|Muxer|Mux13~0_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux13~1 .lut_mask = 16'h6420;
defparam \Processor|Muxer|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N25
dffeas \Processor|GENERAL_REGISTER|OUT[13] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|BUS [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[13] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \Processor|Muxer|Mux13~2 (
// Equation(s):
// \Processor|Muxer|Mux13~2_combout  = (\Processor|Muxer|Mux13~1_combout  & ((\Processor|REGISTER_TR|OUT [13]) # ((\Processor|Muxer|Mux12~1_combout )))) # (!\Processor|Muxer|Mux13~1_combout  & (((\Processor|GENERAL_REGISTER|OUT [13] & 
// !\Processor|Muxer|Mux12~1_combout ))))

	.dataa(\Processor|REGISTER_TR|OUT [13]),
	.datab(\Processor|Muxer|Mux13~1_combout ),
	.datac(\Processor|GENERAL_REGISTER|OUT [13]),
	.datad(\Processor|Muxer|Mux12~1_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux13~2 .lut_mask = 16'hCCB8;
defparam \Processor|Muxer|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[13]~43 (
// Equation(s):
// \Processor|REGISTER_01|OUT[13]~43_combout  = (\Processor|REGISTER_01|OUT [13] & (!\Processor|REGISTER_01|OUT[12]~42 )) # (!\Processor|REGISTER_01|OUT [13] & ((\Processor|REGISTER_01|OUT[12]~42 ) # (GND)))
// \Processor|REGISTER_01|OUT[13]~44  = CARRY((!\Processor|REGISTER_01|OUT[12]~42 ) # (!\Processor|REGISTER_01|OUT [13]))

	.dataa(\Processor|REGISTER_01|OUT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[12]~42 ),
	.combout(\Processor|REGISTER_01|OUT[13]~43_combout ),
	.cout(\Processor|REGISTER_01|OUT[13]~44 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[13]~43 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_01|OUT[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y37_N27
dffeas \Processor|REGISTER_01|OUT[13] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[13]~43_combout ),
	.asdata(\Processor|Muxer|BUS [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[13] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N12
cycloneive_lcell_comb \Processor|Muxer|Mux13~3 (
// Equation(s):
// \Processor|Muxer|Mux13~3_combout  = (\Processor|Muxer|Mux7~0_combout  & (((\Processor|Muxer|Mux12~0_combout )))) # (!\Processor|Muxer|Mux7~0_combout  & ((\Processor|Muxer|Mux12~0_combout  & ((\Processor|REGISTER_01|OUT [13]))) # 
// (!\Processor|Muxer|Mux12~0_combout  & (\Processor|Muxer|Mux13~2_combout ))))

	.dataa(\Processor|Muxer|Mux7~0_combout ),
	.datab(\Processor|Muxer|Mux13~2_combout ),
	.datac(\Processor|REGISTER_01|OUT [13]),
	.datad(\Processor|Muxer|Mux12~0_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux13~3 .lut_mask = 16'hFA44;
defparam \Processor|Muxer|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N6
cycloneive_lcell_comb \Processor|Muxer|Mux13~4 (
// Equation(s):
// \Processor|Muxer|Mux13~4_combout  = (\Processor|Muxer|Mux7~0_combout  & ((\Processor|Muxer|Mux13~3_combout  & (\Processor|REGISTER_02|OUT [13])) # (!\Processor|Muxer|Mux13~3_combout  & ((\Processor|REGISTER_AR|OUT [13]))))) # 
// (!\Processor|Muxer|Mux7~0_combout  & (((\Processor|Muxer|Mux13~3_combout ))))

	.dataa(\Processor|Muxer|Mux7~0_combout ),
	.datab(\Processor|REGISTER_02|OUT [13]),
	.datac(\Processor|REGISTER_AR|OUT [13]),
	.datad(\Processor|Muxer|Mux13~3_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux13~4 .lut_mask = 16'hDDA0;
defparam \Processor|Muxer|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \Processor|Muxer|BUS[13] (
// Equation(s):
// \Processor|Muxer|BUS [13] = (GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & ((\Processor|Muxer|BUS [13]))) # (!GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & (\Processor|Muxer|Mux13~4_combout ))

	.dataa(\Processor|Muxer|Mux13~4_combout ),
	.datab(gnd),
	.datac(\Processor|Muxer|Mux16~0clkctrl_outclk ),
	.datad(\Processor|Muxer|BUS [13]),
	.cin(gnd),
	.combout(\Processor|Muxer|BUS [13]),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|BUS[13] .lut_mask = 16'hFA0A;
defparam \Processor|Muxer|BUS[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneive_lcell_comb \Processor|ALUnit|Add0~41 (
// Equation(s):
// \Processor|ALUnit|Add0~41_combout  = \Processor|CUnit|ALU_OP [0] $ (\Processor|Muxer|BUS [13])

	.dataa(\Processor|CUnit|ALU_OP [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|Muxer|BUS [13]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~41 .lut_mask = 16'h55AA;
defparam \Processor|ALUnit|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneive_lcell_comb \Processor|ALUnit|Add0~38 (
// Equation(s):
// \Processor|ALUnit|Add0~38_combout  = \Processor|CUnit|ALU_OP [0] $ (\Processor|Muxer|BUS [12])

	.dataa(\Processor|CUnit|ALU_OP [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|Muxer|BUS [12]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~38 .lut_mask = 16'h55AA;
defparam \Processor|ALUnit|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \Processor|ALUnit|Add0~35 (
// Equation(s):
// \Processor|ALUnit|Add0~35_combout  = \Processor|Muxer|BUS [11] $ (\Processor|CUnit|ALU_OP [0])

	.dataa(\Processor|Muxer|BUS [11]),
	.datab(gnd),
	.datac(\Processor|CUnit|ALU_OP [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~35 .lut_mask = 16'h5A5A;
defparam \Processor|ALUnit|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \Processor|ALUnit|Add0~36 (
// Equation(s):
// \Processor|ALUnit|Add0~36_combout  = ((\Processor|REGISTER_AC|OUT [11] $ (\Processor|ALUnit|Add0~35_combout  $ (!\Processor|ALUnit|Add0~34 )))) # (GND)
// \Processor|ALUnit|Add0~37  = CARRY((\Processor|REGISTER_AC|OUT [11] & ((\Processor|ALUnit|Add0~35_combout ) # (!\Processor|ALUnit|Add0~34 ))) # (!\Processor|REGISTER_AC|OUT [11] & (\Processor|ALUnit|Add0~35_combout  & !\Processor|ALUnit|Add0~34 )))

	.dataa(\Processor|REGISTER_AC|OUT [11]),
	.datab(\Processor|ALUnit|Add0~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~34 ),
	.combout(\Processor|ALUnit|Add0~36_combout ),
	.cout(\Processor|ALUnit|Add0~37 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~36 .lut_mask = 16'h698E;
defparam \Processor|ALUnit|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \Processor|ALUnit|Add0~39 (
// Equation(s):
// \Processor|ALUnit|Add0~39_combout  = (\Processor|REGISTER_AC|OUT [12] & ((\Processor|ALUnit|Add0~38_combout  & (\Processor|ALUnit|Add0~37  & VCC)) # (!\Processor|ALUnit|Add0~38_combout  & (!\Processor|ALUnit|Add0~37 )))) # (!\Processor|REGISTER_AC|OUT 
// [12] & ((\Processor|ALUnit|Add0~38_combout  & (!\Processor|ALUnit|Add0~37 )) # (!\Processor|ALUnit|Add0~38_combout  & ((\Processor|ALUnit|Add0~37 ) # (GND)))))
// \Processor|ALUnit|Add0~40  = CARRY((\Processor|REGISTER_AC|OUT [12] & (!\Processor|ALUnit|Add0~38_combout  & !\Processor|ALUnit|Add0~37 )) # (!\Processor|REGISTER_AC|OUT [12] & ((!\Processor|ALUnit|Add0~37 ) # (!\Processor|ALUnit|Add0~38_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [12]),
	.datab(\Processor|ALUnit|Add0~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~37 ),
	.combout(\Processor|ALUnit|Add0~39_combout ),
	.cout(\Processor|ALUnit|Add0~40 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~39 .lut_mask = 16'h9617;
defparam \Processor|ALUnit|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneive_lcell_comb \Processor|ALUnit|Add0~42 (
// Equation(s):
// \Processor|ALUnit|Add0~42_combout  = ((\Processor|ALUnit|Add0~41_combout  $ (\Processor|REGISTER_AC|OUT [13] $ (!\Processor|ALUnit|Add0~40 )))) # (GND)
// \Processor|ALUnit|Add0~43  = CARRY((\Processor|ALUnit|Add0~41_combout  & ((\Processor|REGISTER_AC|OUT [13]) # (!\Processor|ALUnit|Add0~40 ))) # (!\Processor|ALUnit|Add0~41_combout  & (\Processor|REGISTER_AC|OUT [13] & !\Processor|ALUnit|Add0~40 )))

	.dataa(\Processor|ALUnit|Add0~41_combout ),
	.datab(\Processor|REGISTER_AC|OUT [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~40 ),
	.combout(\Processor|ALUnit|Add0~42_combout ),
	.cout(\Processor|ALUnit|Add0~43 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~42 .lut_mask = 16'h698E;
defparam \Processor|ALUnit|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
cycloneive_lcell_comb \Processor|ALUnit|Mux15~0 (
// Equation(s):
// \Processor|ALUnit|Mux15~0_combout  = (\Processor|ALUnit|Mux16~0_combout  & ((\Processor|CUnit|ALU_OP [1] & ((\Processor|Muxer|BUS [13]))) # (!\Processor|CUnit|ALU_OP [1] & (\Processor|ALUnit|Add0~42_combout )))) # (!\Processor|ALUnit|Mux16~0_combout  & 
// (!\Processor|CUnit|ALU_OP [1]))

	.dataa(\Processor|ALUnit|Mux16~0_combout ),
	.datab(\Processor|CUnit|ALU_OP [1]),
	.datac(\Processor|ALUnit|Add0~42_combout ),
	.datad(\Processor|Muxer|BUS [13]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux15~0 .lut_mask = 16'hB931;
defparam \Processor|ALUnit|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneive_lcell_comb \Processor|ALUnit|Mux15 (
// Equation(s):
// \Processor|ALUnit|Mux15~combout  = (\Processor|ALUnit|Mux15~0_combout  & ((\Processor|REGISTER_AC|OUT [11]) # ((!\Processor|CUnit|ALU_OP [2])))) # (!\Processor|ALUnit|Mux15~0_combout  & (((\Processor|CUnit|ALU_OP [2] & \Processor|REGISTER_AC|OUT [14]))))

	.dataa(\Processor|REGISTER_AC|OUT [11]),
	.datab(\Processor|ALUnit|Mux15~0_combout ),
	.datac(\Processor|CUnit|ALU_OP [2]),
	.datad(\Processor|REGISTER_AC|OUT [14]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux15~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux15 .lut_mask = 16'hBC8C;
defparam \Processor|ALUnit|Mux15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneive_lcell_comb \Processor|ALUnit|C_bus[13] (
// Equation(s):
// \Processor|ALUnit|C_bus [13] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|Mux15~combout )) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|C_bus [13])))

	.dataa(\Processor|ALUnit|Mux15~combout ),
	.datab(gnd),
	.datac(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.datad(\Processor|ALUnit|C_bus [13]),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [13]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[13] .lut_mask = 16'hAFA0;
defparam \Processor|ALUnit|C_bus[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N19
dffeas \Processor|REGISTER_AC|OUT[13] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|ALUnit|C_bus [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[13] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
cycloneive_lcell_comb \Processor|ALUnit|Mux14~0 (
// Equation(s):
// \Processor|ALUnit|Mux14~0_combout  = (\Processor|CUnit|ALU_OP [1] & (\Processor|Muxer|BUS [12] & (\Processor|ALUnit|Mux16~0_combout ))) # (!\Processor|CUnit|ALU_OP [1] & (((\Processor|ALUnit|Add0~39_combout ) # (!\Processor|ALUnit|Mux16~0_combout ))))

	.dataa(\Processor|Muxer|BUS [12]),
	.datab(\Processor|CUnit|ALU_OP [1]),
	.datac(\Processor|ALUnit|Mux16~0_combout ),
	.datad(\Processor|ALUnit|Add0~39_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux14~0 .lut_mask = 16'hB383;
defparam \Processor|ALUnit|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneive_lcell_comb \Processor|ALUnit|Mux14 (
// Equation(s):
// \Processor|ALUnit|Mux14~combout  = (\Processor|ALUnit|Mux14~0_combout  & (((\Processor|REGISTER_AC|OUT [10]) # (!\Processor|CUnit|ALU_OP [2])))) # (!\Processor|ALUnit|Mux14~0_combout  & (\Processor|REGISTER_AC|OUT [13] & ((\Processor|CUnit|ALU_OP [2]))))

	.dataa(\Processor|REGISTER_AC|OUT [13]),
	.datab(\Processor|REGISTER_AC|OUT [10]),
	.datac(\Processor|ALUnit|Mux14~0_combout ),
	.datad(\Processor|CUnit|ALU_OP [2]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux14~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux14 .lut_mask = 16'hCAF0;
defparam \Processor|ALUnit|Mux14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneive_lcell_comb \Processor|ALUnit|C_bus[12] (
// Equation(s):
// \Processor|ALUnit|C_bus [12] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|Mux14~combout )) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|C_bus [12])))

	.dataa(gnd),
	.datab(\Processor|ALUnit|Mux14~combout ),
	.datac(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.datad(\Processor|ALUnit|C_bus [12]),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [12]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[12] .lut_mask = 16'hCFC0;
defparam \Processor|ALUnit|C_bus[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N1
dffeas \Processor|REGISTER_AC|OUT[12] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|ALUnit|C_bus [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[12] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[14]~45 (
// Equation(s):
// \Processor|REGISTER_02|OUT[14]~45_combout  = (\Processor|REGISTER_02|OUT [14] & (\Processor|REGISTER_02|OUT[13]~44  $ (GND))) # (!\Processor|REGISTER_02|OUT [14] & (!\Processor|REGISTER_02|OUT[13]~44  & VCC))
// \Processor|REGISTER_02|OUT[14]~46  = CARRY((\Processor|REGISTER_02|OUT [14] & !\Processor|REGISTER_02|OUT[13]~44 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_02|OUT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_02|OUT[13]~44 ),
	.combout(\Processor|REGISTER_02|OUT[14]~45_combout ),
	.cout(\Processor|REGISTER_02|OUT[14]~46 ));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[14]~45 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_02|OUT[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N29
dffeas \Processor|REGISTER_02|OUT[14] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[14]~45_combout ),
	.asdata(\Processor|Muxer|BUS [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[14] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N30
cycloneive_lcell_comb \Processor|REGISTER_02|OUT[15]~47 (
// Equation(s):
// \Processor|REGISTER_02|OUT[15]~47_combout  = \Processor|REGISTER_02|OUT [15] $ (\Processor|REGISTER_02|OUT[14]~46 )

	.dataa(\Processor|REGISTER_02|OUT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Processor|REGISTER_02|OUT[14]~46 ),
	.combout(\Processor|REGISTER_02|OUT[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[15]~47 .lut_mask = 16'h5A5A;
defparam \Processor|REGISTER_02|OUT[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y37_N31
dffeas \Processor|REGISTER_02|OUT[15] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_02|OUT[15]~47_combout ),
	.asdata(\Processor|Muxer|BUS [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [10]),
	.ena(\Processor|REGISTER_02|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_02|OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_02|OUT[15] .is_wysiwyg = "true";
defparam \Processor|REGISTER_02|OUT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[14]~45 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[14]~45_combout  = (\Processor|PROGRAM_COUNTER|OUT [14] & (\Processor|PROGRAM_COUNTER|OUT[13]~44  $ (GND))) # (!\Processor|PROGRAM_COUNTER|OUT [14] & (!\Processor|PROGRAM_COUNTER|OUT[13]~44  & VCC))
// \Processor|PROGRAM_COUNTER|OUT[14]~46  = CARRY((\Processor|PROGRAM_COUNTER|OUT [14] & !\Processor|PROGRAM_COUNTER|OUT[13]~44 ))

	.dataa(gnd),
	.datab(\Processor|PROGRAM_COUNTER|OUT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[13]~44 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[14]~45_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[14]~46 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[14]~45 .lut_mask = 16'hC30C;
defparam \Processor|PROGRAM_COUNTER|OUT[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y38_N29
dffeas \Processor|PROGRAM_COUNTER|OUT[14] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[14]~45_combout ),
	.asdata(\Processor|Muxer|BUS [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[14] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[15]~47 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[15]~47_combout  = \Processor|PROGRAM_COUNTER|OUT [15] $ (\Processor|PROGRAM_COUNTER|OUT[14]~46 )

	.dataa(\Processor|PROGRAM_COUNTER|OUT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Processor|PROGRAM_COUNTER|OUT[14]~46 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[15]~47 .lut_mask = 16'h5A5A;
defparam \Processor|PROGRAM_COUNTER|OUT[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y38_N31
dffeas \Processor|PROGRAM_COUNTER|OUT[15] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[15]~47_combout ),
	.asdata(\Processor|Muxer|BUS [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[15] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
cycloneive_lcell_comb \Processor|Muxer|Mux15~7 (
// Equation(s):
// \Processor|Muxer|Mux15~7_combout  = (\Processor|CUnit|REG_IN_B_BUS [2] & (((\Processor|CUnit|REG_IN_B_BUS [1]) # (\Processor|REGISTER_AC|OUT [15])))) # (!\Processor|CUnit|REG_IN_B_BUS [2] & (!\Processor|PROGRAM_COUNTER|OUT [15]))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datab(\Processor|PROGRAM_COUNTER|OUT [15]),
	.datac(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datad(\Processor|REGISTER_AC|OUT [15]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux15~7 .lut_mask = 16'hBBB1;
defparam \Processor|Muxer|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneive_lcell_comb \Processor|Muxer|Mux15~8 (
// Equation(s):
// \Processor|Muxer|Mux15~8_combout  = (\Processor|REGISTER_AC|OUT [15] & ((\Processor|CUnit|REG_IN_B_BUS [0] & ((\Processor|Muxer|Mux15~7_combout ))) # (!\Processor|CUnit|REG_IN_B_BUS [0] & (!\Processor|CUnit|REG_IN_B_BUS [2])))) # 
// (!\Processor|REGISTER_AC|OUT [15] & ((\Processor|Muxer|Mux15~7_combout ) # (\Processor|CUnit|REG_IN_B_BUS [2] $ (!\Processor|CUnit|REG_IN_B_BUS [0]))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datab(\Processor|REGISTER_AC|OUT [15]),
	.datac(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datad(\Processor|Muxer|Mux15~7_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux15~8 .lut_mask = 16'hF725;
defparam \Processor|Muxer|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N5
dffeas \Processor|GENERAL_REGISTER|OUT[15] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|BUS [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[15] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N7
dffeas \Processor|REGISTER_TR|OUT[15] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|Muxer|BUS [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_TR|OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_TR|OUT[15] .is_wysiwyg = "true";
defparam \Processor|REGISTER_TR|OUT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \Processor|Muxer|Mux15~4 (
// Equation(s):
// \Processor|Muxer|Mux15~4_combout  = (\Processor|Muxer|Mux12~1_combout  & (!\Processor|Muxer|Mux15~8_combout )) # (!\Processor|Muxer|Mux12~1_combout  & ((\Processor|Muxer|Mux15~8_combout  & (\Processor|GENERAL_REGISTER|OUT [15])) # 
// (!\Processor|Muxer|Mux15~8_combout  & ((\Processor|REGISTER_TR|OUT [15])))))

	.dataa(\Processor|Muxer|Mux12~1_combout ),
	.datab(\Processor|Muxer|Mux15~8_combout ),
	.datac(\Processor|GENERAL_REGISTER|OUT [15]),
	.datad(\Processor|REGISTER_TR|OUT [15]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux15~4 .lut_mask = 16'h7362;
defparam \Processor|Muxer|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[14]~45 (
// Equation(s):
// \Processor|REGISTER_01|OUT[14]~45_combout  = (\Processor|REGISTER_01|OUT [14] & (\Processor|REGISTER_01|OUT[13]~44  $ (GND))) # (!\Processor|REGISTER_01|OUT [14] & (!\Processor|REGISTER_01|OUT[13]~44  & VCC))
// \Processor|REGISTER_01|OUT[14]~46  = CARRY((\Processor|REGISTER_01|OUT [14] & !\Processor|REGISTER_01|OUT[13]~44 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_01|OUT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_01|OUT[13]~44 ),
	.combout(\Processor|REGISTER_01|OUT[14]~45_combout ),
	.cout(\Processor|REGISTER_01|OUT[14]~46 ));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[14]~45 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_01|OUT[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y37_N29
dffeas \Processor|REGISTER_01|OUT[14] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[14]~45_combout ),
	.asdata(\Processor|Muxer|BUS [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[14] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \Processor|REGISTER_01|OUT[15]~47 (
// Equation(s):
// \Processor|REGISTER_01|OUT[15]~47_combout  = \Processor|REGISTER_01|OUT [15] $ (\Processor|REGISTER_01|OUT[14]~46 )

	.dataa(\Processor|REGISTER_01|OUT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Processor|REGISTER_01|OUT[14]~46 ),
	.combout(\Processor|REGISTER_01|OUT[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[15]~47 .lut_mask = 16'h5A5A;
defparam \Processor|REGISTER_01|OUT[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y37_N31
dffeas \Processor|REGISTER_01|OUT[15] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_01|OUT[15]~47_combout ),
	.asdata(\Processor|Muxer|BUS [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [11]),
	.ena(\Processor|REGISTER_01|OUT[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_01|OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_01|OUT[15] .is_wysiwyg = "true";
defparam \Processor|REGISTER_01|OUT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \Processor|Muxer|Mux15~5 (
// Equation(s):
// \Processor|Muxer|Mux15~5_combout  = (\Processor|Muxer|Mux12~0_combout  & (((\Processor|Muxer|Mux7~0_combout ) # (\Processor|REGISTER_01|OUT [15])))) # (!\Processor|Muxer|Mux12~0_combout  & (\Processor|Muxer|Mux15~4_combout  & 
// (!\Processor|Muxer|Mux7~0_combout )))

	.dataa(\Processor|Muxer|Mux12~0_combout ),
	.datab(\Processor|Muxer|Mux15~4_combout ),
	.datac(\Processor|Muxer|Mux7~0_combout ),
	.datad(\Processor|REGISTER_01|OUT [15]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux15~5 .lut_mask = 16'hAEA4;
defparam \Processor|Muxer|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \Processor|Muxer|Mux15~6 (
// Equation(s):
// \Processor|Muxer|Mux15~6_combout  = (\Processor|Muxer|Mux7~0_combout  & ((\Processor|Muxer|Mux15~5_combout  & (\Processor|REGISTER_02|OUT [15])) # (!\Processor|Muxer|Mux15~5_combout  & ((\Processor|REGISTER_AR|OUT [15]))))) # 
// (!\Processor|Muxer|Mux7~0_combout  & (((\Processor|Muxer|Mux15~5_combout ))))

	.dataa(\Processor|REGISTER_02|OUT [15]),
	.datab(\Processor|Muxer|Mux7~0_combout ),
	.datac(\Processor|REGISTER_AR|OUT [15]),
	.datad(\Processor|Muxer|Mux15~5_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux15~6 .lut_mask = 16'hBBC0;
defparam \Processor|Muxer|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N6
cycloneive_lcell_comb \Processor|Muxer|BUS[15] (
// Equation(s):
// \Processor|Muxer|BUS [15] = (GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & ((\Processor|Muxer|BUS [15]))) # (!GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & (\Processor|Muxer|Mux15~6_combout ))

	.dataa(\Processor|Muxer|Mux15~6_combout ),
	.datab(gnd),
	.datac(\Processor|Muxer|Mux16~0clkctrl_outclk ),
	.datad(\Processor|Muxer|BUS [15]),
	.cin(gnd),
	.combout(\Processor|Muxer|BUS [15]),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|BUS[15] .lut_mask = 16'hFA0A;
defparam \Processor|Muxer|BUS[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneive_lcell_comb \Processor|ALUnit|Mux17~0 (
// Equation(s):
// \Processor|ALUnit|Mux17~0_combout  = (\Processor|CUnit|ALU_OP [0] & (!\Processor|CUnit|ALU_OP [1] & (\Processor|REGISTER_AC|OUT [13]))) # (!\Processor|CUnit|ALU_OP [0] & (\Processor|CUnit|ALU_OP [1] & ((\Processor|Muxer|BUS [15]))))

	.dataa(\Processor|CUnit|ALU_OP [0]),
	.datab(\Processor|CUnit|ALU_OP [1]),
	.datac(\Processor|REGISTER_AC|OUT [13]),
	.datad(\Processor|Muxer|BUS [15]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux17~0 .lut_mask = 16'h6420;
defparam \Processor|ALUnit|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneive_lcell_comb \Processor|ALUnit|Add0~47 (
// Equation(s):
// \Processor|ALUnit|Add0~47_combout  = \Processor|CUnit|ALU_OP [0] $ (\Processor|Muxer|BUS [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|CUnit|ALU_OP [0]),
	.datad(\Processor|Muxer|BUS [15]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~47 .lut_mask = 16'h0FF0;
defparam \Processor|ALUnit|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cycloneive_lcell_comb \Processor|ALUnit|Add0~44 (
// Equation(s):
// \Processor|ALUnit|Add0~44_combout  = \Processor|Muxer|BUS [14] $ (\Processor|CUnit|ALU_OP [0])

	.dataa(gnd),
	.datab(\Processor|Muxer|BUS [14]),
	.datac(gnd),
	.datad(\Processor|CUnit|ALU_OP [0]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~44 .lut_mask = 16'h33CC;
defparam \Processor|ALUnit|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneive_lcell_comb \Processor|ALUnit|Add0~45 (
// Equation(s):
// \Processor|ALUnit|Add0~45_combout  = (\Processor|REGISTER_AC|OUT [14] & ((\Processor|ALUnit|Add0~44_combout  & (\Processor|ALUnit|Add0~43  & VCC)) # (!\Processor|ALUnit|Add0~44_combout  & (!\Processor|ALUnit|Add0~43 )))) # (!\Processor|REGISTER_AC|OUT 
// [14] & ((\Processor|ALUnit|Add0~44_combout  & (!\Processor|ALUnit|Add0~43 )) # (!\Processor|ALUnit|Add0~44_combout  & ((\Processor|ALUnit|Add0~43 ) # (GND)))))
// \Processor|ALUnit|Add0~46  = CARRY((\Processor|REGISTER_AC|OUT [14] & (!\Processor|ALUnit|Add0~44_combout  & !\Processor|ALUnit|Add0~43 )) # (!\Processor|REGISTER_AC|OUT [14] & ((!\Processor|ALUnit|Add0~43 ) # (!\Processor|ALUnit|Add0~44_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [14]),
	.datab(\Processor|ALUnit|Add0~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|ALUnit|Add0~43 ),
	.combout(\Processor|ALUnit|Add0~45_combout ),
	.cout(\Processor|ALUnit|Add0~46 ));
// synopsys translate_off
defparam \Processor|ALUnit|Add0~45 .lut_mask = 16'h9617;
defparam \Processor|ALUnit|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \Processor|ALUnit|Add0~48 (
// Equation(s):
// \Processor|ALUnit|Add0~48_combout  = \Processor|ALUnit|Add0~47_combout  $ (\Processor|ALUnit|Add0~46  $ (!\Processor|REGISTER_AC|OUT [15]))

	.dataa(\Processor|ALUnit|Add0~47_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|REGISTER_AC|OUT [15]),
	.cin(\Processor|ALUnit|Add0~46 ),
	.combout(\Processor|ALUnit|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~48 .lut_mask = 16'h5AA5;
defparam \Processor|ALUnit|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneive_lcell_comb \Processor|ALUnit|Mux17~1 (
// Equation(s):
// \Processor|ALUnit|Mux17~1_combout  = (\Processor|CUnit|ALU_OP [1] & (\Processor|ALUnit|Mux17~0_combout  & (!\Processor|CUnit|ALU_OP [2]))) # (!\Processor|CUnit|ALU_OP [1] & ((\Processor|CUnit|ALU_OP [2] & (\Processor|ALUnit|Mux17~0_combout )) # 
// (!\Processor|CUnit|ALU_OP [2] & ((\Processor|ALUnit|Add0~48_combout )))))

	.dataa(\Processor|ALUnit|Mux17~0_combout ),
	.datab(\Processor|CUnit|ALU_OP [1]),
	.datac(\Processor|CUnit|ALU_OP [2]),
	.datad(\Processor|ALUnit|Add0~48_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux17~1 .lut_mask = 16'h2B28;
defparam \Processor|ALUnit|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cycloneive_lcell_comb \Processor|ALUnit|C_bus[15] (
// Equation(s):
// \Processor|ALUnit|C_bus [15] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|Mux17~1_combout )) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|C_bus [15])))

	.dataa(\Processor|ALUnit|Mux17~1_combout ),
	.datab(gnd),
	.datac(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.datad(\Processor|ALUnit|C_bus [15]),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [15]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[15] .lut_mask = 16'hAFA0;
defparam \Processor|ALUnit|C_bus[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N15
dffeas \Processor|REGISTER_AC|OUT[15] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|ALUnit|C_bus [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[15] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneive_lcell_comb \Processor|ALUnit|Mux16~1 (
// Equation(s):
// \Processor|ALUnit|Mux16~1_combout  = (\Processor|ALUnit|Mux16~0_combout  & ((\Processor|CUnit|ALU_OP [1] & (\Processor|Muxer|BUS [14])) # (!\Processor|CUnit|ALU_OP [1] & ((\Processor|ALUnit|Add0~45_combout ))))) # (!\Processor|ALUnit|Mux16~0_combout  & 
// (((!\Processor|CUnit|ALU_OP [1]))))

	.dataa(\Processor|ALUnit|Mux16~0_combout ),
	.datab(\Processor|Muxer|BUS [14]),
	.datac(\Processor|ALUnit|Add0~45_combout ),
	.datad(\Processor|CUnit|ALU_OP [1]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux16~1 .lut_mask = 16'h88F5;
defparam \Processor|ALUnit|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneive_lcell_comb \Processor|ALUnit|Mux16 (
// Equation(s):
// \Processor|ALUnit|Mux16~combout  = (\Processor|CUnit|ALU_OP [2] & ((\Processor|ALUnit|Mux16~1_combout  & (\Processor|REGISTER_AC|OUT [12])) # (!\Processor|ALUnit|Mux16~1_combout  & ((\Processor|REGISTER_AC|OUT [15]))))) # (!\Processor|CUnit|ALU_OP [2] & 
// (((\Processor|ALUnit|Mux16~1_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [12]),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|REGISTER_AC|OUT [15]),
	.datad(\Processor|ALUnit|Mux16~1_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux16~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux16 .lut_mask = 16'hBBC0;
defparam \Processor|ALUnit|Mux16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneive_lcell_comb \Processor|ALUnit|C_bus[14] (
// Equation(s):
// \Processor|ALUnit|C_bus [14] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|Mux16~combout )) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|C_bus [14])))

	.dataa(\Processor|ALUnit|Mux16~combout ),
	.datab(gnd),
	.datac(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.datad(\Processor|ALUnit|C_bus [14]),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [14]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[14] .lut_mask = 16'hAFA0;
defparam \Processor|ALUnit|C_bus[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N29
dffeas \Processor|REGISTER_AC|OUT[14] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|ALUnit|C_bus [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[14] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneive_lcell_comb \Processor|Muxer|Mux14~7 (
// Equation(s):
// \Processor|Muxer|Mux14~7_combout  = (\Processor|CUnit|REG_IN_B_BUS [2] & ((\Processor|REGISTER_AC|OUT [14]) # ((!\Processor|CUnit|REG_IN_B_BUS [1])))) # (!\Processor|CUnit|REG_IN_B_BUS [2] & (((\Processor|PROGRAM_COUNTER|OUT [14]))))

	.dataa(\Processor|REGISTER_AC|OUT [14]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|PROGRAM_COUNTER|OUT [14]),
	.datad(\Processor|CUnit|REG_IN_B_BUS [2]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux14~7 .lut_mask = 16'hBBF0;
defparam \Processor|Muxer|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \Processor|Muxer|Mux14~8 (
// Equation(s):
// \Processor|Muxer|Mux14~8_combout  = (\Processor|Muxer|Mux14~7_combout  & (\Processor|CUnit|REG_IN_B_BUS [2] $ (\Processor|CUnit|REG_IN_B_BUS [0])))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [2]),
	.datab(gnd),
	.datac(\Processor|Muxer|Mux14~7_combout ),
	.datad(\Processor|CUnit|REG_IN_B_BUS [0]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux14~8 .lut_mask = 16'h50A0;
defparam \Processor|Muxer|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N9
dffeas \Processor|GENERAL_REGISTER|OUT[14] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|BUS [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[14] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N3
dffeas \Processor|REGISTER_TR|OUT[14] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|Muxer|BUS [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_TR|OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_TR|OUT[14] .is_wysiwyg = "true";
defparam \Processor|REGISTER_TR|OUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \Processor|Muxer|Mux14~4 (
// Equation(s):
// \Processor|Muxer|Mux14~4_combout  = (\Processor|Muxer|Mux12~1_combout  & (\Processor|Muxer|Mux14~8_combout )) # (!\Processor|Muxer|Mux12~1_combout  & ((\Processor|Muxer|Mux14~8_combout  & ((\Processor|REGISTER_TR|OUT [14]))) # 
// (!\Processor|Muxer|Mux14~8_combout  & (\Processor|GENERAL_REGISTER|OUT [14]))))

	.dataa(\Processor|Muxer|Mux12~1_combout ),
	.datab(\Processor|Muxer|Mux14~8_combout ),
	.datac(\Processor|GENERAL_REGISTER|OUT [14]),
	.datad(\Processor|REGISTER_TR|OUT [14]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux14~4 .lut_mask = 16'hDC98;
defparam \Processor|Muxer|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \Processor|Muxer|Mux14~5 (
// Equation(s):
// \Processor|Muxer|Mux14~5_combout  = (\Processor|Muxer|Mux12~0_combout  & (((!\Processor|Muxer|Mux7~0_combout  & \Processor|REGISTER_01|OUT [14])))) # (!\Processor|Muxer|Mux12~0_combout  & ((\Processor|Muxer|Mux14~4_combout ) # 
// ((\Processor|Muxer|Mux7~0_combout ))))

	.dataa(\Processor|Muxer|Mux12~0_combout ),
	.datab(\Processor|Muxer|Mux14~4_combout ),
	.datac(\Processor|Muxer|Mux7~0_combout ),
	.datad(\Processor|REGISTER_01|OUT [14]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux14~5 .lut_mask = 16'h5E54;
defparam \Processor|Muxer|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneive_lcell_comb \Processor|Muxer|Mux14~6 (
// Equation(s):
// \Processor|Muxer|Mux14~6_combout  = (\Processor|Muxer|Mux14~5_combout  & (((\Processor|REGISTER_AR|OUT [14]) # (!\Processor|Muxer|Mux7~0_combout )))) # (!\Processor|Muxer|Mux14~5_combout  & (\Processor|REGISTER_02|OUT [14] & 
// (\Processor|Muxer|Mux7~0_combout )))

	.dataa(\Processor|Muxer|Mux14~5_combout ),
	.datab(\Processor|REGISTER_02|OUT [14]),
	.datac(\Processor|Muxer|Mux7~0_combout ),
	.datad(\Processor|REGISTER_AR|OUT [14]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux14~6 .lut_mask = 16'hEA4A;
defparam \Processor|Muxer|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N2
cycloneive_lcell_comb \Processor|Muxer|BUS[14] (
// Equation(s):
// \Processor|Muxer|BUS [14] = (GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & ((\Processor|Muxer|BUS [14]))) # (!GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & (\Processor|Muxer|Mux14~6_combout ))

	.dataa(\Processor|Muxer|Mux14~6_combout ),
	.datab(gnd),
	.datac(\Processor|Muxer|Mux16~0clkctrl_outclk ),
	.datad(\Processor|Muxer|BUS [14]),
	.cin(gnd),
	.combout(\Processor|Muxer|BUS [14]),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|BUS[14] .lut_mask = 16'hFA0A;
defparam \Processor|Muxer|BUS[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N29
dffeas \Processor|REGISTER_AR|OUT[14] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_AR|OUT[14]~45_combout ),
	.asdata(\Processor|Muxer|BUS [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AR|OUT[7]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[14] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
cycloneive_lcell_comb \Processor|REGISTER_AR|OUT[15]~47 (
// Equation(s):
// \Processor|REGISTER_AR|OUT[15]~47_combout  = \Processor|REGISTER_AR|OUT [15] $ (\Processor|REGISTER_AR|OUT[14]~46 )

	.dataa(\Processor|REGISTER_AR|OUT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Processor|REGISTER_AR|OUT[14]~46 ),
	.combout(\Processor|REGISTER_AR|OUT[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[15]~47 .lut_mask = 16'h5A5A;
defparam \Processor|REGISTER_AR|OUT[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y38_N31
dffeas \Processor|REGISTER_AR|OUT[15] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_AR|OUT[15]~47_combout ),
	.asdata(\Processor|Muxer|BUS [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AR|OUT[7]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[15] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N25
dffeas \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|REGISTER_AR|OUT [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N21
dffeas \ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[2] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ImageRam|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \Processor|Muxer|Mux7~3 (
// Equation(s):
// \Processor|Muxer|Mux7~3_combout  = (\Processor|CUnit|REG_IN_B_BUS [1]) # ((!\Processor|CUnit|REG_IN_B_BUS [0] & \ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [2]))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux7~3 .lut_mask = 16'hDCDC;
defparam \Processor|Muxer|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N8
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~10 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # 
// (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout 
// )) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout )))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~10 .lut_mask = 16'hEE30;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~11 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~11_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout  & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout )) # 
// (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout  & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout )))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~11 .lut_mask = 16'hEA62;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~8 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~8_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # 
// (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout 
// )) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout )))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~8 .lut_mask = 16'hEE30;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~9 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~9_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~8_combout  & 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~8_combout  & 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout )))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~8_combout 
// ))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~8_combout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~9 .lut_mask = 16'hF838;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \Processor|Muxer|Mux2~2 (
// Equation(s):
// \Processor|Muxer|Mux2~2_combout  = (\Processor|Muxer|Mux7~3_combout  & (((\Processor|Muxer|Mux7~2_combout ) # (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~9_combout )))) # (!\Processor|Muxer|Mux7~3_combout  & 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~11_combout  & (!\Processor|Muxer|Mux7~2_combout )))

	.dataa(\Processor|Muxer|Mux7~3_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~11_combout ),
	.datac(\Processor|Muxer|Mux7~2_combout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~9_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux2~2 .lut_mask = 16'hAEA4;
defparam \Processor|Muxer|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \Processor|Muxer|Mux2~3 (
// Equation(s):
// \Processor|Muxer|Mux2~3_combout  = (\Processor|Muxer|Mux7~2_combout  & ((\Processor|Muxer|Mux2~2_combout  & (\Processor|REGISTER_01|OUT [2])) # (!\Processor|Muxer|Mux2~2_combout  & ((\Processor|PROGRAM_COUNTER|OUT [2]))))) # 
// (!\Processor|Muxer|Mux7~2_combout  & (((\Processor|Muxer|Mux2~2_combout ))))

	.dataa(\Processor|REGISTER_01|OUT [2]),
	.datab(\Processor|Muxer|Mux7~2_combout ),
	.datac(\Processor|PROGRAM_COUNTER|OUT [2]),
	.datad(\Processor|Muxer|Mux2~2_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux2~3 .lut_mask = 16'hBBC0;
defparam \Processor|Muxer|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N17
dffeas \Processor|GENERAL_REGISTER|OUT[2] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|BUS [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[2] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \Processor|REGISTER_TR|OUT[2]~feeder (
// Equation(s):
// \Processor|REGISTER_TR|OUT[2]~feeder_combout  = \Processor|Muxer|BUS [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|Muxer|BUS [2]),
	.cin(gnd),
	.combout(\Processor|REGISTER_TR|OUT[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|REGISTER_TR|OUT[2]~feeder .lut_mask = 16'hFF00;
defparam \Processor|REGISTER_TR|OUT[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N19
dffeas \Processor|REGISTER_TR|OUT[2] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_TR|OUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_TR|OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_TR|OUT[2] .is_wysiwyg = "true";
defparam \Processor|REGISTER_TR|OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \Processor|Muxer|Mux2~0 (
// Equation(s):
// \Processor|Muxer|Mux2~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & ((\Processor|CUnit|REG_IN_B_BUS [1]) # ((\Processor|GENERAL_REGISTER|OUT [2])))) # (!\Processor|CUnit|REG_IN_B_BUS [0] & (!\Processor|CUnit|REG_IN_B_BUS [1] & 
// ((\Processor|REGISTER_TR|OUT [2]))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|GENERAL_REGISTER|OUT [2]),
	.datad(\Processor|REGISTER_TR|OUT [2]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux2~0 .lut_mask = 16'hB9A8;
defparam \Processor|Muxer|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \Processor|Muxer|Mux2~1 (
// Equation(s):
// \Processor|Muxer|Mux2~1_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux2~0_combout  & ((\IROM|altsyncram_component|auto_generated|q_a [2]))) # (!\Processor|Muxer|Mux2~0_combout  & (\Processor|REGISTER_AC|OUT [2])))) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & (\Processor|Muxer|Mux2~0_combout ))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datab(\Processor|Muxer|Mux2~0_combout ),
	.datac(\Processor|REGISTER_AC|OUT [2]),
	.datad(\IROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux2~1 .lut_mask = 16'hEC64;
defparam \Processor|Muxer|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \Processor|Muxer|Mux2~4 (
// Equation(s):
// \Processor|Muxer|Mux2~4_combout  = (\Processor|Muxer|Mux7~1_combout  & ((\Processor|Muxer|Mux7~0_combout ) # ((\Processor|Muxer|Mux2~1_combout )))) # (!\Processor|Muxer|Mux7~1_combout  & (!\Processor|Muxer|Mux7~0_combout  & 
// (\Processor|Muxer|Mux2~3_combout )))

	.dataa(\Processor|Muxer|Mux7~1_combout ),
	.datab(\Processor|Muxer|Mux7~0_combout ),
	.datac(\Processor|Muxer|Mux2~3_combout ),
	.datad(\Processor|Muxer|Mux2~1_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux2~4 .lut_mask = 16'hBA98;
defparam \Processor|Muxer|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \Processor|Muxer|Mux2~5 (
// Equation(s):
// \Processor|Muxer|Mux2~5_combout  = (\Processor|Muxer|Mux7~0_combout  & ((\Processor|Muxer|Mux2~4_combout  & ((\Processor|REGISTER_AR|OUT [2]))) # (!\Processor|Muxer|Mux2~4_combout  & (\Processor|REGISTER_02|OUT [2])))) # (!\Processor|Muxer|Mux7~0_combout  
// & (((\Processor|Muxer|Mux2~4_combout ))))

	.dataa(\Processor|REGISTER_02|OUT [2]),
	.datab(\Processor|Muxer|Mux7~0_combout ),
	.datac(\Processor|Muxer|Mux2~4_combout ),
	.datad(\Processor|REGISTER_AR|OUT [2]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux2~5 .lut_mask = 16'hF838;
defparam \Processor|Muxer|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \Processor|Muxer|BUS[2] (
// Equation(s):
// \Processor|Muxer|BUS [2] = (GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & ((\Processor|Muxer|BUS [2]))) # (!GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & (\Processor|Muxer|Mux2~5_combout ))

	.dataa(gnd),
	.datab(\Processor|Muxer|Mux2~5_combout ),
	.datac(\Processor|Muxer|Mux16~0clkctrl_outclk ),
	.datad(\Processor|Muxer|BUS [2]),
	.cin(gnd),
	.combout(\Processor|Muxer|BUS [2]),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|BUS[2] .lut_mask = 16'hFC0C;
defparam \Processor|Muxer|BUS[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N5
dffeas \Processor|REGISTER_AR|OUT[2] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_AR|OUT[2]~20_combout ),
	.asdata(\Processor|Muxer|BUS [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AR|OUT[7]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[2] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N6
cycloneive_lcell_comb \Processor|REGISTER_AR|OUT[3]~22 (
// Equation(s):
// \Processor|REGISTER_AR|OUT[3]~22_combout  = (\Processor|REGISTER_AR|OUT [3] & (!\Processor|REGISTER_AR|OUT[2]~21 )) # (!\Processor|REGISTER_AR|OUT [3] & ((\Processor|REGISTER_AR|OUT[2]~21 ) # (GND)))
// \Processor|REGISTER_AR|OUT[3]~23  = CARRY((!\Processor|REGISTER_AR|OUT[2]~21 ) # (!\Processor|REGISTER_AR|OUT [3]))

	.dataa(\Processor|REGISTER_AR|OUT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AR|OUT[2]~21 ),
	.combout(\Processor|REGISTER_AR|OUT[3]~22_combout ),
	.cout(\Processor|REGISTER_AR|OUT[3]~23 ));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[3]~22 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_AR|OUT[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y38_N7
dffeas \Processor|REGISTER_AR|OUT[3] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_AR|OUT[3]~22_combout ),
	.asdata(\Processor|Muxer|BUS [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AR|OUT[7]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[3] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N8
cycloneive_lcell_comb \Processor|REGISTER_AR|OUT[4]~24 (
// Equation(s):
// \Processor|REGISTER_AR|OUT[4]~24_combout  = (\Processor|REGISTER_AR|OUT [4] & (\Processor|REGISTER_AR|OUT[3]~23  $ (GND))) # (!\Processor|REGISTER_AR|OUT [4] & (!\Processor|REGISTER_AR|OUT[3]~23  & VCC))
// \Processor|REGISTER_AR|OUT[4]~25  = CARRY((\Processor|REGISTER_AR|OUT [4] & !\Processor|REGISTER_AR|OUT[3]~23 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_AR|OUT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AR|OUT[3]~23 ),
	.combout(\Processor|REGISTER_AR|OUT[4]~24_combout ),
	.cout(\Processor|REGISTER_AR|OUT[4]~25 ));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[4]~24 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_AR|OUT[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y38_N9
dffeas \Processor|REGISTER_AR|OUT[4] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_AR|OUT[4]~24_combout ),
	.asdata(\Processor|Muxer|BUS [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AR|OUT[7]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[4] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
cycloneive_lcell_comb \Processor|REGISTER_AR|OUT[5]~26 (
// Equation(s):
// \Processor|REGISTER_AR|OUT[5]~26_combout  = (\Processor|REGISTER_AR|OUT [5] & (!\Processor|REGISTER_AR|OUT[4]~25 )) # (!\Processor|REGISTER_AR|OUT [5] & ((\Processor|REGISTER_AR|OUT[4]~25 ) # (GND)))
// \Processor|REGISTER_AR|OUT[5]~27  = CARRY((!\Processor|REGISTER_AR|OUT[4]~25 ) # (!\Processor|REGISTER_AR|OUT [5]))

	.dataa(\Processor|REGISTER_AR|OUT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AR|OUT[4]~25 ),
	.combout(\Processor|REGISTER_AR|OUT[5]~26_combout ),
	.cout(\Processor|REGISTER_AR|OUT[5]~27 ));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[5]~26 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_AR|OUT[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y38_N11
dffeas \Processor|REGISTER_AR|OUT[5] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_AR|OUT[5]~26_combout ),
	.asdata(\Processor|Muxer|BUS [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AR|OUT[7]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[5] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneive_lcell_comb \Processor|REGISTER_AR|OUT[6]~28 (
// Equation(s):
// \Processor|REGISTER_AR|OUT[6]~28_combout  = (\Processor|REGISTER_AR|OUT [6] & (\Processor|REGISTER_AR|OUT[5]~27  $ (GND))) # (!\Processor|REGISTER_AR|OUT [6] & (!\Processor|REGISTER_AR|OUT[5]~27  & VCC))
// \Processor|REGISTER_AR|OUT[6]~29  = CARRY((\Processor|REGISTER_AR|OUT [6] & !\Processor|REGISTER_AR|OUT[5]~27 ))

	.dataa(\Processor|REGISTER_AR|OUT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AR|OUT[5]~27 ),
	.combout(\Processor|REGISTER_AR|OUT[6]~28_combout ),
	.cout(\Processor|REGISTER_AR|OUT[6]~29 ));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[6]~28 .lut_mask = 16'hA50A;
defparam \Processor|REGISTER_AR|OUT[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y38_N13
dffeas \Processor|REGISTER_AR|OUT[6] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_AR|OUT[6]~28_combout ),
	.asdata(\Processor|Muxer|BUS [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AR|OUT[7]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[6] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N14
cycloneive_lcell_comb \Processor|REGISTER_AR|OUT[7]~30 (
// Equation(s):
// \Processor|REGISTER_AR|OUT[7]~30_combout  = (\Processor|REGISTER_AR|OUT [7] & (!\Processor|REGISTER_AR|OUT[6]~29 )) # (!\Processor|REGISTER_AR|OUT [7] & ((\Processor|REGISTER_AR|OUT[6]~29 ) # (GND)))
// \Processor|REGISTER_AR|OUT[7]~31  = CARRY((!\Processor|REGISTER_AR|OUT[6]~29 ) # (!\Processor|REGISTER_AR|OUT [7]))

	.dataa(gnd),
	.datab(\Processor|REGISTER_AR|OUT [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AR|OUT[6]~29 ),
	.combout(\Processor|REGISTER_AR|OUT[7]~30_combout ),
	.cout(\Processor|REGISTER_AR|OUT[7]~31 ));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[7]~30 .lut_mask = 16'h3C3F;
defparam \Processor|REGISTER_AR|OUT[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y38_N15
dffeas \Processor|REGISTER_AR|OUT[7] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_AR|OUT[7]~30_combout ),
	.asdata(\Processor|Muxer|BUS [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AR|OUT[7]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[7] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
cycloneive_lcell_comb \Processor|REGISTER_AR|OUT[8]~32 (
// Equation(s):
// \Processor|REGISTER_AR|OUT[8]~32_combout  = (\Processor|REGISTER_AR|OUT [8] & (\Processor|REGISTER_AR|OUT[7]~31  $ (GND))) # (!\Processor|REGISTER_AR|OUT [8] & (!\Processor|REGISTER_AR|OUT[7]~31  & VCC))
// \Processor|REGISTER_AR|OUT[8]~33  = CARRY((\Processor|REGISTER_AR|OUT [8] & !\Processor|REGISTER_AR|OUT[7]~31 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_AR|OUT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AR|OUT[7]~31 ),
	.combout(\Processor|REGISTER_AR|OUT[8]~32_combout ),
	.cout(\Processor|REGISTER_AR|OUT[8]~33 ));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[8]~32 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_AR|OUT[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y38_N17
dffeas \Processor|REGISTER_AR|OUT[8] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_AR|OUT[8]~32_combout ),
	.asdata(\Processor|Muxer|BUS [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AR|OUT[7]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[8] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
cycloneive_lcell_comb \Processor|REGISTER_AR|OUT[9]~34 (
// Equation(s):
// \Processor|REGISTER_AR|OUT[9]~34_combout  = (\Processor|REGISTER_AR|OUT [9] & (!\Processor|REGISTER_AR|OUT[8]~33 )) # (!\Processor|REGISTER_AR|OUT [9] & ((\Processor|REGISTER_AR|OUT[8]~33 ) # (GND)))
// \Processor|REGISTER_AR|OUT[9]~35  = CARRY((!\Processor|REGISTER_AR|OUT[8]~33 ) # (!\Processor|REGISTER_AR|OUT [9]))

	.dataa(gnd),
	.datab(\Processor|REGISTER_AR|OUT [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AR|OUT[8]~33 ),
	.combout(\Processor|REGISTER_AR|OUT[9]~34_combout ),
	.cout(\Processor|REGISTER_AR|OUT[9]~35 ));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[9]~34 .lut_mask = 16'h3C3F;
defparam \Processor|REGISTER_AR|OUT[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y38_N19
dffeas \Processor|REGISTER_AR|OUT[9] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_AR|OUT[9]~34_combout ),
	.asdata(\Processor|Muxer|BUS [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AR|OUT[7]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[9] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneive_lcell_comb \Processor|REGISTER_AR|OUT[10]~36 (
// Equation(s):
// \Processor|REGISTER_AR|OUT[10]~36_combout  = (\Processor|REGISTER_AR|OUT [10] & (\Processor|REGISTER_AR|OUT[9]~35  $ (GND))) # (!\Processor|REGISTER_AR|OUT [10] & (!\Processor|REGISTER_AR|OUT[9]~35  & VCC))
// \Processor|REGISTER_AR|OUT[10]~37  = CARRY((\Processor|REGISTER_AR|OUT [10] & !\Processor|REGISTER_AR|OUT[9]~35 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_AR|OUT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AR|OUT[9]~35 ),
	.combout(\Processor|REGISTER_AR|OUT[10]~36_combout ),
	.cout(\Processor|REGISTER_AR|OUT[10]~37 ));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[10]~36 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_AR|OUT[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y38_N21
dffeas \Processor|REGISTER_AR|OUT[10] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_AR|OUT[10]~36_combout ),
	.asdata(\Processor|Muxer|BUS [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AR|OUT[7]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[10] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneive_lcell_comb \Processor|REGISTER_AR|OUT[11]~38 (
// Equation(s):
// \Processor|REGISTER_AR|OUT[11]~38_combout  = (\Processor|REGISTER_AR|OUT [11] & (!\Processor|REGISTER_AR|OUT[10]~37 )) # (!\Processor|REGISTER_AR|OUT [11] & ((\Processor|REGISTER_AR|OUT[10]~37 ) # (GND)))
// \Processor|REGISTER_AR|OUT[11]~39  = CARRY((!\Processor|REGISTER_AR|OUT[10]~37 ) # (!\Processor|REGISTER_AR|OUT [11]))

	.dataa(\Processor|REGISTER_AR|OUT [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AR|OUT[10]~37 ),
	.combout(\Processor|REGISTER_AR|OUT[11]~38_combout ),
	.cout(\Processor|REGISTER_AR|OUT[11]~39 ));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[11]~38 .lut_mask = 16'h5A5F;
defparam \Processor|REGISTER_AR|OUT[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y38_N23
dffeas \Processor|REGISTER_AR|OUT[11] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_AR|OUT[11]~38_combout ),
	.asdata(\Processor|Muxer|BUS [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AR|OUT[7]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[11] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
cycloneive_lcell_comb \Processor|REGISTER_AR|OUT[12]~40 (
// Equation(s):
// \Processor|REGISTER_AR|OUT[12]~40_combout  = (\Processor|REGISTER_AR|OUT [12] & (\Processor|REGISTER_AR|OUT[11]~39  $ (GND))) # (!\Processor|REGISTER_AR|OUT [12] & (!\Processor|REGISTER_AR|OUT[11]~39  & VCC))
// \Processor|REGISTER_AR|OUT[12]~41  = CARRY((\Processor|REGISTER_AR|OUT [12] & !\Processor|REGISTER_AR|OUT[11]~39 ))

	.dataa(gnd),
	.datab(\Processor|REGISTER_AR|OUT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|REGISTER_AR|OUT[11]~39 ),
	.combout(\Processor|REGISTER_AR|OUT[12]~40_combout ),
	.cout(\Processor|REGISTER_AR|OUT[12]~41 ));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[12]~40 .lut_mask = 16'hC30C;
defparam \Processor|REGISTER_AR|OUT[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y38_N25
dffeas \Processor|REGISTER_AR|OUT[12] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_AR|OUT[12]~40_combout ),
	.asdata(\Processor|Muxer|BUS [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AR|OUT[7]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[12] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N27
dffeas \Processor|REGISTER_AR|OUT[13] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_AR|OUT[13]~42_combout ),
	.asdata(\Processor|Muxer|BUS [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [8]),
	.ena(\Processor|REGISTER_AR|OUT[7]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AR|OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AR|OUT[13] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AR|OUT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode508w[3] (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode508w [3] = (\Processor|REGISTER_AR|OUT [13] & (\Processor|REGISTER_AR|OUT [14] & (\Processor|REGISTER_AR|OUT [15] & \Processor|CUnit|SELECTORS [0])))

	.dataa(\Processor|REGISTER_AR|OUT [13]),
	.datab(\Processor|REGISTER_AR|OUT [14]),
	.datac(\Processor|REGISTER_AR|OUT [15]),
	.datad(\Processor|CUnit|SELECTORS [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode508w [3]),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode508w[3] .lut_mask = 16'h8000;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode508w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~0 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # 
// (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout 
// )) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout )))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~0 .lut_mask = 16'hEE30;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~1 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~1_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout  & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ) # 
// ((!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout  & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~1 .lut_mask = 16'hBC8C;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~2 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ) # 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & !\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~2 .lut_mask = 16'hCCB8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~3 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~3_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout  & 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout  & 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout )))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout 
// ))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~3 .lut_mask = 16'hF388;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \Processor|Muxer|Mux0~2 (
// Equation(s):
// \Processor|Muxer|Mux0~2_combout  = (\Processor|Muxer|Mux7~2_combout  & (((\Processor|Muxer|Mux7~3_combout )))) # (!\Processor|Muxer|Mux7~2_combout  & ((\Processor|Muxer|Mux7~3_combout  & 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~1_combout )) # (!\Processor|Muxer|Mux7~3_combout  & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~3_combout )))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~1_combout ),
	.datab(\Processor|Muxer|Mux7~2_combout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~3_combout ),
	.datad(\Processor|Muxer|Mux7~3_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux0~2 .lut_mask = 16'hEE30;
defparam \Processor|Muxer|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \Processor|Muxer|Mux0~3 (
// Equation(s):
// \Processor|Muxer|Mux0~3_combout  = (\Processor|Muxer|Mux0~2_combout  & ((\Processor|REGISTER_01|OUT [0]) # ((!\Processor|Muxer|Mux7~2_combout )))) # (!\Processor|Muxer|Mux0~2_combout  & (((\Processor|Muxer|Mux7~2_combout  & \Processor|PROGRAM_COUNTER|OUT 
// [0]))))

	.dataa(\Processor|Muxer|Mux0~2_combout ),
	.datab(\Processor|REGISTER_01|OUT [0]),
	.datac(\Processor|Muxer|Mux7~2_combout ),
	.datad(\Processor|PROGRAM_COUNTER|OUT [0]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux0~3 .lut_mask = 16'hDA8A;
defparam \Processor|Muxer|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N1
dffeas \Processor|GENERAL_REGISTER|OUT[0] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|BUS [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[0] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \Processor|REGISTER_TR|OUT[0]~feeder (
// Equation(s):
// \Processor|REGISTER_TR|OUT[0]~feeder_combout  = \Processor|Muxer|BUS [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|Muxer|BUS [0]),
	.cin(gnd),
	.combout(\Processor|REGISTER_TR|OUT[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|REGISTER_TR|OUT[0]~feeder .lut_mask = 16'hFF00;
defparam \Processor|REGISTER_TR|OUT[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N19
dffeas \Processor|REGISTER_TR|OUT[0] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|REGISTER_TR|OUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_TR|OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_TR|OUT[0] .is_wysiwyg = "true";
defparam \Processor|REGISTER_TR|OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \Processor|Muxer|Mux0~0 (
// Equation(s):
// \Processor|Muxer|Mux0~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & ((\Processor|CUnit|REG_IN_B_BUS [1]) # ((\Processor|GENERAL_REGISTER|OUT [0])))) # (!\Processor|CUnit|REG_IN_B_BUS [0] & (!\Processor|CUnit|REG_IN_B_BUS [1] & 
// ((\Processor|REGISTER_TR|OUT [0]))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|GENERAL_REGISTER|OUT [0]),
	.datad(\Processor|REGISTER_TR|OUT [0]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux0~0 .lut_mask = 16'hB9A8;
defparam \Processor|Muxer|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N28
cycloneive_lcell_comb \Processor|Muxer|Mux0~1 (
// Equation(s):
// \Processor|Muxer|Mux0~1_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux0~0_combout  & (\IROM|altsyncram_component|auto_generated|q_a [0])) # (!\Processor|Muxer|Mux0~0_combout  & ((\Processor|REGISTER_AC|OUT [0]))))) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & (((\Processor|Muxer|Mux0~0_combout ))))

	.dataa(\IROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|REGISTER_AC|OUT [0]),
	.datad(\Processor|Muxer|Mux0~0_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux0~1 .lut_mask = 16'hBBC0;
defparam \Processor|Muxer|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneive_lcell_comb \Processor|Muxer|Mux0~4 (
// Equation(s):
// \Processor|Muxer|Mux0~4_combout  = (\Processor|Muxer|Mux7~0_combout  & (((\Processor|Muxer|Mux7~1_combout )))) # (!\Processor|Muxer|Mux7~0_combout  & ((\Processor|Muxer|Mux7~1_combout  & ((\Processor|Muxer|Mux0~1_combout ))) # 
// (!\Processor|Muxer|Mux7~1_combout  & (\Processor|Muxer|Mux0~3_combout ))))

	.dataa(\Processor|Muxer|Mux0~3_combout ),
	.datab(\Processor|Muxer|Mux0~1_combout ),
	.datac(\Processor|Muxer|Mux7~0_combout ),
	.datad(\Processor|Muxer|Mux7~1_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux0~4 .lut_mask = 16'hFC0A;
defparam \Processor|Muxer|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \Processor|Muxer|Mux0~5 (
// Equation(s):
// \Processor|Muxer|Mux0~5_combout  = (\Processor|Muxer|Mux7~0_combout  & ((\Processor|Muxer|Mux0~4_combout  & (\Processor|REGISTER_AR|OUT [0])) # (!\Processor|Muxer|Mux0~4_combout  & ((\Processor|REGISTER_02|OUT [0]))))) # (!\Processor|Muxer|Mux7~0_combout  
// & (\Processor|Muxer|Mux0~4_combout ))

	.dataa(\Processor|Muxer|Mux7~0_combout ),
	.datab(\Processor|Muxer|Mux0~4_combout ),
	.datac(\Processor|REGISTER_AR|OUT [0]),
	.datad(\Processor|REGISTER_02|OUT [0]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux0~5 .lut_mask = 16'hE6C4;
defparam \Processor|Muxer|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \Processor|Muxer|BUS[0] (
// Equation(s):
// \Processor|Muxer|BUS [0] = (GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & ((\Processor|Muxer|BUS [0]))) # (!GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & (\Processor|Muxer|Mux0~5_combout ))

	.dataa(gnd),
	.datab(\Processor|Muxer|Mux0~5_combout ),
	.datac(\Processor|Muxer|Mux16~0clkctrl_outclk ),
	.datad(\Processor|Muxer|BUS [0]),
	.cin(gnd),
	.combout(\Processor|Muxer|BUS [0]),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|BUS[0] .lut_mask = 16'hFC0C;
defparam \Processor|Muxer|BUS[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N1
dffeas \Processor|PROGRAM_COUNTER|OUT[0] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[0]~16_combout ),
	.asdata(\Processor|Muxer|BUS [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[0] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[1]~19 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[1]~19_combout  = (\Processor|PROGRAM_COUNTER|OUT [1] & (!\Processor|PROGRAM_COUNTER|OUT[0]~17 )) # (!\Processor|PROGRAM_COUNTER|OUT [1] & ((\Processor|PROGRAM_COUNTER|OUT[0]~17 ) # (GND)))
// \Processor|PROGRAM_COUNTER|OUT[1]~20  = CARRY((!\Processor|PROGRAM_COUNTER|OUT[0]~17 ) # (!\Processor|PROGRAM_COUNTER|OUT [1]))

	.dataa(gnd),
	.datab(\Processor|PROGRAM_COUNTER|OUT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[0]~17 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[1]~19_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[1]~20 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[1]~19 .lut_mask = 16'h3C3F;
defparam \Processor|PROGRAM_COUNTER|OUT[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y38_N3
dffeas \Processor|PROGRAM_COUNTER|OUT[1] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[1]~19_combout ),
	.asdata(\Processor|Muxer|BUS [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[1] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[2]~21 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[2]~21_combout  = (\Processor|PROGRAM_COUNTER|OUT [2] & (\Processor|PROGRAM_COUNTER|OUT[1]~20  $ (GND))) # (!\Processor|PROGRAM_COUNTER|OUT [2] & (!\Processor|PROGRAM_COUNTER|OUT[1]~20  & VCC))
// \Processor|PROGRAM_COUNTER|OUT[2]~22  = CARRY((\Processor|PROGRAM_COUNTER|OUT [2] & !\Processor|PROGRAM_COUNTER|OUT[1]~20 ))

	.dataa(gnd),
	.datab(\Processor|PROGRAM_COUNTER|OUT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[1]~20 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[2]~21_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[2]~22 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[2]~21 .lut_mask = 16'hC30C;
defparam \Processor|PROGRAM_COUNTER|OUT[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y38_N5
dffeas \Processor|PROGRAM_COUNTER|OUT[2] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[2]~21_combout ),
	.asdata(\Processor|Muxer|BUS [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[2] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N6
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[3]~23 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[3]~23_combout  = (\Processor|PROGRAM_COUNTER|OUT [3] & (!\Processor|PROGRAM_COUNTER|OUT[2]~22 )) # (!\Processor|PROGRAM_COUNTER|OUT [3] & ((\Processor|PROGRAM_COUNTER|OUT[2]~22 ) # (GND)))
// \Processor|PROGRAM_COUNTER|OUT[3]~24  = CARRY((!\Processor|PROGRAM_COUNTER|OUT[2]~22 ) # (!\Processor|PROGRAM_COUNTER|OUT [3]))

	.dataa(\Processor|PROGRAM_COUNTER|OUT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[2]~22 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[3]~23_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[3]~24 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[3]~23 .lut_mask = 16'h5A5F;
defparam \Processor|PROGRAM_COUNTER|OUT[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y38_N7
dffeas \Processor|PROGRAM_COUNTER|OUT[3] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[3]~23_combout ),
	.asdata(\Processor|Muxer|BUS [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[3] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[4]~25 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[4]~25_combout  = (\Processor|PROGRAM_COUNTER|OUT [4] & (\Processor|PROGRAM_COUNTER|OUT[3]~24  $ (GND))) # (!\Processor|PROGRAM_COUNTER|OUT [4] & (!\Processor|PROGRAM_COUNTER|OUT[3]~24  & VCC))
// \Processor|PROGRAM_COUNTER|OUT[4]~26  = CARRY((\Processor|PROGRAM_COUNTER|OUT [4] & !\Processor|PROGRAM_COUNTER|OUT[3]~24 ))

	.dataa(gnd),
	.datab(\Processor|PROGRAM_COUNTER|OUT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[3]~24 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[4]~25_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[4]~26 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[4]~25 .lut_mask = 16'hC30C;
defparam \Processor|PROGRAM_COUNTER|OUT[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y38_N9
dffeas \Processor|PROGRAM_COUNTER|OUT[4] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[4]~25_combout ),
	.asdata(\Processor|Muxer|BUS [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[4] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[5]~27 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[5]~27_combout  = (\Processor|PROGRAM_COUNTER|OUT [5] & (!\Processor|PROGRAM_COUNTER|OUT[4]~26 )) # (!\Processor|PROGRAM_COUNTER|OUT [5] & ((\Processor|PROGRAM_COUNTER|OUT[4]~26 ) # (GND)))
// \Processor|PROGRAM_COUNTER|OUT[5]~28  = CARRY((!\Processor|PROGRAM_COUNTER|OUT[4]~26 ) # (!\Processor|PROGRAM_COUNTER|OUT [5]))

	.dataa(\Processor|PROGRAM_COUNTER|OUT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[4]~26 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[5]~27_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[5]~28 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[5]~27 .lut_mask = 16'h5A5F;
defparam \Processor|PROGRAM_COUNTER|OUT[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y38_N11
dffeas \Processor|PROGRAM_COUNTER|OUT[5] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[5]~27_combout ),
	.asdata(\Processor|Muxer|BUS [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[5] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[6]~29 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[6]~29_combout  = (\Processor|PROGRAM_COUNTER|OUT [6] & (\Processor|PROGRAM_COUNTER|OUT[5]~28  $ (GND))) # (!\Processor|PROGRAM_COUNTER|OUT [6] & (!\Processor|PROGRAM_COUNTER|OUT[5]~28  & VCC))
// \Processor|PROGRAM_COUNTER|OUT[6]~30  = CARRY((\Processor|PROGRAM_COUNTER|OUT [6] & !\Processor|PROGRAM_COUNTER|OUT[5]~28 ))

	.dataa(\Processor|PROGRAM_COUNTER|OUT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[5]~28 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[6]~29_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[6]~30 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[6]~29 .lut_mask = 16'hA50A;
defparam \Processor|PROGRAM_COUNTER|OUT[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y38_N13
dffeas \Processor|PROGRAM_COUNTER|OUT[6] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[6]~29_combout ),
	.asdata(\Processor|Muxer|BUS [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[6] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[7]~31 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[7]~31_combout  = (\Processor|PROGRAM_COUNTER|OUT [7] & (!\Processor|PROGRAM_COUNTER|OUT[6]~30 )) # (!\Processor|PROGRAM_COUNTER|OUT [7] & ((\Processor|PROGRAM_COUNTER|OUT[6]~30 ) # (GND)))
// \Processor|PROGRAM_COUNTER|OUT[7]~32  = CARRY((!\Processor|PROGRAM_COUNTER|OUT[6]~30 ) # (!\Processor|PROGRAM_COUNTER|OUT [7]))

	.dataa(gnd),
	.datab(\Processor|PROGRAM_COUNTER|OUT [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[6]~30 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[7]~31_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[7]~32 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[7]~31 .lut_mask = 16'h3C3F;
defparam \Processor|PROGRAM_COUNTER|OUT[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y38_N15
dffeas \Processor|PROGRAM_COUNTER|OUT[7] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[7]~31_combout ),
	.asdata(\Processor|Muxer|BUS [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[7] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[8]~33 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[8]~33_combout  = (\Processor|PROGRAM_COUNTER|OUT [8] & (\Processor|PROGRAM_COUNTER|OUT[7]~32  $ (GND))) # (!\Processor|PROGRAM_COUNTER|OUT [8] & (!\Processor|PROGRAM_COUNTER|OUT[7]~32  & VCC))
// \Processor|PROGRAM_COUNTER|OUT[8]~34  = CARRY((\Processor|PROGRAM_COUNTER|OUT [8] & !\Processor|PROGRAM_COUNTER|OUT[7]~32 ))

	.dataa(gnd),
	.datab(\Processor|PROGRAM_COUNTER|OUT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[7]~32 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[8]~33_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[8]~34 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[8]~33 .lut_mask = 16'hC30C;
defparam \Processor|PROGRAM_COUNTER|OUT[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y38_N17
dffeas \Processor|PROGRAM_COUNTER|OUT[8] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[8]~33_combout ),
	.asdata(\Processor|Muxer|BUS [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[8] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[9]~35 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[9]~35_combout  = (\Processor|PROGRAM_COUNTER|OUT [9] & (!\Processor|PROGRAM_COUNTER|OUT[8]~34 )) # (!\Processor|PROGRAM_COUNTER|OUT [9] & ((\Processor|PROGRAM_COUNTER|OUT[8]~34 ) # (GND)))
// \Processor|PROGRAM_COUNTER|OUT[9]~36  = CARRY((!\Processor|PROGRAM_COUNTER|OUT[8]~34 ) # (!\Processor|PROGRAM_COUNTER|OUT [9]))

	.dataa(gnd),
	.datab(\Processor|PROGRAM_COUNTER|OUT [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[8]~34 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[9]~35_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[9]~36 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[9]~35 .lut_mask = 16'h3C3F;
defparam \Processor|PROGRAM_COUNTER|OUT[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y38_N19
dffeas \Processor|PROGRAM_COUNTER|OUT[9] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[9]~35_combout ),
	.asdata(\Processor|Muxer|BUS [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[9] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \Processor|PROGRAM_COUNTER|OUT[10]~37 (
// Equation(s):
// \Processor|PROGRAM_COUNTER|OUT[10]~37_combout  = (\Processor|PROGRAM_COUNTER|OUT [10] & (\Processor|PROGRAM_COUNTER|OUT[9]~36  $ (GND))) # (!\Processor|PROGRAM_COUNTER|OUT [10] & (!\Processor|PROGRAM_COUNTER|OUT[9]~36  & VCC))
// \Processor|PROGRAM_COUNTER|OUT[10]~38  = CARRY((\Processor|PROGRAM_COUNTER|OUT [10] & !\Processor|PROGRAM_COUNTER|OUT[9]~36 ))

	.dataa(gnd),
	.datab(\Processor|PROGRAM_COUNTER|OUT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|PROGRAM_COUNTER|OUT[9]~36 ),
	.combout(\Processor|PROGRAM_COUNTER|OUT[10]~37_combout ),
	.cout(\Processor|PROGRAM_COUNTER|OUT[10]~38 ));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[10]~37 .lut_mask = 16'hC30C;
defparam \Processor|PROGRAM_COUNTER|OUT[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y38_N21
dffeas \Processor|PROGRAM_COUNTER|OUT[10] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[10]~37_combout ),
	.asdata(\Processor|Muxer|BUS [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[10] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N23
dffeas \Processor|PROGRAM_COUNTER|OUT[11] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|PROGRAM_COUNTER|OUT[11]~39_combout ),
	.asdata(\Processor|Muxer|BUS [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|CUnit|SELECTORS [12]),
	.ena(\Processor|PROGRAM_COUNTER|OUT[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|PROGRAM_COUNTER|OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|PROGRAM_COUNTER|OUT[11] .is_wysiwyg = "true";
defparam \Processor|PROGRAM_COUNTER|OUT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \Processor|Muxer|Mux11~0 (
// Equation(s):
// \Processor|Muxer|Mux11~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & \Processor|PROGRAM_COUNTER|OUT [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datad(\Processor|PROGRAM_COUNTER|OUT [11]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux11~0 .lut_mask = 16'hF000;
defparam \Processor|Muxer|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneive_lcell_comb \Processor|Muxer|Mux11~1 (
// Equation(s):
// \Processor|Muxer|Mux11~1_combout  = (\Processor|Muxer|Mux12~7_combout  & ((\Processor|Muxer|Mux12~8_combout  & (\Processor|REGISTER_AC|OUT [11])) # (!\Processor|Muxer|Mux12~8_combout  & ((\Processor|Muxer|Mux11~0_combout ))))) # 
// (!\Processor|Muxer|Mux12~7_combout  & (((!\Processor|Muxer|Mux12~8_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [11]),
	.datab(\Processor|Muxer|Mux11~0_combout ),
	.datac(\Processor|Muxer|Mux12~7_combout ),
	.datad(\Processor|Muxer|Mux12~8_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux11~1 .lut_mask = 16'hA0CF;
defparam \Processor|Muxer|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \Processor|Muxer|Mux11~2 (
// Equation(s):
// \Processor|Muxer|Mux11~2_combout  = (\Processor|Muxer|Mux12~1_combout  & (((\Processor|Muxer|Mux11~1_combout )))) # (!\Processor|Muxer|Mux12~1_combout  & ((\Processor|Muxer|Mux11~1_combout  & (\Processor|REGISTER_TR|OUT [11])) # 
// (!\Processor|Muxer|Mux11~1_combout  & ((\Processor|GENERAL_REGISTER|OUT [11])))))

	.dataa(\Processor|Muxer|Mux12~1_combout ),
	.datab(\Processor|REGISTER_TR|OUT [11]),
	.datac(\Processor|GENERAL_REGISTER|OUT [11]),
	.datad(\Processor|Muxer|Mux11~1_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux11~2 .lut_mask = 16'hEE50;
defparam \Processor|Muxer|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \Processor|Muxer|Mux11~3 (
// Equation(s):
// \Processor|Muxer|Mux11~3_combout  = (\Processor|Muxer|Mux12~0_combout  & (((\Processor|Muxer|Mux7~0_combout ) # (\Processor|REGISTER_01|OUT [11])))) # (!\Processor|Muxer|Mux12~0_combout  & (\Processor|Muxer|Mux11~2_combout  & 
// (!\Processor|Muxer|Mux7~0_combout )))

	.dataa(\Processor|Muxer|Mux12~0_combout ),
	.datab(\Processor|Muxer|Mux11~2_combout ),
	.datac(\Processor|Muxer|Mux7~0_combout ),
	.datad(\Processor|REGISTER_01|OUT [11]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux11~3 .lut_mask = 16'hAEA4;
defparam \Processor|Muxer|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneive_lcell_comb \Processor|Muxer|Mux11~4 (
// Equation(s):
// \Processor|Muxer|Mux11~4_combout  = (\Processor|Muxer|Mux11~3_combout  & (((\Processor|REGISTER_02|OUT [11])) # (!\Processor|Muxer|Mux7~0_combout ))) # (!\Processor|Muxer|Mux11~3_combout  & (\Processor|Muxer|Mux7~0_combout  & (\Processor|REGISTER_AR|OUT 
// [11])))

	.dataa(\Processor|Muxer|Mux11~3_combout ),
	.datab(\Processor|Muxer|Mux7~0_combout ),
	.datac(\Processor|REGISTER_AR|OUT [11]),
	.datad(\Processor|REGISTER_02|OUT [11]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux11~4 .lut_mask = 16'hEA62;
defparam \Processor|Muxer|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \Processor|Muxer|BUS[11] (
// Equation(s):
// \Processor|Muxer|BUS [11] = (GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & ((\Processor|Muxer|BUS [11]))) # (!GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & (\Processor|Muxer|Mux11~4_combout ))

	.dataa(\Processor|Muxer|Mux11~4_combout ),
	.datab(gnd),
	.datac(\Processor|Muxer|Mux16~0clkctrl_outclk ),
	.datad(\Processor|Muxer|BUS [11]),
	.cin(gnd),
	.combout(\Processor|Muxer|BUS [11]),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|BUS[11] .lut_mask = 16'hFA0A;
defparam \Processor|Muxer|BUS[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \Processor|ALUnit|Mux13~0 (
// Equation(s):
// \Processor|ALUnit|Mux13~0_combout  = (\Processor|CUnit|ALU_OP [1] & (\Processor|Muxer|BUS [11] & ((\Processor|ALUnit|Mux16~0_combout )))) # (!\Processor|CUnit|ALU_OP [1] & (((\Processor|ALUnit|Add0~36_combout ) # (!\Processor|ALUnit|Mux16~0_combout ))))

	.dataa(\Processor|Muxer|BUS [11]),
	.datab(\Processor|ALUnit|Add0~36_combout ),
	.datac(\Processor|CUnit|ALU_OP [1]),
	.datad(\Processor|ALUnit|Mux16~0_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux13~0 .lut_mask = 16'hAC0F;
defparam \Processor|ALUnit|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneive_lcell_comb \Processor|ALUnit|Mux13 (
// Equation(s):
// \Processor|ALUnit|Mux13~combout  = (\Processor|CUnit|ALU_OP [2] & ((\Processor|ALUnit|Mux13~0_combout  & ((\Processor|REGISTER_AC|OUT [9]))) # (!\Processor|ALUnit|Mux13~0_combout  & (\Processor|REGISTER_AC|OUT [12])))) # (!\Processor|CUnit|ALU_OP [2] & 
// (\Processor|ALUnit|Mux13~0_combout ))

	.dataa(\Processor|CUnit|ALU_OP [2]),
	.datab(\Processor|ALUnit|Mux13~0_combout ),
	.datac(\Processor|REGISTER_AC|OUT [12]),
	.datad(\Processor|REGISTER_AC|OUT [9]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux13~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux13 .lut_mask = 16'hEC64;
defparam \Processor|ALUnit|Mux13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \Processor|ALUnit|C_bus[11] (
// Equation(s):
// \Processor|ALUnit|C_bus [11] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|Mux13~combout )) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|C_bus [11])))

	.dataa(\Processor|ALUnit|Mux13~combout ),
	.datab(gnd),
	.datac(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.datad(\Processor|ALUnit|C_bus [11]),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [11]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[11] .lut_mask = 16'hAFA0;
defparam \Processor|ALUnit|C_bus[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N29
dffeas \Processor|REGISTER_AC|OUT[11] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|ALUnit|C_bus [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[11] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \Processor|ALUnit|Equal0~2 (
// Equation(s):
// \Processor|ALUnit|Equal0~2_combout  = (!\Processor|REGISTER_AC|OUT [11] & (!\Processor|REGISTER_AC|OUT [10] & (!\Processor|REGISTER_AC|OUT [8] & !\Processor|REGISTER_AC|OUT [9])))

	.dataa(\Processor|REGISTER_AC|OUT [11]),
	.datab(\Processor|REGISTER_AC|OUT [10]),
	.datac(\Processor|REGISTER_AC|OUT [8]),
	.datad(\Processor|REGISTER_AC|OUT [9]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Equal0~2 .lut_mask = 16'h0001;
defparam \Processor|ALUnit|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N4
cycloneive_lcell_comb \Processor|ALUnit|Equal0~1 (
// Equation(s):
// \Processor|ALUnit|Equal0~1_combout  = (!\Processor|REGISTER_AC|OUT [4] & (!\Processor|REGISTER_AC|OUT [6] & (!\Processor|REGISTER_AC|OUT [7] & !\Processor|REGISTER_AC|OUT [5])))

	.dataa(\Processor|REGISTER_AC|OUT [4]),
	.datab(\Processor|REGISTER_AC|OUT [6]),
	.datac(\Processor|REGISTER_AC|OUT [7]),
	.datad(\Processor|REGISTER_AC|OUT [5]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Equal0~1 .lut_mask = 16'h0001;
defparam \Processor|ALUnit|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N0
cycloneive_lcell_comb \Processor|ALUnit|Equal0~0 (
// Equation(s):
// \Processor|ALUnit|Equal0~0_combout  = (!\Processor|REGISTER_AC|OUT [0] & (!\Processor|REGISTER_AC|OUT [3] & (!\Processor|REGISTER_AC|OUT [2] & !\Processor|REGISTER_AC|OUT [1])))

	.dataa(\Processor|REGISTER_AC|OUT [0]),
	.datab(\Processor|REGISTER_AC|OUT [3]),
	.datac(\Processor|REGISTER_AC|OUT [2]),
	.datad(\Processor|REGISTER_AC|OUT [1]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Equal0~0 .lut_mask = 16'h0001;
defparam \Processor|ALUnit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \Processor|ALUnit|Equal0~3 (
// Equation(s):
// \Processor|ALUnit|Equal0~3_combout  = (!\Processor|REGISTER_AC|OUT [13] & (!\Processor|REGISTER_AC|OUT [14] & (!\Processor|REGISTER_AC|OUT [15] & !\Processor|REGISTER_AC|OUT [12])))

	.dataa(\Processor|REGISTER_AC|OUT [13]),
	.datab(\Processor|REGISTER_AC|OUT [14]),
	.datac(\Processor|REGISTER_AC|OUT [15]),
	.datad(\Processor|REGISTER_AC|OUT [12]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Equal0~3 .lut_mask = 16'h0001;
defparam \Processor|ALUnit|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N10
cycloneive_lcell_comb \Processor|ALUnit|Equal0~4 (
// Equation(s):
// \Processor|ALUnit|Equal0~4_combout  = (\Processor|ALUnit|Equal0~2_combout  & (\Processor|ALUnit|Equal0~1_combout  & (\Processor|ALUnit|Equal0~0_combout  & \Processor|ALUnit|Equal0~3_combout )))

	.dataa(\Processor|ALUnit|Equal0~2_combout ),
	.datab(\Processor|ALUnit|Equal0~1_combout ),
	.datac(\Processor|ALUnit|Equal0~0_combout ),
	.datad(\Processor|ALUnit|Equal0~3_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Equal0~4 .lut_mask = 16'h8000;
defparam \Processor|ALUnit|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N4
cycloneive_lcell_comb \Processor|ALUnit|Mux0~0 (
// Equation(s):
// \Processor|ALUnit|Mux0~0_combout  = (!\Processor|CUnit|ALU_OP [2] & ((\Processor|CUnit|ALU_OP [0] & (!\Processor|CUnit|ALU_OP [1] & \Processor|ALUnit|Equal0~4_combout )) # (!\Processor|CUnit|ALU_OP [0] & (\Processor|CUnit|ALU_OP [1]))))

	.dataa(\Processor|CUnit|ALU_OP [0]),
	.datab(\Processor|CUnit|ALU_OP [1]),
	.datac(\Processor|CUnit|ALU_OP [2]),
	.datad(\Processor|ALUnit|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux0~0 .lut_mask = 16'h0604;
defparam \Processor|ALUnit|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N22
cycloneive_lcell_comb \Processor|ALUnit|Mux1~0 (
// Equation(s):
// \Processor|ALUnit|Mux1~0_combout  = (\Processor|CUnit|ALU_OP [2] & (\Processor|CUnit|ALU_OP [0] $ ((\Processor|CUnit|ALU_OP [1])))) # (!\Processor|CUnit|ALU_OP [2] & ((\Processor|CUnit|ALU_OP [0]) # ((\Processor|ALUnit|Equal0~4_combout ) # 
// (!\Processor|CUnit|ALU_OP [1]))))

	.dataa(\Processor|CUnit|ALU_OP [0]),
	.datab(\Processor|CUnit|ALU_OP [1]),
	.datac(\Processor|CUnit|ALU_OP [2]),
	.datad(\Processor|ALUnit|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux1~0 .lut_mask = 16'h6F6B;
defparam \Processor|ALUnit|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cycloneive_lcell_comb \Processor|ALUnit|FLAG_Z (
// Equation(s):
// \Processor|ALUnit|FLAG_Z~combout  = (\Processor|ALUnit|Mux1~0_combout  & (\Processor|ALUnit|Mux0~0_combout )) # (!\Processor|ALUnit|Mux1~0_combout  & ((\Processor|ALUnit|FLAG_Z~combout )))

	.dataa(gnd),
	.datab(\Processor|ALUnit|Mux0~0_combout ),
	.datac(\Processor|ALUnit|Mux1~0_combout ),
	.datad(\Processor|ALUnit|FLAG_Z~combout ),
	.cin(gnd),
	.combout(\Processor|ALUnit|FLAG_Z~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|FLAG_Z .lut_mask = 16'hCFC0;
defparam \Processor|ALUnit|FLAG_Z .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
cycloneive_lcell_comb \Processor|CUnit|Decoder0~22 (
// Equation(s):
// \Processor|CUnit|Decoder0~22_combout  = (!\Processor|CUnit|CONTROL_COMMAND [0] & \Processor|CUnit|CONTROL_COMMAND [2])

	.dataa(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datab(gnd),
	.datac(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~22 .lut_mask = 16'h5050;
defparam \Processor|CUnit|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
cycloneive_lcell_comb \Processor|CUnit|Selector0~2 (
// Equation(s):
// \Processor|CUnit|Selector0~2_combout  = (\Processor|CUnit|Selector0~1_combout ) # ((\Processor|CUnit|Decoder0~18_combout  & (\Processor|ALUnit|FLAG_Z~combout  & \Processor|CUnit|Decoder0~22_combout )))

	.dataa(\Processor|CUnit|Decoder0~18_combout ),
	.datab(\Processor|CUnit|Selector0~1_combout ),
	.datac(\Processor|ALUnit|FLAG_Z~combout ),
	.datad(\Processor|CUnit|Decoder0~22_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector0~2 .lut_mask = 16'hECCC;
defparam \Processor|CUnit|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N0
cycloneive_lcell_comb \Processor|CUnit|Decoder0~27 (
// Equation(s):
// \Processor|CUnit|Decoder0~27_combout  = (!\Processor|CUnit|CONTROL_COMMAND [1] & (\Processor|CUnit|Decoder0~16_combout  & (!\Processor|CUnit|CONTROL_COMMAND [5] & \Processor|CUnit|CONTROL_COMMAND [0])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|Decoder0~16_combout ),
	.datac(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~27 .lut_mask = 16'h0400;
defparam \Processor|CUnit|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
cycloneive_lcell_comb \Processor|CUnit|FETCH (
// Equation(s):
// \Processor|CUnit|FETCH~combout  = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|FETCH~combout ))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|Decoder0~27_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|Decoder0~27_combout ),
	.datac(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datad(\Processor|CUnit|FETCH~combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|FETCH~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|FETCH .lut_mask = 16'hFC0C;
defparam \Processor|CUnit|FETCH .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N15
dffeas \Processor|INSTRUCTION_REGISTER|OUT[0] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|BUS [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|FETCH~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|INSTRUCTION_REGISTER|OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|INSTRUCTION_REGISTER|OUT[0] .is_wysiwyg = "true";
defparam \Processor|INSTRUCTION_REGISTER|OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N14
cycloneive_lcell_comb \Processor|CUnit|Selector0~0 (
// Equation(s):
// \Processor|CUnit|Selector0~0_combout  = (\Processor|CUnit|Decoder0~16_combout  & (((\Processor|CUnit|CONTROL_COMMAND [1] & \Processor|INSTRUCTION_REGISTER|OUT [0])) # (!\Processor|CUnit|CONTROL_COMMAND [0])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|Decoder0~16_combout ),
	.datac(\Processor|INSTRUCTION_REGISTER|OUT [0]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector0~0 .lut_mask = 16'h80CC;
defparam \Processor|CUnit|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N8
cycloneive_lcell_comb \Processor|CUnit|Selector0~3 (
// Equation(s):
// \Processor|CUnit|Selector0~3_combout  = (!\Processor|CUnit|CONTROL_COMMAND [5] & ((\Processor|CUnit|Selector0~0_combout ) # ((\Processor|CUnit|Selector0~2_combout  & \Processor|CUnit|CONTROL_COMMAND [4]))))

	.dataa(\Processor|CUnit|Selector0~2_combout ),
	.datab(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datad(\Processor|CUnit|Selector0~0_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector0~3 .lut_mask = 16'h0F08;
defparam \Processor|CUnit|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N28
cycloneive_lcell_comb \Processor|CUnit|NEXT_COMMAND[0] (
// Equation(s):
// \Processor|CUnit|NEXT_COMMAND [0] = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|NEXT_COMMAND [0]))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|Selector0~3_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|Selector0~3_combout ),
	.datac(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datad(\Processor|CUnit|NEXT_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|NEXT_COMMAND [0]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|NEXT_COMMAND[0] .lut_mask = 16'hFC0C;
defparam \Processor|CUnit|NEXT_COMMAND[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N29
dffeas \Processor|CUnit|CONTROL_COMMAND[0] (
	.clk(!\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|CUnit|NEXT_COMMAND [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|CUnit|CONTROL_COMMAND [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|CUnit|CONTROL_COMMAND[0] .is_wysiwyg = "true";
defparam \Processor|CUnit|CONTROL_COMMAND[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N22
cycloneive_lcell_comb \Processor|CUnit|Decoder0~26 (
// Equation(s):
// \Processor|CUnit|Decoder0~26_combout  = (!\Processor|CUnit|CONTROL_COMMAND [1] & (\Processor|CUnit|Decoder0~16_combout  & (\Processor|CUnit|CONTROL_COMMAND [5] & \Processor|CUnit|CONTROL_COMMAND [0])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|Decoder0~16_combout ),
	.datac(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~26 .lut_mask = 16'h4000;
defparam \Processor|CUnit|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N18
cycloneive_lcell_comb \Processor|CUnit|REG_IN_B_BUS[3] (
// Equation(s):
// \Processor|CUnit|REG_IN_B_BUS [3] = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|REG_IN_B_BUS [3]))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|Decoder0~26_combout ))

	.dataa(\Processor|CUnit|Decoder0~26_combout ),
	.datab(gnd),
	.datac(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datad(\Processor|CUnit|REG_IN_B_BUS [3]),
	.cin(gnd),
	.combout(\Processor|CUnit|REG_IN_B_BUS [3]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|REG_IN_B_BUS[3] .lut_mask = 16'hFA0A;
defparam \Processor|CUnit|REG_IN_B_BUS[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \Processor|Muxer|Mux7~1 (
// Equation(s):
// \Processor|Muxer|Mux7~1_combout  = (\Processor|CUnit|REG_IN_B_BUS [3]) # (\Processor|CUnit|REG_IN_B_BUS [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|CUnit|REG_IN_B_BUS [3]),
	.datad(\Processor|CUnit|REG_IN_B_BUS [2]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux7~1 .lut_mask = 16'hFFF0;
defparam \Processor|Muxer|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~22 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # 
// (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout 
// )) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout )))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~22 .lut_mask = 16'hE3E0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~23 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~23_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout  & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ) # 
// (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout  & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  
// & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~23 .lut_mask = 16'hEA4A;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \Processor|Muxer|Mux5~2 (
// Equation(s):
// \Processor|Muxer|Mux5~2_combout  = (\Processor|Muxer|Mux7~2_combout  & (((\Processor|PROGRAM_COUNTER|OUT [5]) # (\Processor|Muxer|Mux7~3_combout )))) # (!\Processor|Muxer|Mux7~2_combout  & 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~23_combout  & ((!\Processor|Muxer|Mux7~3_combout ))))

	.dataa(\Processor|Muxer|Mux7~2_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~23_combout ),
	.datac(\Processor|PROGRAM_COUNTER|OUT [5]),
	.datad(\Processor|Muxer|Mux7~3_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux5~2 .lut_mask = 16'hAAE4;
defparam \Processor|Muxer|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~20 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~20_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ) # 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  & ((!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~20 .lut_mask = 16'hF0CA;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~21 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~21_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~20_combout  & (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ) # 
// (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~20_combout  & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  
// & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~20_combout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~21 .lut_mask = 16'hCAF0;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \Processor|Muxer|Mux5~3 (
// Equation(s):
// \Processor|Muxer|Mux5~3_combout  = (\Processor|Muxer|Mux5~2_combout  & (((\Processor|REGISTER_01|OUT [5]) # (!\Processor|Muxer|Mux7~3_combout )))) # (!\Processor|Muxer|Mux5~2_combout  & 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~21_combout  & ((\Processor|Muxer|Mux7~3_combout ))))

	.dataa(\Processor|Muxer|Mux5~2_combout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~21_combout ),
	.datac(\Processor|REGISTER_01|OUT [5]),
	.datad(\Processor|Muxer|Mux7~3_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux5~3 .lut_mask = 16'hE4AA;
defparam \Processor|Muxer|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneive_lcell_comb \Processor|Muxer|Mux5~4 (
// Equation(s):
// \Processor|Muxer|Mux5~4_combout  = (\Processor|Muxer|Mux7~1_combout  & (\Processor|Muxer|Mux7~0_combout )) # (!\Processor|Muxer|Mux7~1_combout  & ((\Processor|Muxer|Mux7~0_combout  & ((\Processor|REGISTER_02|OUT [5]))) # (!\Processor|Muxer|Mux7~0_combout  
// & (\Processor|Muxer|Mux5~3_combout ))))

	.dataa(\Processor|Muxer|Mux7~1_combout ),
	.datab(\Processor|Muxer|Mux7~0_combout ),
	.datac(\Processor|Muxer|Mux5~3_combout ),
	.datad(\Processor|REGISTER_02|OUT [5]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux5~4 .lut_mask = 16'hDC98;
defparam \Processor|Muxer|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N7
dffeas \Processor|REGISTER_TR|OUT[5] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|Muxer|BUS [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_TR|OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_TR|OUT[5] .is_wysiwyg = "true";
defparam \Processor|REGISTER_TR|OUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N5
dffeas \Processor|GENERAL_REGISTER|OUT[5] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|BUS [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[5] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneive_lcell_comb \Processor|Muxer|Mux5~0 (
// Equation(s):
// \Processor|Muxer|Mux5~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & (((\Processor|CUnit|REG_IN_B_BUS [0])))) # (!\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|CUnit|REG_IN_B_BUS [0] & ((\Processor|GENERAL_REGISTER|OUT [5]))) # 
// (!\Processor|CUnit|REG_IN_B_BUS [0] & (\Processor|REGISTER_TR|OUT [5]))))

	.dataa(\Processor|REGISTER_TR|OUT [5]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|GENERAL_REGISTER|OUT [5]),
	.datad(\Processor|CUnit|REG_IN_B_BUS [0]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux5~0 .lut_mask = 16'hFC22;
defparam \Processor|Muxer|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \Processor|Muxer|Mux5~1 (
// Equation(s):
// \Processor|Muxer|Mux5~1_combout  = (\Processor|CUnit|REG_IN_B_BUS [1] & ((\Processor|Muxer|Mux5~0_combout  & ((\IROM|altsyncram_component|auto_generated|q_a [5]))) # (!\Processor|Muxer|Mux5~0_combout  & (\Processor|REGISTER_AC|OUT [5])))) # 
// (!\Processor|CUnit|REG_IN_B_BUS [1] & (((\Processor|Muxer|Mux5~0_combout ))))

	.dataa(\Processor|REGISTER_AC|OUT [5]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|Muxer|Mux5~0_combout ),
	.datad(\IROM|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux5~1 .lut_mask = 16'hF838;
defparam \Processor|Muxer|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \Processor|Muxer|Mux5~5 (
// Equation(s):
// \Processor|Muxer|Mux5~5_combout  = (\Processor|Muxer|Mux7~1_combout  & ((\Processor|Muxer|Mux5~4_combout  & (\Processor|REGISTER_AR|OUT [5])) # (!\Processor|Muxer|Mux5~4_combout  & ((\Processor|Muxer|Mux5~1_combout ))))) # 
// (!\Processor|Muxer|Mux7~1_combout  & (\Processor|Muxer|Mux5~4_combout ))

	.dataa(\Processor|Muxer|Mux7~1_combout ),
	.datab(\Processor|Muxer|Mux5~4_combout ),
	.datac(\Processor|REGISTER_AR|OUT [5]),
	.datad(\Processor|Muxer|Mux5~1_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux5~5 .lut_mask = 16'hE6C4;
defparam \Processor|Muxer|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \Processor|Muxer|BUS[5] (
// Equation(s):
// \Processor|Muxer|BUS [5] = (GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & ((\Processor|Muxer|BUS [5]))) # (!GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & (\Processor|Muxer|Mux5~5_combout ))

	.dataa(\Processor|Muxer|Mux5~5_combout ),
	.datab(gnd),
	.datac(\Processor|Muxer|Mux16~0clkctrl_outclk ),
	.datad(\Processor|Muxer|BUS [5]),
	.cin(gnd),
	.combout(\Processor|Muxer|BUS [5]),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|BUS[5] .lut_mask = 16'hFA0A;
defparam \Processor|Muxer|BUS[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N13
dffeas \Processor|INSTRUCTION_REGISTER|OUT[5] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|BUS [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|FETCH~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|INSTRUCTION_REGISTER|OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|INSTRUCTION_REGISTER|OUT[5] .is_wysiwyg = "true";
defparam \Processor|INSTRUCTION_REGISTER|OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
cycloneive_lcell_comb \Processor|CUnit|Decoder0~17 (
// Equation(s):
// \Processor|CUnit|Decoder0~17_combout  = (!\Processor|CUnit|CONTROL_COMMAND [1] & (\Processor|CUnit|CONTROL_COMMAND [5] & !\Processor|CUnit|CONTROL_COMMAND [0]))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~17 .lut_mask = 16'h0404;
defparam \Processor|CUnit|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
cycloneive_lcell_comb \Processor|CUnit|Selector10~0 (
// Equation(s):
// \Processor|CUnit|Selector10~0_combout  = (\Processor|CUnit|CONTROL_COMMAND [1] & (\Processor|CUnit|CONTROL_COMMAND [0] & ((\Processor|CUnit|CONTROL_COMMAND [3]) # (!\Processor|CUnit|CONTROL_COMMAND [5]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [0]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [3]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector10~0 .lut_mask = 16'hA020;
defparam \Processor|CUnit|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N12
cycloneive_lcell_comb \Processor|CUnit|Selector10~1 (
// Equation(s):
// \Processor|CUnit|Selector10~1_combout  = (\Processor|CUnit|CONTROL_COMMAND [4] & (\Processor|CUnit|CONTROL_COMMAND [2] & ((\Processor|CUnit|Selector10~0_combout )))) # (!\Processor|CUnit|CONTROL_COMMAND [4] & (!\Processor|CUnit|CONTROL_COMMAND [2] & 
// (\Processor|CUnit|Decoder0~17_combout )))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(\Processor|CUnit|Decoder0~17_combout ),
	.datad(\Processor|CUnit|Selector10~0_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector10~1 .lut_mask = 16'h9810;
defparam \Processor|CUnit|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N12
cycloneive_lcell_comb \Processor|CUnit|Selector10~2 (
// Equation(s):
// \Processor|CUnit|Selector10~2_combout  = (\Processor|CUnit|Selector10~1_combout ) # ((!\Processor|CUnit|Selector8~1_combout  & \Processor|INSTRUCTION_REGISTER|OUT [5]))

	.dataa(\Processor|CUnit|Selector8~1_combout ),
	.datab(gnd),
	.datac(\Processor|INSTRUCTION_REGISTER|OUT [5]),
	.datad(\Processor|CUnit|Selector10~1_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector10~2 .lut_mask = 16'hFF50;
defparam \Processor|CUnit|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N2
cycloneive_lcell_comb \Processor|CUnit|NEXT_COMMAND[5] (
// Equation(s):
// \Processor|CUnit|NEXT_COMMAND [5] = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|NEXT_COMMAND [5]))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|Selector10~2_combout ))

	.dataa(\Processor|CUnit|Selector10~2_combout ),
	.datab(gnd),
	.datac(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datad(\Processor|CUnit|NEXT_COMMAND [5]),
	.cin(gnd),
	.combout(\Processor|CUnit|NEXT_COMMAND [5]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|NEXT_COMMAND[5] .lut_mask = 16'hFA0A;
defparam \Processor|CUnit|NEXT_COMMAND[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N3
dffeas \Processor|CUnit|CONTROL_COMMAND[5] (
	.clk(!\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|CUnit|NEXT_COMMAND [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|CUnit|CONTROL_COMMAND [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|CUnit|CONTROL_COMMAND[5] .is_wysiwyg = "true";
defparam \Processor|CUnit|CONTROL_COMMAND[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
cycloneive_lcell_comb \Processor|CUnit|Selector6~2 (
// Equation(s):
// \Processor|CUnit|Selector6~2_combout  = (\Processor|CUnit|CONTROL_COMMAND [4] & (\Processor|CUnit|CONTROL_COMMAND [3] & (!\Processor|CUnit|CONTROL_COMMAND [1]))) # (!\Processor|CUnit|CONTROL_COMMAND [4] & (((\Processor|CUnit|CONTROL_COMMAND [0]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector6~2 .lut_mask = 16'h3B08;
defparam \Processor|CUnit|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
cycloneive_lcell_comb \Processor|CUnit|Selector6~5 (
// Equation(s):
// \Processor|CUnit|Selector6~5_combout  = (!\Processor|CUnit|CONTROL_COMMAND [3] & (!\Processor|ALUnit|FLAG_Z~combout  & (\Processor|CUnit|CONTROL_COMMAND [1] & \Processor|CUnit|Decoder0~19_combout )))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datab(\Processor|ALUnit|FLAG_Z~combout ),
	.datac(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datad(\Processor|CUnit|Decoder0~19_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector6~5 .lut_mask = 16'h1000;
defparam \Processor|CUnit|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N25
dffeas \Processor|INSTRUCTION_REGISTER|OUT[3] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|BUS [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|FETCH~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|INSTRUCTION_REGISTER|OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|INSTRUCTION_REGISTER|OUT[3] .is_wysiwyg = "true";
defparam \Processor|INSTRUCTION_REGISTER|OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
cycloneive_lcell_comb \Processor|CUnit|Selector6~3 (
// Equation(s):
// \Processor|CUnit|Selector6~3_combout  = (!\Processor|CUnit|CONTROL_COMMAND [2] & ((\Processor|CUnit|CONTROL_COMMAND [4]) # ((\Processor|CUnit|Decoder0~18_combout  & \Processor|INSTRUCTION_REGISTER|OUT [3]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datab(\Processor|CUnit|Decoder0~18_combout ),
	.datac(\Processor|INSTRUCTION_REGISTER|OUT [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector6~3 .lut_mask = 16'h5540;
defparam \Processor|CUnit|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
cycloneive_lcell_comb \Processor|CUnit|Selector6~4 (
// Equation(s):
// \Processor|CUnit|Selector6~4_combout  = (!\Processor|CUnit|CONTROL_COMMAND [5] & ((\Processor|CUnit|Selector6~5_combout ) # ((\Processor|CUnit|Selector6~2_combout  & \Processor|CUnit|Selector6~3_combout ))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datab(\Processor|CUnit|Selector6~2_combout ),
	.datac(\Processor|CUnit|Selector6~5_combout ),
	.datad(\Processor|CUnit|Selector6~3_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector6~4 .lut_mask = 16'h5450;
defparam \Processor|CUnit|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
cycloneive_lcell_comb \Processor|CUnit|NEXT_COMMAND[3] (
// Equation(s):
// \Processor|CUnit|NEXT_COMMAND [3] = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|NEXT_COMMAND [3]))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|Selector6~4_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|Selector6~4_combout ),
	.datac(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datad(\Processor|CUnit|NEXT_COMMAND [3]),
	.cin(gnd),
	.combout(\Processor|CUnit|NEXT_COMMAND [3]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|NEXT_COMMAND[3] .lut_mask = 16'hFC0C;
defparam \Processor|CUnit|NEXT_COMMAND[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N17
dffeas \Processor|CUnit|CONTROL_COMMAND[3] (
	.clk(!\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|CUnit|NEXT_COMMAND [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|CUnit|CONTROL_COMMAND [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|CUnit|CONTROL_COMMAND[3] .is_wysiwyg = "true";
defparam \Processor|CUnit|CONTROL_COMMAND[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N14
cycloneive_lcell_comb \Processor|CUnit|WideOr15~0 (
// Equation(s):
// \Processor|CUnit|WideOr15~0_combout  = (\Processor|CUnit|CONTROL_COMMAND [4] & (!\Processor|CUnit|CONTROL_COMMAND [1] & (\Processor|CUnit|CONTROL_COMMAND [3]))) # (!\Processor|CUnit|CONTROL_COMMAND [4] & (\Processor|CUnit|CONTROL_COMMAND [1] & 
// (!\Processor|CUnit|CONTROL_COMMAND [3] & !\Processor|CUnit|CONTROL_COMMAND [0])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr15~0 .lut_mask = 16'h2024;
defparam \Processor|CUnit|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cycloneive_lcell_comb \Processor|CUnit|WideOr15~1 (
// Equation(s):
// \Processor|CUnit|WideOr15~1_combout  = (\Processor|CUnit|WideOr15~0_combout  & (\Processor|CUnit|CONTROL_COMMAND [2] & !\Processor|CUnit|CONTROL_COMMAND [5]))

	.dataa(\Processor|CUnit|WideOr15~0_combout ),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(gnd),
	.datad(\Processor|CUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr15~1 .lut_mask = 16'h0088;
defparam \Processor|CUnit|WideOr15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N6
cycloneive_lcell_comb \Processor|CUnit|ALU_OP[0] (
// Equation(s):
// \Processor|CUnit|ALU_OP [0] = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|ALU_OP [0]))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|WideOr15~1_combout ))

	.dataa(\Processor|CUnit|WideOr15~1_combout ),
	.datab(gnd),
	.datac(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datad(\Processor|CUnit|ALU_OP [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|ALU_OP [0]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|ALU_OP[0] .lut_mask = 16'hFA0A;
defparam \Processor|CUnit|ALU_OP[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N30
cycloneive_lcell_comb \Processor|ALUnit|Add0~5 (
// Equation(s):
// \Processor|ALUnit|Add0~5_combout  = \Processor|Muxer|BUS [1] $ (\Processor|CUnit|ALU_OP [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|Muxer|BUS [1]),
	.datad(\Processor|CUnit|ALU_OP [0]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Add0~5 .lut_mask = 16'h0FF0;
defparam \Processor|ALUnit|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N8
cycloneive_lcell_comb \Processor|ALUnit|Mux3~2 (
// Equation(s):
// \Processor|ALUnit|Mux3~2_combout  = (\Processor|CUnit|ALU_OP [2] & (((\Processor|REGISTER_AC|OUT [2])))) # (!\Processor|CUnit|ALU_OP [2] & (\Processor|Muxer|BUS [1] & ((!\Processor|CUnit|ALU_OP [0]))))

	.dataa(\Processor|Muxer|BUS [1]),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|REGISTER_AC|OUT [2]),
	.datad(\Processor|CUnit|ALU_OP [0]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux3~2 .lut_mask = 16'hC0E2;
defparam \Processor|ALUnit|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N2
cycloneive_lcell_comb \Processor|ALUnit|Mux3~3 (
// Equation(s):
// \Processor|ALUnit|Mux3~3_combout  = (\Processor|CUnit|ALU_OP [1] & (((\Processor|ALUnit|Mux3~2_combout )))) # (!\Processor|CUnit|ALU_OP [1] & (\Processor|ALUnit|Add0~6_combout  & (!\Processor|CUnit|ALU_OP [2])))

	.dataa(\Processor|ALUnit|Add0~6_combout ),
	.datab(\Processor|CUnit|ALU_OP [2]),
	.datac(\Processor|ALUnit|Mux3~2_combout ),
	.datad(\Processor|CUnit|ALU_OP [1]),
	.cin(gnd),
	.combout(\Processor|ALUnit|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|Mux3~3 .lut_mask = 16'hF022;
defparam \Processor|ALUnit|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \Processor|ALUnit|C_bus[1] (
// Equation(s):
// \Processor|ALUnit|C_bus [1] = (GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & (\Processor|ALUnit|Mux3~3_combout )) # (!GLOBAL(\Processor|ALUnit|Mux18~0clkctrl_outclk ) & ((\Processor|ALUnit|C_bus [1])))

	.dataa(gnd),
	.datab(\Processor|ALUnit|Mux3~3_combout ),
	.datac(\Processor|ALUnit|Mux18~0clkctrl_outclk ),
	.datad(\Processor|ALUnit|C_bus [1]),
	.cin(gnd),
	.combout(\Processor|ALUnit|C_bus [1]),
	.cout());
// synopsys translate_off
defparam \Processor|ALUnit|C_bus[1] .lut_mask = 16'hCFC0;
defparam \Processor|ALUnit|C_bus[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N25
dffeas \Processor|REGISTER_AC|OUT[1] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|ALUnit|C_bus [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_AC|OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_AC|OUT[1] .is_wysiwyg = "true";
defparam \Processor|REGISTER_AC|OUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N3
dffeas \Processor|GENERAL_REGISTER|OUT[1] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|BUS [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|SELECTORS [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|GENERAL_REGISTER|OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|GENERAL_REGISTER|OUT[1] .is_wysiwyg = "true";
defparam \Processor|GENERAL_REGISTER|OUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N21
dffeas \Processor|REGISTER_TR|OUT[1] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|Muxer|BUS [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|CUnit|SELECTORS [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|REGISTER_TR|OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|REGISTER_TR|OUT[1] .is_wysiwyg = "true";
defparam \Processor|REGISTER_TR|OUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \Processor|Muxer|Mux1~0 (
// Equation(s):
// \Processor|Muxer|Mux1~0_combout  = (\Processor|CUnit|REG_IN_B_BUS [0] & ((\Processor|CUnit|REG_IN_B_BUS [1]) # ((\Processor|GENERAL_REGISTER|OUT [1])))) # (!\Processor|CUnit|REG_IN_B_BUS [0] & (!\Processor|CUnit|REG_IN_B_BUS [1] & 
// ((\Processor|REGISTER_TR|OUT [1]))))

	.dataa(\Processor|CUnit|REG_IN_B_BUS [0]),
	.datab(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datac(\Processor|GENERAL_REGISTER|OUT [1]),
	.datad(\Processor|REGISTER_TR|OUT [1]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux1~0 .lut_mask = 16'hB9A8;
defparam \Processor|Muxer|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneive_lcell_comb \Processor|Muxer|Mux1~1 (
// Equation(s):
// \Processor|Muxer|Mux1~1_combout  = (\Processor|Muxer|Mux1~0_combout  & (((\IROM|altsyncram_component|auto_generated|q_a [1]) # (!\Processor|CUnit|REG_IN_B_BUS [1])))) # (!\Processor|Muxer|Mux1~0_combout  & (\Processor|REGISTER_AC|OUT [1] & 
// (\Processor|CUnit|REG_IN_B_BUS [1])))

	.dataa(\Processor|REGISTER_AC|OUT [1]),
	.datab(\Processor|Muxer|Mux1~0_combout ),
	.datac(\Processor|CUnit|REG_IN_B_BUS [1]),
	.datad(\IROM|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux1~1 .lut_mask = 16'hEC2C;
defparam \Processor|Muxer|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~4 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~4_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ) # 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & 
// (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  & !\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~4 .lut_mask = 16'hF0AC;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~5 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~5_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~4_combout  & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ) # 
// ((!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~4_combout  & 
// (((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  & \ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~4_combout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~5 .lut_mask = 16'hB8CC;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N28
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~6 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~6_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ) # 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0])))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] 
// & \ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~6 .lut_mask = 16'hADA8;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N30
cycloneive_lcell_comb \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~7 (
// Equation(s):
// \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~7_combout  = (\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~6_combout  & 
// ((\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~6_combout  & 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout )))) # (!\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~6_combout ))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datab(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~6_combout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.datad(\ImageRam|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.cin(gnd),
	.combout(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~7 .lut_mask = 16'hEC64;
defparam \ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \Processor|Muxer|Mux1~2 (
// Equation(s):
// \Processor|Muxer|Mux1~2_combout  = (\Processor|Muxer|Mux7~2_combout  & ((\Processor|Muxer|Mux7~3_combout ) # ((\Processor|PROGRAM_COUNTER|OUT [1])))) # (!\Processor|Muxer|Mux7~2_combout  & (!\Processor|Muxer|Mux7~3_combout  & 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~7_combout )))

	.dataa(\Processor|Muxer|Mux7~2_combout ),
	.datab(\Processor|Muxer|Mux7~3_combout ),
	.datac(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~7_combout ),
	.datad(\Processor|PROGRAM_COUNTER|OUT [1]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux1~2 .lut_mask = 16'hBA98;
defparam \Processor|Muxer|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \Processor|Muxer|Mux1~3 (
// Equation(s):
// \Processor|Muxer|Mux1~3_combout  = (\Processor|Muxer|Mux1~2_combout  & (((\Processor|REGISTER_01|OUT [1]) # (!\Processor|Muxer|Mux7~3_combout )))) # (!\Processor|Muxer|Mux1~2_combout  & 
// (\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~5_combout  & ((\Processor|Muxer|Mux7~3_combout ))))

	.dataa(\ImageRam|altsyncram_component|auto_generated|altsyncram1|mux6|_~5_combout ),
	.datab(\Processor|Muxer|Mux1~2_combout ),
	.datac(\Processor|REGISTER_01|OUT [1]),
	.datad(\Processor|Muxer|Mux7~3_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux1~3 .lut_mask = 16'hE2CC;
defparam \Processor|Muxer|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \Processor|Muxer|Mux1~4 (
// Equation(s):
// \Processor|Muxer|Mux1~4_combout  = (\Processor|Muxer|Mux7~0_combout  & ((\Processor|Muxer|Mux7~1_combout ) # ((\Processor|REGISTER_02|OUT [1])))) # (!\Processor|Muxer|Mux7~0_combout  & (!\Processor|Muxer|Mux7~1_combout  & (\Processor|Muxer|Mux1~3_combout 
// )))

	.dataa(\Processor|Muxer|Mux7~0_combout ),
	.datab(\Processor|Muxer|Mux7~1_combout ),
	.datac(\Processor|Muxer|Mux1~3_combout ),
	.datad(\Processor|REGISTER_02|OUT [1]),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux1~4 .lut_mask = 16'hBA98;
defparam \Processor|Muxer|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \Processor|Muxer|Mux1~5 (
// Equation(s):
// \Processor|Muxer|Mux1~5_combout  = (\Processor|Muxer|Mux1~4_combout  & (((\Processor|REGISTER_AR|OUT [1]) # (!\Processor|Muxer|Mux7~1_combout )))) # (!\Processor|Muxer|Mux1~4_combout  & (\Processor|Muxer|Mux1~1_combout  & ((\Processor|Muxer|Mux7~1_combout 
// ))))

	.dataa(\Processor|Muxer|Mux1~1_combout ),
	.datab(\Processor|Muxer|Mux1~4_combout ),
	.datac(\Processor|REGISTER_AR|OUT [1]),
	.datad(\Processor|Muxer|Mux7~1_combout ),
	.cin(gnd),
	.combout(\Processor|Muxer|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|Mux1~5 .lut_mask = 16'hE2CC;
defparam \Processor|Muxer|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N20
cycloneive_lcell_comb \Processor|Muxer|BUS[1] (
// Equation(s):
// \Processor|Muxer|BUS [1] = (GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & ((\Processor|Muxer|BUS [1]))) # (!GLOBAL(\Processor|Muxer|Mux16~0clkctrl_outclk ) & (\Processor|Muxer|Mux1~5_combout ))

	.dataa(\Processor|Muxer|Mux1~5_combout ),
	.datab(gnd),
	.datac(\Processor|Muxer|Mux16~0clkctrl_outclk ),
	.datad(\Processor|Muxer|BUS [1]),
	.cin(gnd),
	.combout(\Processor|Muxer|BUS [1]),
	.cout());
// synopsys translate_off
defparam \Processor|Muxer|BUS[1] .lut_mask = 16'hFA0A;
defparam \Processor|Muxer|BUS[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N11
dffeas \Processor|INSTRUCTION_REGISTER|OUT[1] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|BUS [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|FETCH~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|INSTRUCTION_REGISTER|OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|INSTRUCTION_REGISTER|OUT[1] .is_wysiwyg = "true";
defparam \Processor|INSTRUCTION_REGISTER|OUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N10
cycloneive_lcell_comb \Processor|CUnit|Selector4~4 (
// Equation(s):
// \Processor|CUnit|Selector4~4_combout  = (\Processor|CUnit|CONTROL_COMMAND [1] & ((\Processor|INSTRUCTION_REGISTER|OUT [1]) # (!\Processor|CUnit|CONTROL_COMMAND [0]))) # (!\Processor|CUnit|CONTROL_COMMAND [1] & ((\Processor|CUnit|CONTROL_COMMAND [0])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(gnd),
	.datac(\Processor|INSTRUCTION_REGISTER|OUT [1]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector4~4 .lut_mask = 16'hF5AA;
defparam \Processor|CUnit|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
cycloneive_lcell_comb \Processor|CUnit|Selector2~0 (
// Equation(s):
// \Processor|CUnit|Selector2~0_combout  = (\Processor|CUnit|CONTROL_COMMAND [3] & (\Processor|CUnit|CONTROL_COMMAND [0] & (\Processor|CUnit|CONTROL_COMMAND [2] $ (!\Processor|CUnit|CONTROL_COMMAND [1])))) # (!\Processor|CUnit|CONTROL_COMMAND [3] & 
// (\Processor|CUnit|CONTROL_COMMAND [2] & (\Processor|CUnit|CONTROL_COMMAND [1])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector2~0 .lut_mask = 16'hA420;
defparam \Processor|CUnit|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
cycloneive_lcell_comb \Processor|CUnit|Selector2~1 (
// Equation(s):
// \Processor|CUnit|Selector2~1_combout  = (\Processor|CUnit|Selector2~0_combout  & (\Processor|CUnit|CONTROL_COMMAND [4] & ((\Processor|ALUnit|FLAG_Z~combout ) # (\Processor|CUnit|CONTROL_COMMAND [0]))))

	.dataa(\Processor|CUnit|Selector2~0_combout ),
	.datab(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datac(\Processor|ALUnit|FLAG_Z~combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector2~1 .lut_mask = 16'h8880;
defparam \Processor|CUnit|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N4
cycloneive_lcell_comb \Processor|CUnit|Selector2~2 (
// Equation(s):
// \Processor|CUnit|Selector2~2_combout  = (!\Processor|CUnit|CONTROL_COMMAND [5] & ((\Processor|CUnit|Selector2~1_combout ) # ((\Processor|CUnit|Selector4~4_combout  & \Processor|CUnit|Decoder0~16_combout ))))

	.dataa(\Processor|CUnit|Selector4~4_combout ),
	.datab(\Processor|CUnit|Decoder0~16_combout ),
	.datac(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datad(\Processor|CUnit|Selector2~1_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector2~2 .lut_mask = 16'h0F08;
defparam \Processor|CUnit|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N6
cycloneive_lcell_comb \Processor|CUnit|NEXT_COMMAND[1] (
// Equation(s):
// \Processor|CUnit|NEXT_COMMAND [1] = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|NEXT_COMMAND [1]))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|Selector2~2_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|Selector2~2_combout ),
	.datac(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datad(\Processor|CUnit|NEXT_COMMAND [1]),
	.cin(gnd),
	.combout(\Processor|CUnit|NEXT_COMMAND [1]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|NEXT_COMMAND[1] .lut_mask = 16'hFC0C;
defparam \Processor|CUnit|NEXT_COMMAND[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N7
dffeas \Processor|CUnit|CONTROL_COMMAND[1] (
	.clk(!\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|CUnit|NEXT_COMMAND [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|CUnit|CONTROL_COMMAND [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|CUnit|CONTROL_COMMAND[1] .is_wysiwyg = "true";
defparam \Processor|CUnit|CONTROL_COMMAND[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N26
cycloneive_lcell_comb \Processor|CUnit|Selector8~1 (
// Equation(s):
// \Processor|CUnit|Selector8~1_combout  = (((\Processor|CUnit|CONTROL_COMMAND [5]) # (!\Processor|CUnit|CONTROL_COMMAND [0])) # (!\Processor|CUnit|Decoder0~16_combout )) # (!\Processor|CUnit|CONTROL_COMMAND [1])

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|Decoder0~16_combout ),
	.datac(\Processor|CUnit|CONTROL_COMMAND [5]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector8~1 .lut_mask = 16'hF7FF;
defparam \Processor|CUnit|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N24
cycloneive_lcell_comb \Processor|CUnit|Decoder0~20 (
// Equation(s):
// \Processor|CUnit|Decoder0~20_combout  = (!\Processor|CUnit|CONTROL_COMMAND [3] & !\Processor|CUnit|CONTROL_COMMAND [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~20 .lut_mask = 16'h000F;
defparam \Processor|CUnit|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N26
cycloneive_lcell_comb \Processor|CUnit|Decoder0~21 (
// Equation(s):
// \Processor|CUnit|Decoder0~21_combout  = (!\Processor|CUnit|CONTROL_COMMAND [2] & (\Processor|CUnit|CONTROL_COMMAND [3] & !\Processor|CUnit|CONTROL_COMMAND [1]))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datab(gnd),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [1]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~21 .lut_mask = 16'h0050;
defparam \Processor|CUnit|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N14
cycloneive_lcell_comb \Processor|CUnit|Selector8~0 (
// Equation(s):
// \Processor|CUnit|Selector8~0_combout  = (\Processor|CUnit|Decoder0~21_combout ) # ((\Processor|CUnit|CONTROL_COMMAND [1] & (\Processor|CUnit|Decoder0~20_combout  & \Processor|CUnit|Decoder0~22_combout )))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datab(\Processor|CUnit|Decoder0~20_combout ),
	.datac(\Processor|CUnit|Decoder0~21_combout ),
	.datad(\Processor|CUnit|Decoder0~22_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector8~0 .lut_mask = 16'hF8F0;
defparam \Processor|CUnit|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N25
dffeas \Processor|INSTRUCTION_REGISTER|OUT[4] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|BUS [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|FETCH~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|INSTRUCTION_REGISTER|OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|INSTRUCTION_REGISTER|OUT[4] .is_wysiwyg = "true";
defparam \Processor|INSTRUCTION_REGISTER|OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N24
cycloneive_lcell_comb \Processor|CUnit|Selector8~2 (
// Equation(s):
// \Processor|CUnit|Selector8~2_combout  = (\Processor|CUnit|Selector8~1_combout  & (\Processor|CUnit|Selector8~0_combout  & ((\Processor|CUnit|CONTROL_COMMAND [4])))) # (!\Processor|CUnit|Selector8~1_combout  & ((\Processor|INSTRUCTION_REGISTER|OUT [4]) # 
// ((\Processor|CUnit|Selector8~0_combout  & \Processor|CUnit|CONTROL_COMMAND [4]))))

	.dataa(\Processor|CUnit|Selector8~1_combout ),
	.datab(\Processor|CUnit|Selector8~0_combout ),
	.datac(\Processor|INSTRUCTION_REGISTER|OUT [4]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector8~2 .lut_mask = 16'hDC50;
defparam \Processor|CUnit|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
cycloneive_lcell_comb \Processor|CUnit|NEXT_COMMAND[4] (
// Equation(s):
// \Processor|CUnit|NEXT_COMMAND [4] = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|NEXT_COMMAND [4]))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|Selector8~2_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|Selector8~2_combout ),
	.datac(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datad(\Processor|CUnit|NEXT_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|NEXT_COMMAND [4]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|NEXT_COMMAND[4] .lut_mask = 16'hFC0C;
defparam \Processor|CUnit|NEXT_COMMAND[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N17
dffeas \Processor|CUnit|CONTROL_COMMAND[4] (
	.clk(!\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|CUnit|NEXT_COMMAND [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|CUnit|CONTROL_COMMAND [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|CUnit|CONTROL_COMMAND[4] .is_wysiwyg = "true";
defparam \Processor|CUnit|CONTROL_COMMAND[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
cycloneive_lcell_comb \Processor|CUnit|Selector4~2 (
// Equation(s):
// \Processor|CUnit|Selector4~2_combout  = (\Processor|CUnit|CONTROL_COMMAND [2] & (\Processor|CUnit|CONTROL_COMMAND [4] & (\Processor|ALUnit|FLAG_Z~combout  & !\Processor|CUnit|CONTROL_COMMAND [0]))) # (!\Processor|CUnit|CONTROL_COMMAND [2] & 
// (!\Processor|CUnit|CONTROL_COMMAND [4] & ((\Processor|CUnit|CONTROL_COMMAND [0]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datac(\Processor|ALUnit|FLAG_Z~combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector4~2 .lut_mask = 16'h1180;
defparam \Processor|CUnit|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N20
cycloneive_lcell_comb \Processor|CUnit|Selector4~5 (
// Equation(s):
// \Processor|CUnit|Selector4~5_combout  = (\Processor|CUnit|CONTROL_COMMAND [1] & (!\Processor|CUnit|CONTROL_COMMAND [3] & !\Processor|CUnit|CONTROL_COMMAND [5]))

	.dataa(gnd),
	.datab(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector4~5 .lut_mask = 16'h000C;
defparam \Processor|CUnit|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N15
dffeas \Processor|INSTRUCTION_REGISTER|OUT[2] (
	.clk(\Processor|Clock|TICK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|Muxer|BUS [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|CUnit|FETCH~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|INSTRUCTION_REGISTER|OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|INSTRUCTION_REGISTER|OUT[2] .is_wysiwyg = "true";
defparam \Processor|INSTRUCTION_REGISTER|OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N14
cycloneive_lcell_comb \Processor|CUnit|Selector4~3 (
// Equation(s):
// \Processor|CUnit|Selector4~3_combout  = (\Processor|CUnit|Selector4~2_combout  & (\Processor|CUnit|Selector4~5_combout  & ((\Processor|INSTRUCTION_REGISTER|OUT [2]) # (\Processor|CUnit|CONTROL_COMMAND [4]))))

	.dataa(\Processor|CUnit|Selector4~2_combout ),
	.datab(\Processor|CUnit|Selector4~5_combout ),
	.datac(\Processor|INSTRUCTION_REGISTER|OUT [2]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [4]),
	.cin(gnd),
	.combout(\Processor|CUnit|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Selector4~3 .lut_mask = 16'h8880;
defparam \Processor|CUnit|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
cycloneive_lcell_comb \Processor|CUnit|NEXT_COMMAND[2] (
// Equation(s):
// \Processor|CUnit|NEXT_COMMAND [2] = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|NEXT_COMMAND [2]))) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|Selector4~3_combout ))

	.dataa(gnd),
	.datab(\Processor|CUnit|Selector4~3_combout ),
	.datac(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datad(\Processor|CUnit|NEXT_COMMAND [2]),
	.cin(gnd),
	.combout(\Processor|CUnit|NEXT_COMMAND [2]),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|NEXT_COMMAND[2] .lut_mask = 16'hFC0C;
defparam \Processor|CUnit|NEXT_COMMAND[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N3
dffeas \Processor|CUnit|CONTROL_COMMAND[2] (
	.clk(!\Processor|Clock|TICK~clkctrl_outclk ),
	.d(\Processor|CUnit|NEXT_COMMAND [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|CUnit|CONTROL_COMMAND [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|CUnit|CONTROL_COMMAND[2] .is_wysiwyg = "true";
defparam \Processor|CUnit|CONTROL_COMMAND[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N2
cycloneive_lcell_comb \Processor|CUnit|WideOr0~0 (
// Equation(s):
// \Processor|CUnit|WideOr0~0_combout  = (!\Processor|CUnit|CONTROL_COMMAND [1] & ((\Processor|CUnit|CONTROL_COMMAND [2] & (!\Processor|CUnit|CONTROL_COMMAND [3] & !\Processor|CUnit|CONTROL_COMMAND [0])) # (!\Processor|CUnit|CONTROL_COMMAND [2] & 
// (\Processor|CUnit|CONTROL_COMMAND [3] & \Processor|CUnit|CONTROL_COMMAND [0]))))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [1]),
	.datac(\Processor|CUnit|CONTROL_COMMAND [3]),
	.datad(\Processor|CUnit|CONTROL_COMMAND [0]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr0~0 .lut_mask = 16'h1002;
defparam \Processor|CUnit|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
cycloneive_lcell_comb \Processor|CUnit|WideOr0~1 (
// Equation(s):
// \Processor|CUnit|WideOr0~1_combout  = (\Processor|CUnit|WideOr0~0_combout  & (((!\Processor|CUnit|Decoder0~16_combout  & \Processor|CUnit|CONTROL_COMMAND [5])) # (!\Processor|CUnit|CONTROL_COMMAND [4]))) # (!\Processor|CUnit|WideOr0~0_combout  & 
// (((!\Processor|CUnit|Decoder0~16_combout  & \Processor|CUnit|CONTROL_COMMAND [5]))))

	.dataa(\Processor|CUnit|WideOr0~0_combout ),
	.datab(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datac(\Processor|CUnit|Decoder0~16_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [5]),
	.cin(gnd),
	.combout(\Processor|CUnit|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|WideOr0~1 .lut_mask = 16'h2F22;
defparam \Processor|CUnit|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \Processor|CUnit|WideOr0~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Processor|CUnit|WideOr0~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Processor|CUnit|WideOr0~1clkctrl_outclk ));
// synopsys translate_off
defparam \Processor|CUnit|WideOr0~1clkctrl .clock_type = "global clock";
defparam \Processor|CUnit|WideOr0~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
cycloneive_lcell_comb \Processor|CUnit|Decoder0~33 (
// Equation(s):
// \Processor|CUnit|Decoder0~33_combout  = (!\Processor|CUnit|CONTROL_COMMAND [4] & (!\Processor|CUnit|CONTROL_COMMAND [2] & (\Processor|CUnit|Decoder0~17_combout  & !\Processor|CUnit|CONTROL_COMMAND [3])))

	.dataa(\Processor|CUnit|CONTROL_COMMAND [4]),
	.datab(\Processor|CUnit|CONTROL_COMMAND [2]),
	.datac(\Processor|CUnit|Decoder0~17_combout ),
	.datad(\Processor|CUnit|CONTROL_COMMAND [3]),
	.cin(gnd),
	.combout(\Processor|CUnit|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|Decoder0~33 .lut_mask = 16'h0010;
defparam \Processor|CUnit|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N22
cycloneive_lcell_comb \Processor|CUnit|FINISH (
// Equation(s):
// \Processor|CUnit|FINISH~combout  = (GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & (\Processor|CUnit|FINISH~combout )) # (!GLOBAL(\Processor|CUnit|WideOr0~1clkctrl_outclk ) & ((\Processor|CUnit|Decoder0~33_combout )))

	.dataa(\Processor|CUnit|WideOr0~1clkctrl_outclk ),
	.datab(gnd),
	.datac(\Processor|CUnit|FINISH~combout ),
	.datad(\Processor|CUnit|Decoder0~33_combout ),
	.cin(gnd),
	.combout(\Processor|CUnit|FINISH~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|CUnit|FINISH .lut_mask = 16'hF5A0;
defparam \Processor|CUnit|FINISH .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y21_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
