(FRAG (NP (NP (DT This) (NN paper) (NNS details) (NN Implementation)) (PP (IN of) (NP (DT the) (NN Encryption) (NN algorithm)))) (NP (NNP AES)) (PP (IN under) (NP (NN VHDL) (NN language))) (PP (IN In) (NP (NN FPGA))) (PP (IN by) (S (VP (VBG using) (NP (NP (JJ different) (NN architecture)) (PP (IN of) (NP (NN mixcolumn))))))) (. .))
(S (NP (PRP We)) (ADVP (RB then)) (VP (VB review) (S (NP (DT this) (NN research)) (VP (VBZ investigates) (NP (NP (DT the) (NNP AES) (NN algorithm)) (PP (IN in) (NP (NP (NNP FPGA)) (CC and) (NP (DT the) (ADJP (JJ Very) (JJ High) (NN Speed)) (NML (NNP Integrated) (NNP Circuit) (NNP Hardware)) (NN Description) (NN language))))) (PRN (-LRB- -LRB-) (NP (NN VHDL)) (-RRB- -RRB-))))) (. .))
(S (NP (NP (NNP Altera) (NNP Quartus) (NNP II)) (NP (NN software))) (VP (VBZ is) (VP (VBN used) (PP (IN for) (NP (NP (NN simulation) (CC and) (NN optimization)) (PP (IN of) (NP (DT the) (ADJP (JJ synthesizable) (NN VHDL)) (NN code))))))) (. .))
(S (NP (NP (DT The) (NN set)) (PP (IN of) (NP (NP (NNS transformations)) (PP (IN of) (NP (NP (DT both) (NNS Encryptions)) (CC and) (NP (NN decryption))))))) (VP (VBP are) (VP (VBN simulated) (S (VP (VBG using) (NP (DT an) (JJ iterative) (NN design) (NN approach)) (PP (IN in) (NP (NN order))) (S (VP (TO to) (VP (VB optimize) (NP (DT the) (NN hardware) (NN consumption))))))))) (. .))
(S (NP (NML (NNP Altera) (NNP Cyclone) (NNP III) (NNP Family)) (NNS devices)) (VP (VBP are) (VP (VBN utilized) (PP (IN for) (NP (NN hardware) (NN evaluation))))) (. .))
