INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marga/v2018_loop4_2_ouil_zedboard/v2018_loop4_2_ouil_zedboard.sim/sim_1/impl/func/xsim/main_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
