// Seed: 552523132
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output supply1 id_1;
  assign id_1 = -id_2 >= 1;
  assign id_1 = (-1'b0);
endmodule
module module_1 #(
    parameter id_4 = 32'd83,
    parameter id_6 = 32'd76,
    parameter id_8 = 32'd54
) (
    input wor id_0,
    input wor id_1,
    input tri1 id_2,
    input wand id_3,
    output uwire _id_4,
    output supply0 id_5,
    input wor _id_6,
    output supply0 id_7,
    output supply1 _id_8
);
  logic [1 'd0 : id_4  ==  id_6  +  id_8] id_10;
  ;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  assign modCall_1.id_1 = 0;
endmodule
