/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [31:0] celloutsig_0_15z;
  reg [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  reg [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [12:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [14:0] celloutsig_0_26z;
  reg [8:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [11:0] celloutsig_0_32z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [2:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [16:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [16:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [4:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [17:0] celloutsig_1_6z;
  reg [15:0] celloutsig_1_8z;
  reg [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_46z = celloutsig_0_32z[5] ? celloutsig_0_39z : celloutsig_0_34z[2];
  assign celloutsig_1_11z = celloutsig_1_9z[2] ? celloutsig_1_6z[3] : celloutsig_1_9z[1];
  assign celloutsig_1_19z = celloutsig_1_12z ? in_data[147] : celloutsig_1_14z[6];
  assign celloutsig_0_13z = celloutsig_0_1z[1] ? celloutsig_0_7z : celloutsig_0_2z;
  assign celloutsig_0_22z = celloutsig_0_7z ? celloutsig_0_1z[0] : celloutsig_0_6z;
  assign celloutsig_0_52z = !(celloutsig_0_3z[1] ? celloutsig_0_37z : celloutsig_0_44z);
  assign celloutsig_0_44z = ~((celloutsig_0_31z | celloutsig_0_25z) & celloutsig_0_16z[0]);
  assign celloutsig_1_3z = ~((in_data[149] | celloutsig_1_0z) & celloutsig_1_2z);
  assign celloutsig_0_31z = ~((celloutsig_0_9z[3] | celloutsig_0_2z) & celloutsig_0_13z);
  assign celloutsig_0_34z = { celloutsig_0_30z[3:0], celloutsig_0_31z, celloutsig_0_10z } & celloutsig_0_27z[6:1];
  assign celloutsig_0_15z = { celloutsig_0_9z[13:1], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_7z } & { celloutsig_0_14z[1], celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_17z = { celloutsig_0_11z[7:2], celloutsig_0_8z } === { celloutsig_0_11z[11:8], celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[54:51] <= in_data[50:47];
  assign celloutsig_1_0z = in_data[159:151] <= in_data[163:155];
  assign celloutsig_0_7z = celloutsig_0_3z <= celloutsig_0_3z;
  assign celloutsig_1_18z = celloutsig_1_6z[16:12] <= { celloutsig_1_5z[4:1], celloutsig_1_11z };
  assign celloutsig_0_25z = celloutsig_0_24z[11:9] <= { celloutsig_0_20z[2:1], celloutsig_0_0z };
  assign celloutsig_0_12z = celloutsig_0_9z[11:1] && celloutsig_0_11z[13:3];
  assign celloutsig_0_2z = in_data[25:22] && { in_data[83], celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[165:151] < { in_data[174:161], celloutsig_1_0z };
  assign celloutsig_0_23z = { celloutsig_0_1z[0], celloutsig_0_14z } < { celloutsig_0_17z, celloutsig_0_14z };
  assign celloutsig_1_14z = celloutsig_1_13z[7:0] % { 1'h1, celloutsig_1_6z[12:6] };
  assign celloutsig_0_30z = celloutsig_0_27z[8:4] * { celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_2z };
  assign celloutsig_0_39z = celloutsig_0_20z !== celloutsig_0_11z[10:7];
  assign celloutsig_1_12z = in_data[143:137] !== { celloutsig_1_6z[11], celloutsig_1_5z };
  assign celloutsig_0_10z = in_data[71:60] !== { celloutsig_0_9z[8:0], celloutsig_0_3z };
  assign celloutsig_0_18z = { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_14z } !== { celloutsig_0_1z[1:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_19z = { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_13z } !== in_data[68:54];
  assign celloutsig_0_26z = { celloutsig_0_15z[6:4], celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_1z } | { celloutsig_0_24z[8:2], celloutsig_0_21z, celloutsig_0_4z };
  assign celloutsig_0_37z = ~^ { celloutsig_0_32z[11:4], celloutsig_0_5z };
  assign celloutsig_0_5z = ~^ in_data[46:41];
  assign celloutsig_1_2z = ~^ { in_data[155:142], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_6z = ~^ { celloutsig_0_3z[2:1], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z } << { in_data[115:111], celloutsig_1_3z };
  assign celloutsig_1_6z = { in_data[138:130], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z } << { in_data[131:126], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_8z = { in_data[78:74], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z } << { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_4z = { celloutsig_0_1z[2:1], celloutsig_0_2z } <<< celloutsig_0_1z;
  assign celloutsig_0_51z = celloutsig_0_9z[2:0] <<< { celloutsig_0_8z[5:4], celloutsig_0_46z };
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <<< in_data[63:61];
  assign celloutsig_0_14z = { celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_5z } <<< celloutsig_0_1z;
  assign celloutsig_0_20z = { celloutsig_0_11z[4], celloutsig_0_3z } <<< { celloutsig_0_8z[7:5], celloutsig_0_12z };
  assign celloutsig_0_32z = { celloutsig_0_26z[13:3], celloutsig_0_2z } >>> { celloutsig_0_9z[9:7], celloutsig_0_27z };
  assign celloutsig_1_10z = { in_data[171:161], celloutsig_1_0z, celloutsig_1_4z } >>> { celloutsig_1_8z[12:2], celloutsig_1_5z };
  assign celloutsig_0_11z = { celloutsig_0_9z[15:3], celloutsig_0_0z, celloutsig_0_6z } >>> celloutsig_0_9z[14:0];
  assign celloutsig_0_9z = { in_data[21:8], celloutsig_0_1z } - { in_data[45:33], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_3z = celloutsig_0_1z ~^ in_data[8:6];
  assign celloutsig_1_13z = { celloutsig_1_10z[6:1], celloutsig_1_9z } ~^ { celloutsig_1_8z[7:0], celloutsig_1_11z };
  assign celloutsig_0_24z = { celloutsig_0_11z[14:13], celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_10z } ~^ celloutsig_0_15z[19:7];
  always_latch
    if (clkin_data[64]) celloutsig_1_4z = 5'h00;
    else if (clkin_data[0]) celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_8z = 16'h0000;
    else if (clkin_data[0]) celloutsig_1_8z = { in_data[103:101], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z };
  always_latch
    if (clkin_data[64]) celloutsig_1_9z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_9z = { in_data[129:128], celloutsig_1_3z };
  always_latch
    if (clkin_data[32]) celloutsig_0_16z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_16z = celloutsig_0_14z;
  always_latch
    if (!clkin_data[32]) celloutsig_0_21z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_21z = { celloutsig_0_1z[1], celloutsig_0_10z, celloutsig_0_14z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_27z = 9'h000;
    else if (celloutsig_1_19z) celloutsig_0_27z = { celloutsig_0_11z[13:6], celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
