;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	SLT -702, -0
	SUB #12, @0
	SUB #12, @0
	SUB #12, @0
	SUB 102, -101
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	SPL <1, 2
	SLT 0, @2
	SLT 0, @2
	SLT 0, @2
	ADD 270, 1
	JMP -1, @-20
	ADD 270, 1
	ADD 270, 1
	SUB #12, @0
	MOV -16, <-20
	MOV -16, <-20
	ADD @-127, 100
	SUB @-1, <-20
	SLT -702, -0
	SLT 0, @2
	SUB @127, 104
	SLT -702, -0
	SLT 0, @2
	MOV #12, @200
	ADD 210, 660
	ADD 210, 660
	SUB @121, 160
	SUB @121, 160
	SUB @121, 160
	SUB @121, 160
	SUB @121, 160
	SUB @121, 160
	SUB 12, @-10
	SUB 12, @12
	MOV -16, <-20
	SUB @121, 166
	SPL 0, <753
	SPL 0, <753
	SLT 721, 0
	CMP -207, <-120
	SPL 0, <753
	SPL 0, <753
