{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1514306570541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1514306570541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 00:42:50 2017 " "Processing started: Wed Dec 27 00:42:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1514306570541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1514306570541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pov_Led_FPGA -c Pov_Led_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pov_Led_FPGA -c Pov_Led_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1514306570541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1514306570861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/13.1/ip/my9262_ip/my9262/my9262_register.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/altera/13.1/ip/my9262_ip/my9262/my9262_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 my9262_register " "Found entity 1: my9262_register" {  } { { "C:/altera/13.1/ip/my9262_ip/my9262/my9262_register.v" "" { Text "C:/altera/13.1/ip/my9262_ip/my9262/my9262_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306570920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306570920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/13.1/ip/my9262_ip/my9262/my9262_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/altera/13.1/ip/my9262_ip/my9262/my9262_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 my9262_logic " "Found entity 1: my9262_logic" {  } { { "C:/altera/13.1/ip/my9262_ip/my9262/my9262_logic.v" "" { Text "C:/altera/13.1/ip/my9262_ip/my9262/my9262_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306570924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306570924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/13.1/ip/my9262_ip/my9262/my9262.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/altera/13.1/ip/my9262_ip/my9262/my9262.v" { { "Info" "ISGN_ENTITY_NAME" "1 my9262 " "Found entity 1: my9262" {  } { { "C:/altera/13.1/ip/my9262_ip/my9262/my9262.v" "" { Text "C:/altera/13.1/ip/my9262_ip/my9262/my9262.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306570928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306570928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/13.1/ip/my9262_ip/led/led_register.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/altera/13.1/ip/my9262_ip/led/led_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_register " "Found entity 1: led_register" {  } { { "C:/altera/13.1/ip/my9262_ip/led/led_register.v" "" { Text "C:/altera/13.1/ip/my9262_ip/led/led_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306570932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306570932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/13.1/ip/my9262_ip/led/led_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/altera/13.1/ip/my9262_ip/led/led_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_logic " "Found entity 1: led_logic" {  } { { "C:/altera/13.1/ip/my9262_ip/led/led_logic.v" "" { Text "C:/altera/13.1/ip/my9262_ip/led/led_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306570936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306570936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/13.1/ip/my9262_ip/led/led.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/altera/13.1/ip/my9262_ip/led/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "C:/altera/13.1/ip/my9262_ip/led/led.v" "" { Text "C:/altera/13.1/ip/my9262_ip/led/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306570939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306570939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/qsys_system.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/qsys_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system " "Found entity 1: Qsys_system" {  } { { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306570943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306570943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Qsys_system/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306570946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306570946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Qsys_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306570948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306570948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_irq_mapper " "Found entity 1: Qsys_system_irq_mapper" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_irq_mapper.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306570952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306570952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0 " "Found entity 1: Qsys_system_mm_interconnect_0" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306570961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306570961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306570964 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306570964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306570964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: Qsys_system_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306570967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306570967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: Qsys_system_mm_interconnect_0_rsp_xbar_mux" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306570970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306570970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_rsp_xbar_demux_003 " "Found entity 1: Qsys_system_mm_interconnect_0_rsp_xbar_demux_003" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_xbar_demux_003.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306570973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306570973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: Qsys_system_mm_interconnect_0_rsp_xbar_demux" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306570976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306570976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_cmd_xbar_mux_003 " "Found entity 1: Qsys_system_mm_interconnect_0_cmd_xbar_mux_003" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_xbar_mux_003.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306570979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306570979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: Qsys_system_mm_interconnect_0_cmd_xbar_mux" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306570981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306570981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: Qsys_system_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306570985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306570985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: Qsys_system_mm_interconnect_0_cmd_xbar_demux" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306570988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306570988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306570992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306570992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306570995 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306570995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306570995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306570999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306570999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Qsys_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_system_mm_interconnect_0_id_router_003.sv(48) " "Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_id_router_003.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1514306571004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_system_mm_interconnect_0_id_router_003.sv(49) " "Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_id_router_003.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1514306571004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_id_router_003_default_decode " "Found entity 1: Qsys_system_mm_interconnect_0_id_router_003_default_decode" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_id_router_003.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571005 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_system_mm_interconnect_0_id_router_003 " "Found entity 2: Qsys_system_mm_interconnect_0_id_router_003" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_id_router_003.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_system_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_id_router.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1514306571007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_system_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_id_router.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1514306571007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_id_router_default_decode " "Found entity 1: Qsys_system_mm_interconnect_0_id_router_default_decode" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_id_router.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571008 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_system_mm_interconnect_0_id_router " "Found entity 2: Qsys_system_mm_interconnect_0_id_router" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_id_router.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_system_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_addr_router_001.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1514306571011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_system_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_addr_router_001.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1514306571011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: Qsys_system_mm_interconnect_0_addr_router_001_default_decode" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_addr_router_001.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571011 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_system_mm_interconnect_0_addr_router_001 " "Found entity 2: Qsys_system_mm_interconnect_0_addr_router_001" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_addr_router_001.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_system_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_addr_router.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1514306571014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_system_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_addr_router.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1514306571014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_addr_router_default_decode " "Found entity 1: Qsys_system_mm_interconnect_0_addr_router_default_decode" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_addr_router.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571014 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_system_mm_interconnect_0_addr_router " "Found entity 2: Qsys_system_mm_interconnect_0_addr_router" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_addr_router.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/my9262.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/my9262.v" { { "Info" "ISGN_ENTITY_NAME" "1 my9262 " "Found entity 1: my9262" {  } { { "Qsys_system/synthesis/submodules/my9262.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/my9262.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/my9262_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/my9262_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 my9262_logic " "Found entity 1: my9262_logic" {  } { { "Qsys_system/synthesis/submodules/my9262_logic.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/my9262_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/my9262_register.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/my9262_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 my9262_register " "Found entity 1: my9262_register" {  } { { "Qsys_system/synthesis/submodules/my9262_register.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/my9262_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/led.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "Qsys_system/synthesis/submodules/led.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/led_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/led_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_logic " "Found entity 1: led_logic" {  } { { "Qsys_system/synthesis/submodules/led_logic.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/led_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/led_register.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/led_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_register " "Found entity 1: led_register" {  } { { "Qsys_system/synthesis/submodules/led_register.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/led_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_epcs_flash.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_epcs_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_epcs_flash_sub " "Found entity 1: Qsys_system_epcs_flash_sub" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_epcs_flash.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_epcs_flash.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571052 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_system_epcs_flash " "Found entity 2: Qsys_system_epcs_flash" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_epcs_flash.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_epcs_flash.v" 424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_hal249.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_hal249.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_Hal249 " "Found entity 1: Qsys_system_Hal249" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_Hal249.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_Hal249.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_sysid_qsys " "Found entity 1: Qsys_system_sysid_qsys" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_sysid_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys_system/synthesis/submodules/qsys_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_jtag_uart_sim_scfifo_w " "Found entity 1: Qsys_system_jtag_uart_sim_scfifo_w" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571062 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_system_jtag_uart_scfifo_w " "Found entity 2: Qsys_system_jtag_uart_scfifo_w" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571062 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_system_jtag_uart_sim_scfifo_r " "Found entity 3: Qsys_system_jtag_uart_sim_scfifo_r" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571062 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_system_jtag_uart_scfifo_r " "Found entity 4: Qsys_system_jtag_uart_scfifo_r" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571062 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_system_jtag_uart " "Found entity 5: Qsys_system_jtag_uart" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_onchip_ram " "Found entity 1: Qsys_system_onchip_ram" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_qsys.v 27 27 " "Found 27 design units, including 27 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_nios2_qsys_ic_data_module " "Found entity 1: Qsys_system_nios2_qsys_ic_data_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_system_nios2_qsys_ic_tag_module " "Found entity 2: Qsys_system_nios2_qsys_ic_tag_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_system_nios2_qsys_bht_module " "Found entity 3: Qsys_system_nios2_qsys_bht_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_system_nios2_qsys_register_bank_a_module " "Found entity 4: Qsys_system_nios2_qsys_register_bank_a_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_system_nios2_qsys_register_bank_b_module " "Found entity 5: Qsys_system_nios2_qsys_register_bank_b_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "6 Qsys_system_nios2_qsys_dc_tag_module " "Found entity 6: Qsys_system_nios2_qsys_dc_tag_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "7 Qsys_system_nios2_qsys_dc_data_module " "Found entity 7: Qsys_system_nios2_qsys_dc_data_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "8 Qsys_system_nios2_qsys_dc_victim_module " "Found entity 8: Qsys_system_nios2_qsys_dc_victim_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "9 Qsys_system_nios2_qsys_nios2_oci_debug " "Found entity 9: Qsys_system_nios2_qsys_nios2_oci_debug" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "10 Qsys_system_nios2_qsys_ociram_sp_ram_module " "Found entity 10: Qsys_system_nios2_qsys_ociram_sp_ram_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "11 Qsys_system_nios2_qsys_nios2_ocimem " "Found entity 11: Qsys_system_nios2_qsys_nios2_ocimem" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "12 Qsys_system_nios2_qsys_nios2_avalon_reg " "Found entity 12: Qsys_system_nios2_qsys_nios2_avalon_reg" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "13 Qsys_system_nios2_qsys_nios2_oci_break " "Found entity 13: Qsys_system_nios2_qsys_nios2_oci_break" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 1027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "14 Qsys_system_nios2_qsys_nios2_oci_xbrk " "Found entity 14: Qsys_system_nios2_qsys_nios2_oci_xbrk" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 1321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "15 Qsys_system_nios2_qsys_nios2_oci_dbrk " "Found entity 15: Qsys_system_nios2_qsys_nios2_oci_dbrk" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "16 Qsys_system_nios2_qsys_nios2_oci_itrace " "Found entity 16: Qsys_system_nios2_qsys_nios2_oci_itrace" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 1769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "17 Qsys_system_nios2_qsys_nios2_oci_td_mode " "Found entity 17: Qsys_system_nios2_qsys_nios2_oci_td_mode" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 2152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "18 Qsys_system_nios2_qsys_nios2_oci_dtrace " "Found entity 18: Qsys_system_nios2_qsys_nios2_oci_dtrace" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 2219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "19 Qsys_system_nios2_qsys_nios2_oci_compute_input_tm_cnt " "Found entity 19: Qsys_system_nios2_qsys_nios2_oci_compute_input_tm_cnt" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "20 Qsys_system_nios2_qsys_nios2_oci_fifo_wrptr_inc " "Found entity 20: Qsys_system_nios2_qsys_nios2_oci_fifo_wrptr_inc" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 2384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "21 Qsys_system_nios2_qsys_nios2_oci_fifo_cnt_inc " "Found entity 21: Qsys_system_nios2_qsys_nios2_oci_fifo_cnt_inc" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "22 Qsys_system_nios2_qsys_nios2_oci_fifo " "Found entity 22: Qsys_system_nios2_qsys_nios2_oci_fifo" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 2472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "23 Qsys_system_nios2_qsys_nios2_oci_pib " "Found entity 23: Qsys_system_nios2_qsys_nios2_oci_pib" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 2973 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "24 Qsys_system_nios2_qsys_nios2_oci_im " "Found entity 24: Qsys_system_nios2_qsys_nios2_oci_im" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 3041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "25 Qsys_system_nios2_qsys_nios2_performance_monitors " "Found entity 25: Qsys_system_nios2_qsys_nios2_performance_monitors" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 3157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "26 Qsys_system_nios2_qsys_nios2_oci " "Found entity 26: Qsys_system_nios2_qsys_nios2_oci" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 3173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""} { "Info" "ISGN_ENTITY_NAME" "27 Qsys_system_nios2_qsys " "Found entity 27: Qsys_system_nios2_qsys" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 3746 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: Qsys_system_nios2_qsys_jtag_debug_module_sysclk" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_nios2_qsys_jtag_debug_module_tck " "Found entity 1: Qsys_system_nios2_qsys_jtag_debug_module_tck" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_jtag_debug_module_tck.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: Qsys_system_nios2_qsys_jtag_debug_module_wrapper" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_qsys_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_qsys_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_nios2_qsys_mult_cell " "Found entity 1: Qsys_system_nios2_qsys_mult_cell" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_mult_cell.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_nios2_qsys_oci_test_bench " "Found entity 1: Qsys_system_nios2_qsys_oci_test_bench" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_oci_test_bench.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_nios2_qsys_test_bench " "Found entity 1: Qsys_system_nios2_qsys_test_bench" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_test_bench.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pov_led_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file pov_led_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pov_Led_FPGA " "Found entity 1: Pov_Led_FPGA" {  } { { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "F:/Pov_Led_FPGA/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571668 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_system_nios2_qsys.v(2120) " "Verilog HDL or VHDL warning at Qsys_system_nios2_qsys.v(2120): conditional expression evaluates to a constant" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 2120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1514306571688 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_system_nios2_qsys.v(2122) " "Verilog HDL or VHDL warning at Qsys_system_nios2_qsys.v(2122): conditional expression evaluates to a constant" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 2122 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1514306571689 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_system_nios2_qsys.v(2278) " "Verilog HDL or VHDL warning at Qsys_system_nios2_qsys.v(2278): conditional expression evaluates to a constant" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 2278 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1514306571689 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_system_nios2_qsys.v(3102) " "Verilog HDL or VHDL warning at Qsys_system_nios2_qsys.v(3102): conditional expression evaluates to a constant" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 3102 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1514306571692 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_system_epcs_flash.v(401) " "Verilog HDL or VHDL warning at Qsys_system_epcs_flash.v(401): conditional expression evaluates to a constant" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_epcs_flash.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_epcs_flash.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1514306571698 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pov_Led_FPGA " "Elaborating entity \"Pov_Led_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1514306571795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_Init " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_Init\"" {  } { { "Pov_Led_FPGA.v" "PLL_Init" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL_Init\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL_Init\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "F:/Pov_Led_FPGA/PLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_Init\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL_Init\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "F:/Pov_Led_FPGA/PLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_Init\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL_Init\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 6 " "Parameter \"clk0_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 10 " "Parameter \"clk1_multiply_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 41666 " "Parameter \"inclk0_input_frequency\" = \"41666\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571886 ""}  } { { "PLL.v" "" { Text "F:/Pov_Led_FPGA/PLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514306571886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "F:/Pov_Led_FPGA/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306571945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306571945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL_Init\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL_Init\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system Qsys_system:Qsys_system_Init " "Elaborating entity \"Qsys_system\" for hierarchy \"Qsys_system:Qsys_system_Init\"" {  } { { "Pov_Led_FPGA.v" "Qsys_system_Init" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys " "Elaborating entity \"Qsys_system_nios2_qsys\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "nios2_qsys" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306571997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_test_bench Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_test_bench:the_Qsys_system_nios2_qsys_test_bench " "Elaborating entity \"Qsys_system_nios2_qsys_test_bench\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_test_bench:the_Qsys_system_nios2_qsys_test_bench\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_Qsys_system_nios2_qsys_test_bench" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 6109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_ic_data_module Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_ic_data_module:Qsys_system_nios2_qsys_ic_data " "Elaborating entity \"Qsys_system_nios2_qsys_ic_data_module\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_ic_data_module:Qsys_system_nios2_qsys_ic_data\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "Qsys_system_nios2_qsys_ic_data" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 7134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_ic_data_module:Qsys_system_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_ic_data_module:Qsys_system_nios2_qsys_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_altsyncram" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_ic_data_module:Qsys_system_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_ic_data_module:Qsys_system_nios2_qsys_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306572403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_ic_data_module:Qsys_system_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_ic_data_module:Qsys_system_nios2_qsys_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572403 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514306572403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306572459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306572459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_ic_data_module:Qsys_system_nios2_qsys_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_ic_data_module:Qsys_system_nios2_qsys_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_ic_tag_module Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_ic_tag_module:Qsys_system_nios2_qsys_ic_tag " "Elaborating entity \"Qsys_system_nios2_qsys_ic_tag_module\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_ic_tag_module:Qsys_system_nios2_qsys_ic_tag\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "Qsys_system_nios2_qsys_ic_tag" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 7200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_ic_tag_module:Qsys_system_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_ic_tag_module:Qsys_system_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_altsyncram" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_ic_tag_module:Qsys_system_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_ic_tag_module:Qsys_system_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306572534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_ic_tag_module:Qsys_system_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_ic_tag_module:Qsys_system_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Qsys_system_nios2_qsys_ic_tag_ram.mif " "Parameter \"init_file\" = \"Qsys_system_nios2_qsys_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572535 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514306572535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l5i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l5i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l5i1 " "Found entity 1: altsyncram_l5i1" {  } { { "db/altsyncram_l5i1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_l5i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306572588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306572588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l5i1 Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_ic_tag_module:Qsys_system_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\|altsyncram_l5i1:auto_generated " "Elaborating entity \"altsyncram_l5i1\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_ic_tag_module:Qsys_system_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\|altsyncram_l5i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_bht_module Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_bht_module:Qsys_system_nios2_qsys_bht " "Elaborating entity \"Qsys_system_nios2_qsys_bht_module\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_bht_module:Qsys_system_nios2_qsys_bht\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "Qsys_system_nios2_qsys_bht" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 7404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_bht_module:Qsys_system_nios2_qsys_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_bht_module:Qsys_system_nios2_qsys_bht\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_altsyncram" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_bht_module:Qsys_system_nios2_qsys_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_bht_module:Qsys_system_nios2_qsys_bht\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306572667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_bht_module:Qsys_system_nios2_qsys_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_bht_module:Qsys_system_nios2_qsys_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Qsys_system_nios2_qsys_bht_ram.mif " "Parameter \"init_file\" = \"Qsys_system_nios2_qsys_bht_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572668 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514306572668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gph1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gph1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gph1 " "Found entity 1: altsyncram_gph1" {  } { { "db/altsyncram_gph1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_gph1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306572718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306572718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gph1 Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_bht_module:Qsys_system_nios2_qsys_bht\|altsyncram:the_altsyncram\|altsyncram_gph1:auto_generated " "Elaborating entity \"altsyncram_gph1\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_bht_module:Qsys_system_nios2_qsys_bht\|altsyncram:the_altsyncram\|altsyncram_gph1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_register_bank_a_module Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_register_bank_a_module:Qsys_system_nios2_qsys_register_bank_a " "Elaborating entity \"Qsys_system_nios2_qsys_register_bank_a_module\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_register_bank_a_module:Qsys_system_nios2_qsys_register_bank_a\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "Qsys_system_nios2_qsys_register_bank_a" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 7579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_register_bank_a_module:Qsys_system_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_register_bank_a_module:Qsys_system_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_altsyncram" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_register_bank_a_module:Qsys_system_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_register_bank_a_module:Qsys_system_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 260 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306572785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_register_bank_a_module:Qsys_system_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_register_bank_a_module:Qsys_system_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Qsys_system_nios2_qsys_rf_ram_a.mif " "Parameter \"init_file\" = \"Qsys_system_nios2_qsys_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572785 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 260 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514306572785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g7h1 " "Found entity 1: altsyncram_g7h1" {  } { { "db/altsyncram_g7h1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_g7h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306572843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306572843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g7h1 Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_register_bank_a_module:Qsys_system_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g7h1:auto_generated " "Elaborating entity \"altsyncram_g7h1\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_register_bank_a_module:Qsys_system_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g7h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_register_bank_b_module Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_register_bank_b_module:Qsys_system_nios2_qsys_register_bank_b " "Elaborating entity \"Qsys_system_nios2_qsys_register_bank_b_module\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_register_bank_b_module:Qsys_system_nios2_qsys_register_bank_b\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "Qsys_system_nios2_qsys_register_bank_b" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 7600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_register_bank_b_module:Qsys_system_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_register_bank_b_module:Qsys_system_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_altsyncram" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_register_bank_b_module:Qsys_system_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_register_bank_b_module:Qsys_system_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 325 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306572991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_register_bank_b_module:Qsys_system_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_register_bank_b_module:Qsys_system_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Qsys_system_nios2_qsys_rf_ram_b.mif " "Parameter \"init_file\" = \"Qsys_system_nios2_qsys_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306572991 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 325 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514306572991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h7h1 " "Found entity 1: altsyncram_h7h1" {  } { { "db/altsyncram_h7h1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_h7h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306573050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306573050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h7h1 Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_register_bank_b_module:Qsys_system_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h7h1:auto_generated " "Elaborating entity \"altsyncram_h7h1\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_register_bank_b_module:Qsys_system_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h7h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_dc_tag_module Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_tag_module:Qsys_system_nios2_qsys_dc_tag " "Elaborating entity \"Qsys_system_nios2_qsys_dc_tag_module\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_tag_module:Qsys_system_nios2_qsys_dc_tag\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "Qsys_system_nios2_qsys_dc_tag" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 7919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_tag_module:Qsys_system_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_tag_module:Qsys_system_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_altsyncram" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_tag_module:Qsys_system_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_tag_module:Qsys_system_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 390 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306573182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_tag_module:Qsys_system_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_tag_module:Qsys_system_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Qsys_system_nios2_qsys_dc_tag_ram.mif " "Parameter \"init_file\" = \"Qsys_system_nios2_qsys_dc_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 7 " "Parameter \"width_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 7 " "Parameter \"width_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573182 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 390 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514306573182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_abh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_abh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_abh1 " "Found entity 1: altsyncram_abh1" {  } { { "db/altsyncram_abh1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_abh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306573235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306573235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_abh1 Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_tag_module:Qsys_system_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\|altsyncram_abh1:auto_generated " "Elaborating entity \"altsyncram_abh1\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_tag_module:Qsys_system_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\|altsyncram_abh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_dc_data_module Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_data_module:Qsys_system_nios2_qsys_dc_data " "Elaborating entity \"Qsys_system_nios2_qsys_dc_data_module\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_data_module:Qsys_system_nios2_qsys_dc_data\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "Qsys_system_nios2_qsys_dc_data" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 7976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_data_module:Qsys_system_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_data_module:Qsys_system_nios2_qsys_dc_data\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_altsyncram" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_data_module:Qsys_system_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_data_module:Qsys_system_nios2_qsys_dc_data\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 455 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306573320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_data_module:Qsys_system_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_data_module:Qsys_system_nios2_qsys_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573320 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 455 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514306573320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kpc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpc1 " "Found entity 1: altsyncram_kpc1" {  } { { "db/altsyncram_kpc1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_kpc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306573375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306573375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kpc1 Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_data_module:Qsys_system_nios2_qsys_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated " "Elaborating entity \"altsyncram_kpc1\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_data_module:Qsys_system_nios2_qsys_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_dc_victim_module Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_victim_module:Qsys_system_nios2_qsys_dc_victim " "Elaborating entity \"Qsys_system_nios2_qsys_dc_victim_module\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_victim_module:Qsys_system_nios2_qsys_dc_victim\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "Qsys_system_nios2_qsys_dc_victim" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 8106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_victim_module:Qsys_system_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_victim_module:Qsys_system_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_altsyncram" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_victim_module:Qsys_system_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_victim_module:Qsys_system_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 522 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306573511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_victim_module:Qsys_system_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_victim_module:Qsys_system_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573511 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 522 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514306573511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306573565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306573565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_victim_module:Qsys_system_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_dc_victim_module:Qsys_system_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_mult_cell Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell " "Elaborating entity \"Qsys_system_nios2_qsys_mult_cell\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_Qsys_system_nios2_qsys_mult_cell" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 9827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_mult_cell.v" "the_altmult_add_part_1" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_mult_cell.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_mult_cell.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Instantiated megafunction \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573672 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_mult_cell.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_mult_cell.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514306573672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306573730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306573730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 355 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573806 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(695) " "Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 695 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1514306573821 "|Pov_Led_FPGA|Qsys_system:Qsys_system_Init|Qsys_system_nios2_qsys:nios2_qsys|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306573873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573874 ""}  } { { "db/altera_mult_add_q1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514306573874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573884 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 767 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573901 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 802 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573919 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573976 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306573989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574018 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 810 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574098 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574121 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574141 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\", which is child of megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 830 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "scanchain_register_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574162 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0 Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0\", which is child of megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2699 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574202 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 837 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574222 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2185 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574242 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574264 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574351 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 845 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574393 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2030 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574409 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2033 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574432 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 853 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574456 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574475 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574493 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\", which is child of megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574510 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 901 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_mult_cell.v" "the_altmult_add_part_2" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_mult_cell.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_mult_cell.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Instantiated megafunction \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574558 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_mult_cell.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_mult_cell.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514306574558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_s1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306574616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306574616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 355 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574642 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(695) " "Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 695 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1514306574657 "|Pov_Led_FPGA|Qsys_system:Qsys_system_Init|Qsys_system_nios2_qsys:nios2_qsys|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306574701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574703 ""}  } { { "db/altera_mult_add_s1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514306574703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306574959 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\", which is child of megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } } { "db/altera_mult_add_s1u2.v" "" { Text "F:/Pov_Led_FPGA/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_nios2_oci Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci " "Elaborating entity \"Qsys_system_nios2_qsys_nios2_oci\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_Qsys_system_nios2_qsys_nios2_oci" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 10115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_nios2_oci_debug Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_debug:the_Qsys_system_nios2_qsys_nios2_oci_debug " "Elaborating entity \"Qsys_system_nios2_qsys_nios2_oci_debug\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_debug:the_Qsys_system_nios2_qsys_nios2_oci_debug\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_Qsys_system_nios2_qsys_nios2_oci_debug" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 3393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_debug:the_Qsys_system_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_debug:the_Qsys_system_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_altera_std_synchronizer" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_debug:the_Qsys_system_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_debug:the_Qsys_system_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 616 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306575106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_debug:the_Qsys_system_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_debug:the_Qsys_system_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575106 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 616 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514306575106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_nios2_ocimem Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_ocimem:the_Qsys_system_nios2_qsys_nios2_ocimem " "Elaborating entity \"Qsys_system_nios2_qsys_nios2_ocimem\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_ocimem:the_Qsys_system_nios2_qsys_nios2_ocimem\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_Qsys_system_nios2_qsys_nios2_ocimem" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 3413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_ociram_sp_ram_module Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_ocimem:the_Qsys_system_nios2_qsys_nios2_ocimem\|Qsys_system_nios2_qsys_ociram_sp_ram_module:Qsys_system_nios2_qsys_ociram_sp_ram " "Elaborating entity \"Qsys_system_nios2_qsys_ociram_sp_ram_module\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_ocimem:the_Qsys_system_nios2_qsys_nios2_ocimem\|Qsys_system_nios2_qsys_ociram_sp_ram_module:Qsys_system_nios2_qsys_ociram_sp_ram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "Qsys_system_nios2_qsys_ociram_sp_ram" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_ocimem:the_Qsys_system_nios2_qsys_nios2_ocimem\|Qsys_system_nios2_qsys_ociram_sp_ram_module:Qsys_system_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_ocimem:the_Qsys_system_nios2_qsys_nios2_ocimem\|Qsys_system_nios2_qsys_ociram_sp_ram_module:Qsys_system_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_altsyncram" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_ocimem:the_Qsys_system_nios2_qsys_nios2_ocimem\|Qsys_system_nios2_qsys_ociram_sp_ram_module:Qsys_system_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_ocimem:the_Qsys_system_nios2_qsys_nios2_ocimem\|Qsys_system_nios2_qsys_ociram_sp_ram_module:Qsys_system_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 730 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306575204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_ocimem:the_Qsys_system_nios2_qsys_nios2_ocimem\|Qsys_system_nios2_qsys_ociram_sp_ram_module:Qsys_system_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_ocimem:the_Qsys_system_nios2_qsys_nios2_ocimem\|Qsys_system_nios2_qsys_ociram_sp_ram_module:Qsys_system_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Qsys_system_nios2_qsys_ociram_default_contents.mif " "Parameter \"init_file\" = \"Qsys_system_nios2_qsys_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575205 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 730 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514306575205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qh91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qh91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qh91 " "Found entity 1: altsyncram_qh91" {  } { { "db/altsyncram_qh91.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_qh91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306575261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306575261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qh91 Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_ocimem:the_Qsys_system_nios2_qsys_nios2_ocimem\|Qsys_system_nios2_qsys_ociram_sp_ram_module:Qsys_system_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qh91:auto_generated " "Elaborating entity \"altsyncram_qh91\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_ocimem:the_Qsys_system_nios2_qsys_nios2_ocimem\|Qsys_system_nios2_qsys_ociram_sp_ram_module:Qsys_system_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qh91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_nios2_avalon_reg Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_avalon_reg:the_Qsys_system_nios2_qsys_nios2_avalon_reg " "Elaborating entity \"Qsys_system_nios2_qsys_nios2_avalon_reg\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_avalon_reg:the_Qsys_system_nios2_qsys_nios2_avalon_reg\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_Qsys_system_nios2_qsys_nios2_avalon_reg" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 3432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_nios2_oci_break Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_break:the_Qsys_system_nios2_qsys_nios2_oci_break " "Elaborating entity \"Qsys_system_nios2_qsys_nios2_oci_break\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_break:the_Qsys_system_nios2_qsys_nios2_oci_break\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_Qsys_system_nios2_qsys_nios2_oci_break" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 3463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_nios2_oci_xbrk Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_xbrk:the_Qsys_system_nios2_qsys_nios2_oci_xbrk " "Elaborating entity \"Qsys_system_nios2_qsys_nios2_oci_xbrk\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_xbrk:the_Qsys_system_nios2_qsys_nios2_oci_xbrk\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_Qsys_system_nios2_qsys_nios2_oci_xbrk" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 3486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_nios2_oci_dbrk Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_dbrk:the_Qsys_system_nios2_qsys_nios2_oci_dbrk " "Elaborating entity \"Qsys_system_nios2_qsys_nios2_oci_dbrk\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_dbrk:the_Qsys_system_nios2_qsys_nios2_oci_dbrk\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_Qsys_system_nios2_qsys_nios2_oci_dbrk" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 3513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_nios2_oci_itrace Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_itrace:the_Qsys_system_nios2_qsys_nios2_oci_itrace " "Elaborating entity \"Qsys_system_nios2_qsys_nios2_oci_itrace\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_itrace:the_Qsys_system_nios2_qsys_nios2_oci_itrace\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_Qsys_system_nios2_qsys_nios2_oci_itrace" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 3554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_nios2_oci_dtrace Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_dtrace:the_Qsys_system_nios2_qsys_nios2_oci_dtrace " "Elaborating entity \"Qsys_system_nios2_qsys_nios2_oci_dtrace\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_dtrace:the_Qsys_system_nios2_qsys_nios2_oci_dtrace\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_Qsys_system_nios2_qsys_nios2_oci_dtrace" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 3569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_nios2_oci_td_mode Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_dtrace:the_Qsys_system_nios2_qsys_nios2_oci_dtrace\|Qsys_system_nios2_qsys_nios2_oci_td_mode:Qsys_system_nios2_qsys_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Qsys_system_nios2_qsys_nios2_oci_td_mode\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_dtrace:the_Qsys_system_nios2_qsys_nios2_oci_dtrace\|Qsys_system_nios2_qsys_nios2_oci_td_mode:Qsys_system_nios2_qsys_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "Qsys_system_nios2_qsys_nios2_oci_trc_ctrl_td_mode" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 2267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_nios2_oci_fifo Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_fifo:the_Qsys_system_nios2_qsys_nios2_oci_fifo " "Elaborating entity \"Qsys_system_nios2_qsys_nios2_oci_fifo\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_fifo:the_Qsys_system_nios2_qsys_nios2_oci_fifo\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_Qsys_system_nios2_qsys_nios2_oci_fifo" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 3588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_nios2_oci_compute_input_tm_cnt Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_fifo:the_Qsys_system_nios2_qsys_nios2_oci_fifo\|Qsys_system_nios2_qsys_nios2_oci_compute_input_tm_cnt:the_Qsys_system_nios2_qsys_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Qsys_system_nios2_qsys_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_fifo:the_Qsys_system_nios2_qsys_nios2_oci_fifo\|Qsys_system_nios2_qsys_nios2_oci_compute_input_tm_cnt:the_Qsys_system_nios2_qsys_nios2_oci_compute_input_tm_cnt\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_Qsys_system_nios2_qsys_nios2_oci_compute_input_tm_cnt" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 2598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_nios2_oci_fifo_wrptr_inc Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_fifo:the_Qsys_system_nios2_qsys_nios2_oci_fifo\|Qsys_system_nios2_qsys_nios2_oci_fifo_wrptr_inc:the_Qsys_system_nios2_qsys_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Qsys_system_nios2_qsys_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_fifo:the_Qsys_system_nios2_qsys_nios2_oci_fifo\|Qsys_system_nios2_qsys_nios2_oci_fifo_wrptr_inc:the_Qsys_system_nios2_qsys_nios2_oci_fifo_wrptr_inc\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_Qsys_system_nios2_qsys_nios2_oci_fifo_wrptr_inc" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 2607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_nios2_oci_fifo_cnt_inc Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_fifo:the_Qsys_system_nios2_qsys_nios2_oci_fifo\|Qsys_system_nios2_qsys_nios2_oci_fifo_cnt_inc:the_Qsys_system_nios2_qsys_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Qsys_system_nios2_qsys_nios2_oci_fifo_cnt_inc\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_fifo:the_Qsys_system_nios2_qsys_nios2_oci_fifo\|Qsys_system_nios2_qsys_nios2_oci_fifo_cnt_inc:the_Qsys_system_nios2_qsys_nios2_oci_fifo_cnt_inc\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_Qsys_system_nios2_qsys_nios2_oci_fifo_cnt_inc" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 2616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_oci_test_bench Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_fifo:the_Qsys_system_nios2_qsys_nios2_oci_fifo\|Qsys_system_nios2_qsys_oci_test_bench:the_Qsys_system_nios2_qsys_oci_test_bench " "Elaborating entity \"Qsys_system_nios2_qsys_oci_test_bench\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_fifo:the_Qsys_system_nios2_qsys_nios2_oci_fifo\|Qsys_system_nios2_qsys_oci_test_bench:the_Qsys_system_nios2_qsys_oci_test_bench\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_Qsys_system_nios2_qsys_oci_test_bench" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575589 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "Qsys_system_nios2_qsys_oci_test_bench " "Entity \"Qsys_system_nios2_qsys_oci_test_bench\" contains only dangling pins" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_Qsys_system_nios2_qsys_oci_test_bench" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 2624 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1514306575590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_nios2_oci_pib Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_pib:the_Qsys_system_nios2_qsys_nios2_oci_pib " "Elaborating entity \"Qsys_system_nios2_qsys_nios2_oci_pib\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_pib:the_Qsys_system_nios2_qsys_nios2_oci_pib\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_Qsys_system_nios2_qsys_nios2_oci_pib" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 3598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_nios2_oci_im Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_im:the_Qsys_system_nios2_qsys_nios2_oci_im " "Elaborating entity \"Qsys_system_nios2_qsys_nios2_oci_im\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_nios2_oci_im:the_Qsys_system_nios2_qsys_nios2_oci_im\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_Qsys_system_nios2_qsys_nios2_oci_im" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 3619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_jtag_debug_module_wrapper Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper " "Elaborating entity \"Qsys_system_nios2_qsys_jtag_debug_module_wrapper\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 3724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_jtag_debug_module_tck Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper\|Qsys_system_nios2_qsys_jtag_debug_module_tck:the_Qsys_system_nios2_qsys_jtag_debug_module_tck " "Elaborating entity \"Qsys_system_nios2_qsys_jtag_debug_module_tck\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper\|Qsys_system_nios2_qsys_jtag_debug_module_tck:the_Qsys_system_nios2_qsys_jtag_debug_module_tck\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_jtag_debug_module_wrapper.v" "the_Qsys_system_nios2_qsys_jtag_debug_module_tck" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_qsys_jtag_debug_module_sysclk Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper\|Qsys_system_nios2_qsys_jtag_debug_module_sysclk:the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk " "Elaborating entity \"Qsys_system_nios2_qsys_jtag_debug_module_sysclk\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper\|Qsys_system_nios2_qsys_jtag_debug_module_sysclk:the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_jtag_debug_module_wrapper.v" "the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_qsys_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_qsys_jtag_debug_module_phy\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_jtag_debug_module_wrapper.v" "Qsys_system_nios2_qsys_jtag_debug_module_phy" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_qsys_jtag_debug_module_phy\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306575791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_qsys_jtag_debug_module_phy " "Instantiated megafunction \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_qsys_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575791 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514306575791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575794 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci\|Qsys_system_nios2_qsys_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_qsys_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_onchip_ram Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram " "Elaborating entity \"Qsys_system_onchip_ram\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "onchip_ram" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "the_altsyncram" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306575843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Qsys_system_onchip_ram.hex " "Parameter \"init_file\" = \"Qsys_system_onchip_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2560 " "Parameter \"maximum_depth\" = \"2560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2560 " "Parameter \"numwords_a\" = \"2560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575843 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514306575843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_81d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_81d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_81d1 " "Found entity 1: altsyncram_81d1" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306575900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306575900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_81d1 Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated " "Elaborating entity \"altsyncram_81d1\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306575901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_jtag_uart Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart " "Elaborating entity \"Qsys_system_jtag_uart\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "jtag_uart" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_jtag_uart_scfifo_w Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w " "Elaborating entity \"Qsys_system_jtag_uart_scfifo_w\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "the_Qsys_system_jtag_uart_scfifo_w" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "wfifo" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306576134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576134 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514306576134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "F:/Pov_Led_FPGA/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306576188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306576188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "F:/Pov_Led_FPGA/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306576208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306576208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "F:/Pov_Led_FPGA/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "F:/Pov_Led_FPGA/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306576339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306576339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "F:/Pov_Led_FPGA/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "F:/Pov_Led_FPGA/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306576401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306576401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "F:/Pov_Led_FPGA/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "F:/Pov_Led_FPGA/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306576463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306576463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "F:/Pov_Led_FPGA/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306576535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306576535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "F:/Pov_Led_FPGA/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "F:/Pov_Led_FPGA/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306576636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306576636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "F:/Pov_Led_FPGA/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_jtag_uart_scfifo_r Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_r:the_Qsys_system_jtag_uart_scfifo_r " "Elaborating entity \"Qsys_system_jtag_uart_scfifo_r\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_r:the_Qsys_system_jtag_uart_scfifo_r\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "the_Qsys_system_jtag_uart_scfifo_r" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "Qsys_system_jtag_uart_alt_jtag_atlantic" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306576779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"Qsys_system:Qsys_system_Init\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576779 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514306576779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_sysid_qsys Qsys_system:Qsys_system_Init\|Qsys_system_sysid_qsys:sysid_qsys " "Elaborating entity \"Qsys_system_sysid_qsys\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_sysid_qsys:sysid_qsys\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "sysid_qsys" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_Hal249 Qsys_system:Qsys_system_Init\|Qsys_system_Hal249:hal249 " "Elaborating entity \"Qsys_system_Hal249\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_Hal249:hal249\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "hal249" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_epcs_flash Qsys_system:Qsys_system_Init\|Qsys_system_epcs_flash:epcs_flash " "Elaborating entity \"Qsys_system_epcs_flash\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_epcs_flash:epcs_flash\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "epcs_flash" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_epcs_flash_sub Qsys_system:Qsys_system_Init\|Qsys_system_epcs_flash:epcs_flash\|Qsys_system_epcs_flash_sub:the_Qsys_system_epcs_flash_sub " "Elaborating entity \"Qsys_system_epcs_flash_sub\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_epcs_flash:epcs_flash\|Qsys_system_epcs_flash_sub:the_Qsys_system_epcs_flash_sub\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_epcs_flash.v" "the_Qsys_system_epcs_flash_sub" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_epcs_flash.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:Qsys_system_Init\|Qsys_system_epcs_flash:epcs_flash\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_epcs_flash:epcs_flash\|altsyncram:the_boot_copier_rom\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_epcs_flash.v" "the_boot_copier_rom" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_epcs_flash.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:Qsys_system_Init\|Qsys_system_epcs_flash:epcs_flash\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_epcs_flash:epcs_flash\|altsyncram:the_boot_copier_rom\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_epcs_flash.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_epcs_flash.v" 549 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306576879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:Qsys_system_Init\|Qsys_system_epcs_flash:epcs_flash\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"Qsys_system:Qsys_system_Init\|Qsys_system_epcs_flash:epcs_flash\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Qsys_system_epcs_flash_boot_rom.hex " "Parameter \"init_file\" = \"Qsys_system_epcs_flash_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576879 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_epcs_flash.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_epcs_flash.v" 549 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514306576879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_me51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_me51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_me51 " "Found entity 1: altsyncram_me51" {  } { { "db/altsyncram_me51.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_me51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306576934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306576934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_me51 Qsys_system:Qsys_system_Init\|Qsys_system_epcs_flash:epcs_flash\|altsyncram:the_boot_copier_rom\|altsyncram_me51:auto_generated " "Elaborating entity \"altsyncram_me51\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_epcs_flash:epcs_flash\|altsyncram:the_boot_copier_rom\|altsyncram_me51:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306576935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led Qsys_system:Qsys_system_Init\|led:led " "Elaborating entity \"led\" for hierarchy \"Qsys_system:Qsys_system_Init\|led:led\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "led" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_logic Qsys_system:Qsys_system_Init\|led:led\|led_logic:led_logic_init " "Elaborating entity \"led_logic\" for hierarchy \"Qsys_system:Qsys_system_Init\|led:led\|led_logic:led_logic_init\"" {  } { { "Qsys_system/synthesis/submodules/led.v" "led_logic_init" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/led.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_register Qsys_system:Qsys_system_Init\|led:led\|led_register:led_register_init " "Elaborating entity \"led_register\" for hierarchy \"Qsys_system:Qsys_system_Init\|led:led\|led_register:led_register_init\"" {  } { { "Qsys_system/synthesis/submodules/led.v" "led_register_init" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/led.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my9262 Qsys_system:Qsys_system_Init\|my9262:my9262 " "Elaborating entity \"my9262\" for hierarchy \"Qsys_system:Qsys_system_Init\|my9262:my9262\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "my9262" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my9262_logic Qsys_system:Qsys_system_Init\|my9262:my9262\|my9262_logic:my9262_logic_init " "Elaborating entity \"my9262_logic\" for hierarchy \"Qsys_system:Qsys_system_Init\|my9262:my9262\|my9262_logic:my9262_logic_init\"" {  } { { "Qsys_system/synthesis/submodules/my9262.v" "my9262_logic_init" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/my9262.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577092 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "my9262_Dclk_N my9262_logic.v(425) " "Verilog HDL Always Construct warning at my9262_logic.v(425): inferring latch(es) for variable \"my9262_Dclk_N\", which holds its previous value in one or more paths through the always construct" {  } { { "Qsys_system/synthesis/submodules/my9262_logic.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/my9262_logic.v" 425 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1514306577096 "|Pov_Led_FPGA|Qsys_system:Qsys_system_Init|my9262:my9262|my9262_logic:my9262_logic_init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my9262_Dclk_N my9262_logic.v(432) " "Inferred latch for \"my9262_Dclk_N\" at my9262_logic.v(432)" {  } { { "Qsys_system/synthesis/submodules/my9262_logic.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/my9262_logic.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514306577099 "|Pov_Led_FPGA|Qsys_system:Qsys_system_Init|my9262:my9262|my9262_logic:my9262_logic_init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my9262_register Qsys_system:Qsys_system_Init\|my9262:my9262\|my9262_register:my9262_register_init " "Elaborating entity \"my9262_register\" for hierarchy \"Qsys_system:Qsys_system_Init\|my9262:my9262\|my9262_register:my9262_register_init\"" {  } { { "Qsys_system/synthesis/submodules/my9262.v" "my9262_register_init" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/my9262.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0 Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Qsys_system_mm_interconnect_0\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "mm_interconnect_0" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "nios2_qsys_instruction_master_translator" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "nios2_qsys_data_master_translator" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "nios2_qsys_jtag_debug_module_translator" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_epcs_control_port_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "epcs_flash_epcs_control_port_translator" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hal249_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hal249_s1_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "hal249_s1_translator" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_avalon_slave_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "led_avalon_slave_translator" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 1194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "nios2_qsys_data_master_translator_avalon_universal_master_0_agent" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 1424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 1507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_addr_router Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"Qsys_system_mm_interconnect_0_addr_router\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_addr_router:addr_router\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "addr_router" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_addr_router_default_decode Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_addr_router:addr_router\|Qsys_system_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"Qsys_system_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_addr_router:addr_router\|Qsys_system_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_addr_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_addr_router_001 Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"Qsys_system_mm_interconnect_0_addr_router_001\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "addr_router_001" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_addr_router_001_default_decode Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_addr_router_001:addr_router_001\|Qsys_system_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"Qsys_system_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_addr_router_001:addr_router_001\|Qsys_system_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_addr_router_001.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_id_router Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_id_router:id_router " "Elaborating entity \"Qsys_system_mm_interconnect_0_id_router\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_id_router:id_router\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "id_router" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306577993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_id_router_default_decode Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_id_router:id_router\|Qsys_system_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"Qsys_system_mm_interconnect_0_id_router_default_decode\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_id_router:id_router\|Qsys_system_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306578007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_id_router_003 Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_id_router_003:id_router_003 " "Elaborating entity \"Qsys_system_mm_interconnect_0_id_router_003\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_id_router_003:id_router_003\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "id_router_003" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306578026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_id_router_003_default_decode Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_id_router_003:id_router_003\|Qsys_system_mm_interconnect_0_id_router_003_default_decode:the_default_decode " "Elaborating entity \"Qsys_system_mm_interconnect_0_id_router_003_default_decode\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_id_router_003:id_router_003\|Qsys_system_mm_interconnect_0_id_router_003_default_decode:the_default_decode\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_id_router_003.sv" "the_default_decode" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306578040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "limiter" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306578061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_cmd_xbar_demux Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"Qsys_system_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "cmd_xbar_demux" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306578083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_cmd_xbar_demux_001 Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"Qsys_system_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306578099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_cmd_xbar_mux Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"Qsys_system_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "cmd_xbar_mux" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306578123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306578165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306578177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_cmd_xbar_mux_003 Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"Qsys_system_mm_interconnect_0_cmd_xbar_mux_003\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "cmd_xbar_mux_003" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306578196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_rsp_xbar_demux Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"Qsys_system_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "rsp_xbar_demux" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306578214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_rsp_xbar_demux_003 Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"Qsys_system_mm_interconnect_0_rsp_xbar_demux_003\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "rsp_xbar_demux_003" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 3000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306578231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_rsp_xbar_mux Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"Qsys_system_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "rsp_xbar_mux" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 3097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306578253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306578277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306578387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_rsp_xbar_mux_001 Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"Qsys_system_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 3156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306578406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_xbar_mux_001.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306578447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306578462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_irq_mapper Qsys_system:Qsys_system_Init\|Qsys_system_irq_mapper:irq_mapper " "Elaborating entity \"Qsys_system_irq_mapper\" for hierarchy \"Qsys_system:Qsys_system_Init\|Qsys_system_irq_mapper:irq_mapper\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "irq_mapper" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306578474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Qsys_system:Qsys_system_Init\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Qsys_system:Qsys_system_Init\|altera_reset_controller:rst_controller\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "rst_controller" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306578488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Qsys_system:Qsys_system_Init\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Qsys_system:Qsys_system_Init\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Qsys_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306578501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Qsys_system:Qsys_system_Init\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Qsys_system:Qsys_system_Init\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Qsys_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306578510 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Qsys_system_nios2_qsys_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Qsys_system_nios2_qsys_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "the_Qsys_system_nios2_qsys_nios2_oci_itrace" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 3554 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1514306579692 "|Pov_Led_FPGA|Qsys_system:Qsys_system_Init|Qsys_system_nios2_qsys:nios2_qsys|Qsys_system_nios2_qsys_nios2_oci:the_Qsys_system_nios2_qsys_nios2_oci|Qsys_system_nios2_qsys_nios2_oci_itrace:the_Qsys_system_nios2_qsys_nios2_oci_itrace"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Add17\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "Add17" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 8687 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306584422 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306584422 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306584422 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1514306584422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|lpm_add_sub:Add17 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|lpm_add_sub:Add17\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 8687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306584469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|lpm_add_sub:Add17 " "Instantiated megafunction \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|lpm_add_sub:Add17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306584469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306584469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306584469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306584469 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 8687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514306584469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "F:/Pov_Led_FPGA/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306584522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306584522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306584571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306584571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306584571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306584571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306584571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306584571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306584571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306584571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306584571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306584571 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514306584571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "F:/Pov_Led_FPGA/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306584621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306584621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306584653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"Qsys_system:Qsys_system_Init\|Qsys_system_nios2_qsys:nios2_qsys\|Qsys_system_nios2_qsys_mult_cell:the_Qsys_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306584653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306584653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306584653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306584653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306584653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306584653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306584653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306584653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306584653 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514306584653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "F:/Pov_Led_FPGA/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306584706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306584706 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a3 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a5 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a1 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a2 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a4 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a27 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a28 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a29 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 705 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a30 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a31 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a0 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a22 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a23 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a24 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 590 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a25 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 613 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a26 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a15 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a14 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 360 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a16 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a12 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a13 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a11 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 291 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a19 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a20 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a21 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a6 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a8 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 222 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a7 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a9 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a10 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 268 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a17 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a18 " "RAM block slice \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v" 127 0 0 } } { "Pov_Led_FPGA.v" "" { Text "F:/Pov_Led_FPGA/Pov_Led_FPGA.v" 60 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585102 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Quartus II" 0 -1 1514306585102 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Quartus II" 0 -1 1514306585102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"Qsys_system:Qsys_system_Init\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_81d1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2560 " "Parameter \"NUMWORDS_A\" = \"2560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Qsys_system_onchip_ram.hex " "Parameter \"INIT_FILE\" = \"Qsys_system_onchip_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514306585141 ""}  } { { "db/altsyncram_81d1.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514306585141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_43d3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_43d3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_43d3 " "Found entity 1: altsyncram_43d3" {  } { { "db/altsyncram_43d3.tdf" "" { Text "F:/Pov_Led_FPGA/db/altsyncram_43d3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306585208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306585208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "F:/Pov_Led_FPGA/db/decode_lsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306585475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306585475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "F:/Pov_Led_FPGA/db/mux_iob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514306585538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514306585538 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1514306586165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Qsys_system:Qsys_system_Init\|my9262:my9262\|my9262_logic:my9262_logic_init\|my9262_Dclk_N " "Latch Qsys_system:Qsys_system_Init\|my9262:my9262\|my9262_logic:my9262_logic_init\|my9262_Dclk_N has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Qsys_system:Qsys_system_Init\|my9262:my9262\|my9262_logic:my9262_logic_init\|my9262_Dclk " "Ports D and ENA on the latch are fed by the same signal Qsys_system:Qsys_system_Init\|my9262:my9262\|my9262_logic:my9262_logic_init\|my9262_Dclk" {  } { { "Qsys_system/synthesis/submodules/my9262_logic.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/my9262_logic.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1514306586293 ""}  } { { "Qsys_system/synthesis/submodules/my9262_logic.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/my9262_logic.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1514306586293 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_epcs_flash.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_epcs_flash.v" 242 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_epcs_flash.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_epcs_flash.v" 131 -1 0 } } { "Qsys_system/synthesis/submodules/led_logic.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/led_logic.v" 12 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_epcs_flash.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_epcs_flash.v" 252 -1 0 } } { "Qsys_system/synthesis/submodules/led_register.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/led_register.v" 13 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 5592 -1 0 } } { "Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 6004 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 393 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 6036 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v" 1010 -1 0 } } { "Qsys_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1514306586319 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1514306586319 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306588484 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "45 " "45 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1514306590513 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1514306590635 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1514306590635 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514306590694 "|Pov_Led_FPGA|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1514306590694 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306590786 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Pov_Led_FPGA/output_files/Pov_Led_FPGA.map.smsg " "Generated suppressed messages file F:/Pov_Led_FPGA/output_files/Pov_Led_FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1514306591175 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1514306592083 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514306592083 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4618 " "Implemented 4618 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1514306592699 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1514306592699 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4239 " "Implemented 4239 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1514306592699 ""} { "Info" "ICUT_CUT_TM_RAMS" "357 " "Implemented 357 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1514306592699 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1514306592699 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1514306592699 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1514306592699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1514306592806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 00:43:12 2017 " "Processing ended: Wed Dec 27 00:43:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1514306592806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1514306592806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1514306592806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1514306592806 ""}
