<div align="center">
  <img src="https://capsule-render.vercel.app/api?type=waving&height=260&color=0:0F2027,100:203A43&text=Awais%20Asghar&fontSize=70&fontAlignY=52&fontColor=ffffff&desc=AI%20Accelerators%20and%20Embedded%20AI&descSize=26&descAlignY=78" />
</div>

<div align="center">
  <img src="https://github-profile-summary-cards.vercel.app/api/cards/profile-details?username=Awais-Asghar&theme=github_dark" width="90%" />
</div>

---

## Profile Summary
[![Profile Summary for GitHub](https://img.shields.io/badge/Profile%20Summary-Click%20Here-orange?style=flat-square)](https://profile-summary-for-github.com/user/Awais-Asghar) 

<p align="center">
Electrical Engineering undergraduate at NUST focused on AI accelerators, FPGA and RTL design, embedded AI systems, and computer vision.  
Strong interest in hardware software co-design and real-time ML deployment on edge platforms.
</p>

---

## Education
<div align="center">

| Degree | Institution | GPA |
|------|------------|-----|
| Bachelor of Engineering Electrical | NUST Islamabad | 3.58 / 4.00 |

</div>

<p align="center">
Senior Design Thesis  
ML based Hardware Accelerator for Real Time Image Segmentation on FPGA
</p>

---

## Research Interests
<div align="center">

AI Accelerators  
FPGA and RTL Design  
Embedded AI Systems  
Computer Vision Acceleration  
Hardware Software Co-Design  

</div>

---

## Selected Projects
<div align="center">

<img src="https://github-readme-stats.vercel.app/api/pin/?username=Awais-Asghar&repo=ML-FPGA-Accelerator&theme=github-dark&hide_border=true" width="45%" />
<img src="https://github-readme-stats.vercel.app/api/pin/?username=Awais-Asghar&repo=Lightweight-UNet&theme=github-dark&hide_border=true" width="45%" />

</div>

<p align="center">
ML based FPGA accelerator for real-time image segmentation, lightweight U-Net for autonomous driving, classical computer vision pipelines on edge devices, and RTOS-based embedded systems.
</p>

---

## Technical Stack

### Programming Languages
<div align="center">
<img src="https://img.shields.io/badge/C-00599C?style=for-the-badge" />
<img src="https://img.shields.io/badge/C++-004482?style=for-the-badge" />
<img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge" />
<img src="https://img.shields.io/badge/CUDA-76B900?style=for-the-badge" />
<img src="https://img.shields.io/badge/SystemVerilog-222222?style=for-the-badge" />
<img src="https://img.shields.io/badge/Verilog-222222?style=for-the-badge" />
</div>

### FPGA and Embedded Systems
<div align="center">
<img src="https://img.shields.io/badge/Zybo_Z7--20-ED1C24?style=for-the-badge" />
<img src="https://img.shields.io/badge/DE1--SoC-003A8F?style=for-the-badge" />
<img src="https://img.shields.io/badge/Vivado-EE0000?style=for-the-badge" />
<img src="https://img.shields.io/badge/Quartus-0071C5?style=for-the-badge" />
<img src="https://img.shields.io/badge/FreeRTOS-0A7CFF?style=for-the-badge" />
</div>

### AI and Machine Learning
<div align="center">
<img src="https://img.shields.io/badge/PyTorch-EE4C2C?style=for-the-badge" />
<img src="https://img.shields.io/badge/TensorFlow-FF6F00?style=for-the-badge" />
<img src="https://img.shields.io/badge/OpenCV-5C3EE8?style=for-the-badge" />
<img src="https://img.shields.io/badge/Scikit--Learn-F7931E?style=for-the-badge" />
</div>

---

## GitHub Activity
<div align="center">
  <img src="https://github-readme-activity-graph.vercel.app/graph?username=Awais-Asghar&theme=github-dark&area=true&hide_border=true" width="100%" />
</div>

<div align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Awais-Asghar&show_icons=true&theme=github_dark&hide_border=true" width="48%" />
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=Awais-Asghar&theme=dark&hide_border=true" width="48%" />
</div>


<div align="center">

![Awais's GitHub Stats](https://github-readme-stats.vercel.app/api?username=Awais-Asghar&show_icons=true&theme=radical&count_private=true&hide_border=true)

![GitHub Streak](https://streak-stats.demolab.com?user=Awais-Asghar&theme=radical&hide_border=true)

![Top Languages](https://github-readme-stats.vercel.app/api/top-langs/?username=Awais-Asghar&layout=compact&theme=radical&hide_border=true&langs_count=8)

[![Profile Summary](https://img.shields.io/badge/ðŸ“Š-GitHub_Profile_Summary-FF6B6B?style=for-the-badge)](https://profile-summary-for-github.com/user/Awais-Asghar)

</div>
---

## Contact
<div align="center">

Email: aasghar.bee22seecs@seecs.edu.pk  
LinkedIn: https://linkedin.com/in/awais--asghar  
GitHub: https://github.com/Awais-Asghar  

</div>

---

<p align="center">
Built for research, FPGA design, and graduate opportunities
</p>
