==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 14ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200t-sbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 14 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline kp_502_15/Loop 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 16 kp_502_15/Loop 
INFO: [HLS 200-1510] Running: set_directive_top -name kp_502_15 kp_502_15 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_15 a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_15 r 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_15 b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_15 c 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_15 x 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 864.922 MB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_15.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.818 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'Loop' (./source/kp_502_15.cpp:8:7) in function 'kp_502_15' completely with a factor of 16 (./source/kp_502_15.cpp:5:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'Loop' (./source/kp_502_15.cpp:8:7) in function 'kp_502_15' has been removed because the loop is unrolled completely (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'r': Complete partitioning on dimension 1. (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'a': Complete partitioning on dimension 1. (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Complete partitioning on dimension 1. (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'c': Complete partitioning on dimension 1. (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'x': Complete partitioning on dimension 1. (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.116 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_15' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_15' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.519 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.104 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 1.077 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_15.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_15.
INFO: [HLS 200-789] **** Estimated Fmax: 84.57 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.504 seconds; current allocated memory: 249.172 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 0 seconds. Total elapsed time: 8.491 seconds; peak allocated memory: 1.077 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 14ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200t-sbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 14 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline kp_502_15/Loop 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 16 kp_502_15/Loop 
INFO: [HLS 200-1510] Running: set_directive_top -name kp_502_15 kp_502_15 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_15 a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_15 r 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_15 b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_15 c 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_15 x 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 870.230 MB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_15.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.016 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'Loop' (./source/kp_502_15.cpp:8:7) in function 'kp_502_15' partially with a factor of 16 (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'r': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'a': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'c': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'x': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.004 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_15' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.383 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_15' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kp_502_15' pipeline 'Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kp_502_15' is 12303 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.782 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.836 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.917 seconds; current allocated memory: 1.077 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_15.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_15.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 84.57 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 11.017 seconds; current allocated memory: 244.277 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.083 seconds; peak allocated memory: 1.077 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 14ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200t-sbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 14 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline kp_502_15/Loop 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 16 kp_502_15/Loop 
INFO: [HLS 200-1510] Running: set_directive_top -name kp_502_15 kp_502_15 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_15 a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_15 r 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_15 b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_15 c 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_15 x 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 861.340 MB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_15.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.897 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'Loop' (./source/kp_502_15.cpp:8:7) in function 'kp_502_15' partially with a factor of 16 (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'r': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'a': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'c': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'x': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.612 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_15' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_15' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kp_502_15' pipeline 'Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kp_502_15' is 12303 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.705 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.786 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.892 seconds; current allocated memory: 1.077 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_15.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_15.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 84.57 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 10.369 seconds; current allocated memory: 252.332 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.495 seconds; peak allocated memory: 1.077 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 14ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200t-sbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 14 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline kp_502_15/Loop 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 16 kp_502_15/Loop 
INFO: [HLS 200-1510] Running: set_directive_top -name kp_502_15 kp_502_15 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_15 a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_15 r 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_15 b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_15 c 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_15 x 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 869.246 MB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_15.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.725 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'Loop' (./source/kp_502_15.cpp:8:7) in function 'kp_502_15' partially with a factor of 16 (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'r': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'a': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'c': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'x': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.538 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_15' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.805 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_15' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kp_502_15' pipeline 'Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kp_502_15' is 12303 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.742 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.888 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.995 seconds; current allocated memory: 1.077 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_15.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_15.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 84.57 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 10.498 seconds; current allocated memory: 245.848 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.565 seconds; peak allocated memory: 1.077 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 14ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200t-sbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 14 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline kp_502_15/Loop 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 16 kp_502_15/Loop 
INFO: [HLS 200-1510] Running: set_directive_top -name kp_502_15 kp_502_15 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_15 a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_15 r 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_15 b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_15 c 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_15 x 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 873.266 MB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_15.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.821 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'Loop' (./source/kp_502_15.cpp:8:7) in function 'kp_502_15' partially with a factor of 16 (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'r': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'a': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'c': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'x': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_15.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.366 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_15' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.781 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/r_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/a_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/b_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/c_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_15/x_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_15' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kp_502_15' pipeline 'Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kp_502_15' is 12303 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.717 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.83 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.947 seconds; current allocated memory: 1.077 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_15.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_15.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 84.57 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 10.209 seconds; current allocated memory: 240.828 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.256 seconds; peak allocated memory: 1.077 GB.
