Drill report for /home/brankob/Desktop/svn/lms8001/PCB/FrontEnd_5G/FrontEnd_5G_1v0/KiCad_Design_files/FrontEnd_5G.kicad_pcb
Created on Mon 30 May 2022 11:29:42 AM CEST

Copper Layer Stackup:
    =============================================================
    L1 :  F.RO                      front
    L2 :  B.RO                      inner1
    L3 :  F.FR4                     inner2
    L4 :  B.FR4                     inner3
    L5 :  F2.RO                     inner4
    L6 :  B2.RO                     back


Drill file 'FrontEnd_5G.drl' contains
    plated through holes:
    =============================================================
    T1  0.15mm  0.006"  (893 holes)
    T2  0.20mm  0.008"  (5557 holes)
    T3  0.30mm  0.012"  (4 holes)
    T4  0.40mm  0.016"  (6 holes)
    T5  1.00mm  0.039"  (28 holes)
    T6  1.02mm  0.040"  (9 holes)
    T7  2.00mm  0.079"  (2 holes)
    T8  2.10mm  0.083"  (6 holes)
    T9  3.00mm  0.118"  (8 holes)

    Total plated holes count 6513


Drill file 'FrontEnd_5G-front-inner3.drl' contains
    holes connecting layer pair: 'F.RO and B.FR4' (blind vias):
    =============================================================
    T1  0.15mm  0.006"  (644 holes)
    T2  0.20mm  0.008"  (1 hole)

    Total plated holes count 645


Drill file 'FrontEnd_5G-NPTH.drl' contains
    unplated through holes:
    =============================================================

    Total unplated holes count 0
