
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.10-p004_1, built Tue May 18 11:58:29 PDT 2021
Options:	
Date:		Thu Apr 24 18:48:29 2025
Host:		ieng6-ece-08.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_pwr_net vdd
<CMD> set init_gnd_net gnd
<CMD> set init_verilog ../../desdir/netlist/aes_cipher_top_0_obf.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell aes_cipher_top_0_obf
<CMD> set init_lef_file ../../libdir/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file ../../libdir/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Thu Apr 24 18:49:20 2025
viaInitial ends at Thu Apr 24 18:49:20 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

Reading WC_LIB timing library '/home/linux/ieng6/cs241asp25/public/data/libraries/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/cs241asp25/public/data/libraries/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=28.0M, fe_cpu=0.47min, fe_real=0.90min, fe_mem=876.5M) ***
#% Begin Load netlist data ... (date=04/24 18:49:23, mem=645.8M)
*** Begin netlist parsing (mem=876.5M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../desdir/netlist/aes_cipher_top_0_obf.v'

*** Memory Usage v#1 (Current mem = 876.492M, initial mem = 316.801M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=876.5M) ***
#% End Load netlist data ... (date=04/24 18:49:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=664.5M, current mem=664.5M)
Set top cell to aes_cipher_top_0_obf.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell aes_cipher_top_0_obf ...
*** Netlist is unique.
** info: there are 1680 modules.
** info: there are 15081 stdCell insts.

*** Memory Usage v#1 (Current mem = 946.918M, initial mem = 316.801M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File ../../libdir/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File ../../libdir/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '../../libdir/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../libdir/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../desdir/constraints/aes_cipher_top_0_obf.sdc' ...
Current (total cpu=0:00:29.5, real=0:00:56.0, peak res=969.6M, current mem=969.6M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=989.3M, current mem=989.3M)
Current (total cpu=0:00:29.6, real=0:00:56.0, peak res=989.3M, current mem=989.3M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
*** Message Summary: 1633 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> createPlaceBlockage -box {10 90 40 170}
<CMD> createPlaceBlockage -box {45 90 75 170}
<CMD> createPlaceBlockage -box {185 90 215 170}
<CMD> createPlaceBlockage -box {220 90 250 170}
<CMD> setObjFPlanBox Module u0 78.4 85.609 181.4 173.809
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=04/24 18:49:25, mem=1017.0M)
% Begin Save ccopt configuration ... (date=04/24 18:49:25, mem=1017.1M)
% End Save ccopt configuration ... (date=04/24 18:49:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1017.9M, current mem=1017.9M)
% Begin Save netlist data ... (date=04/24 18:49:25, mem=1017.9M)
Writing Binary DB to floorplan.enc.dat/aes_cipher_top_0_obf.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/24 18:49:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=1019.7M, current mem=1018.4M)
Saving symbol-table file ...
Saving congestion map file floorplan.enc.dat/aes_cipher_top_0_obf.route.congmap.gz ...
% Begin Save AAE data ... (date=04/24 18:49:25, mem=1019.2M)
Saving AAE Data ...
% End Save AAE data ... (date=04/24 18:49:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1019.2M, current mem=1019.2M)
Saving preference file floorplan.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/24 18:49:26, mem=1021.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/24 18:49:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=1021.9M, current mem=1021.9M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/24 18:49:26, mem=1022.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/24 18:49:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1022.1M, current mem=1022.1M)
% Begin Save routing data ... (date=04/24 18:49:26, mem=1022.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1246.1M) ***
% End Save routing data ... (date=04/24 18:49:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=1022.3M, current mem=1022.3M)
Saving property file floorplan.enc.dat/aes_cipher_top_0_obf.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1249.1M) ***
% Begin Save power constraints data ... (date=04/24 18:49:26, mem=1022.9M)
% End Save power constraints data ... (date=04/24 18:49:26, total cpu=0:00:00.0, real=0:00:01.0, peak res=1023.0M, current mem=1023.0M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat
#% End save design ... (date=04/24 18:49:27, total cpu=0:00:01.1, real=0:00:02.0, peak res=1053.6M, current mem=1025.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
**INFO: User settings:
setDesignMode -process                   65
setExtractRCMode -coupling_c_th          0.1
setExtractRCMode -relative_c_th          1
setExtractRCMode -total_c_th             0
setDelayCalMode -engine                  aae
setOptMode -effort                       high
setOptMode -fixFanoutLoad                true
setOptMode -leakageToDynamicRatio        0.5
setOptMode -powerEffort                  high
setOptMode -restruct                     true
setOptMode -verbose                      true
setPlaceMode -place_global_cong_effort   medium
setPlaceMode -place_global_reorder_scan  false
setPlaceMode -timingDriven               true
setAnalysisMode -analysisType            bcwc

*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:31.1/0:00:55.2 (0.6), mem = 1278.4M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
Estimated cell power/ground rail width = 0.225 um
*** GlobalPlace #1 [begin] : totSession cpu/real = 0:00:31.4/0:00:55.4 (0.6), mem = 1290.1M
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 369 instances (buffers/inverters) removed
*       :      1 instance  of type 'INVD6' removed
*       :      1 instance  of type 'INVD4' removed
*       :      9 instances of type 'INVD2' removed
*       :    117 instances of type 'INVD1' removed
*       :    161 instances of type 'INVD0' removed
*       :     29 instances of type 'CKND2' removed
*       :      3 instances of type 'CKBD4' removed
*       :     20 instances of type 'CKBD1' removed
*       :      1 instance  of type 'BUFFD8' removed
*       :      2 instances of type 'BUFFD4' removed
*       :     15 instances of type 'BUFFD2' removed
*       :      1 instance  of type 'BUFFD16' removed
*       :      8 instances of type 'BUFFD1' removed
*       :      1 instance  of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:01.0) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    gnd
           0.9V	    vdd
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


clk(847.458MHz) 
Starting Levelizing
2025-Apr-24 18:49:30 (2025-Apr-25 01:49:30 GMT)
2025-Apr-24 18:49:30 (2025-Apr-25 01:49:30 GMT): 10%
2025-Apr-24 18:49:30 (2025-Apr-25 01:49:30 GMT): 20%
2025-Apr-24 18:49:30 (2025-Apr-25 01:49:30 GMT): 30%
2025-Apr-24 18:49:31 (2025-Apr-25 01:49:31 GMT): 40%
2025-Apr-24 18:49:31 (2025-Apr-25 01:49:31 GMT): 50%
2025-Apr-24 18:49:31 (2025-Apr-25 01:49:31 GMT): 60%
2025-Apr-24 18:49:31 (2025-Apr-25 01:49:31 GMT): 70%
2025-Apr-24 18:49:31 (2025-Apr-25 01:49:31 GMT): 80%
2025-Apr-24 18:49:31 (2025-Apr-25 01:49:31 GMT): 90%

Finished Levelizing
2025-Apr-24 18:49:31 (2025-Apr-25 01:49:31 GMT)

Starting Activity Propagation
2025-Apr-24 18:49:31 (2025-Apr-25 01:49:31 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Apr-24 18:49:31 (2025-Apr-25 01:49:31 GMT): 10%
2025-Apr-24 18:49:31 (2025-Apr-25 01:49:31 GMT): 20%
2025-Apr-24 18:49:31 (2025-Apr-25 01:49:31 GMT): 30%

Finished Activity Propagation
2025-Apr-24 18:49:31 (2025-Apr-25 01:49:31 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
No user-set net weight.
Net fanout histogram:
2		: 8586 (56.3%) nets
3		: 2629 (17.2%) nets
4     -	14	: 3988 (26.1%) nets
15    -	39	: 44 (0.3%) nets
40    -	79	: 1 (0.0%) nets
80    -	159	: 1 (0.0%) nets
160   -	319	: 1 (0.0%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=14824 (0 fixed + 14824 movable) #buf cell=0 #inv cell=2793 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=15251 #term=49892 #term/net=3.27, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=493
stdCell: 14824 single + 0 double + 0 multi
Total standard cell length = 17.3150 (mm), area = 0.0312 (mm^2)
Average module density = 0.585.
Density for the design = 0.585.
       = stdcell_area 86575 sites (31167 um^2) / alloc_area 147896 sites (53243 um^2).
Pin Density = 0.2849.
            = total # of pins 49892 / total area 175140.

=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.517e-09 (1.65e-09 8.62e-10)
              Est.  stn bbox = 2.703e-09 (1.77e-09 9.31e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1275.2M
Iteration  2: Total net bbox = 2.517e-09 (1.65e-09 8.62e-10)
              Est.  stn bbox = 2.703e-09 (1.77e-09 9.31e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1275.2M
*** Finished SKP initialization (cpu=0:00:05.8, real=0:00:05.0)***
Iteration  3: Total net bbox = 1.613e+03 (9.23e+02 6.90e+02)
              Est.  stn bbox = 1.860e+03 (1.06e+03 7.99e+02)
              cpu = 0:00:07.0 real = 0:00:07.0 mem = 1408.3M
Iteration  4: Total net bbox = 1.042e+05 (5.01e+04 5.41e+04)
              Est.  stn bbox = 1.229e+05 (5.85e+04 6.44e+04)
              cpu = 0:00:07.2 real = 0:00:07.0 mem = 1443.3M
Iteration  5: Total net bbox = 1.042e+05 (5.01e+04 5.41e+04)
              Est.  stn bbox = 1.229e+05 (5.85e+04 6.44e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1443.3M
Iteration  6: Total net bbox = 2.123e+05 (1.05e+05 1.07e+05)
              Est.  stn bbox = 2.420e+05 (1.19e+05 1.23e+05)
              cpu = 0:00:19.2 real = 0:00:19.0 mem = 1412.3M
Iteration  7: Total net bbox = 3.507e+05 (1.77e+05 1.74e+05)
              Est.  stn bbox = 3.851e+05 (1.93e+05 1.92e+05)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1412.3M
Iteration  8: Total net bbox = 3.507e+05 (1.77e+05 1.74e+05)
              Est.  stn bbox = 3.851e+05 (1.93e+05 1.92e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1412.3M
Iteration  9: Total net bbox = 3.577e+05 (1.77e+05 1.80e+05)
              Est.  stn bbox = 3.925e+05 (1.94e+05 1.99e+05)
              cpu = 0:00:20.7 real = 0:00:20.0 mem = 1405.3M
Iteration 10: Total net bbox = 3.577e+05 (1.77e+05 1.80e+05)
              Est.  stn bbox = 3.925e+05 (1.94e+05 1.99e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1405.3M
Iteration 11: Total net bbox = 3.560e+05 (1.76e+05 1.80e+05)
              Est.  stn bbox = 3.910e+05 (1.93e+05 1.98e+05)
              cpu = 0:00:12.9 real = 0:00:13.0 mem = 1405.3M
Iteration 12: Total net bbox = 3.560e+05 (1.76e+05 1.80e+05)
              Est.  stn bbox = 3.910e+05 (1.93e+05 1.98e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1405.3M
Iteration 13: Total net bbox = 3.342e+05 (1.61e+05 1.73e+05)
              Est.  stn bbox = 3.667e+05 (1.76e+05 1.91e+05)
              cpu = 0:00:27.6 real = 0:00:28.0 mem = 1406.5M
Iteration 14: Total net bbox = 3.342e+05 (1.61e+05 1.73e+05)
              Est.  stn bbox = 3.667e+05 (1.76e+05 1.91e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1406.5M
Iteration 15: Total net bbox = 3.342e+05 (1.61e+05 1.73e+05)
              Est.  stn bbox = 3.667e+05 (1.76e+05 1.91e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1406.5M
Finished Global Placement (cpu=0:01:36, real=0:01:36, mem=1406.5M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
*** Starting refinePlace (0:02:11 mem=1422.5M) ***
Total net bbox length = 3.342e+05 (1.609e+05 1.733e+05) (ext = 1.361e+05)
Move report: Detail placement moves 14824 insts, mean move: 0.54 um, max move: 41.17 um 
	Max move on inst (U6448): (148.17, 182.80) --> (135.80, 154.00)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 1428.6MB
Summary Report:
Instances move: 14824 (out of 14824 movable)
Instances flipped: 0
Mean displacement: 0.54 um
Max displacement: 41.17 um (Instance: U6448) (148.168, 182.804) -> (135.8, 154)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 3.309e+05 (1.573e+05 1.735e+05) (ext = 1.357e+05)
Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 1428.6MB
*** Finished refinePlace (0:02:14 mem=1428.6M) ***
*** Finished Initial Placement (cpu=0:01:39, real=0:01:40, mem=1401.6M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 14823 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14823
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14823 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.138616e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         6( 0.03%)   ( 0.03%) 
[NR-eGR]      M3 ( 3)         5( 0.02%)   ( 0.02%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        11( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.30 seconds, mem = 1411.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0   48971 
[NR-eGR]  M2  (2V)         70907   64877 
[NR-eGR]  M3  (3H)         82993    9424 
[NR-eGR]  M4  (4V)         46579    3083 
[NR-eGR]  M5  (5H)         16928     609 
[NR-eGR]  M6  (6V)          6366       4 
[NR-eGR]  M7  (7H)            39       2 
[NR-eGR]  M8  (8V)             2       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       223813  126970 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 330871um
[NR-eGR] Total length: 223813um, number of vias: 126970
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2182um, number of vias: 1547
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.36 seconds, mem = 1409.2M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.8, real=0:00:01.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 1:43, real = 0: 1:44, mem = 1367.2M **
AAE DB initialization (MEM=1380.55 CPU=0:00:00.0 REAL=0:00:00.0) 
*** GlobalPlace #1 [finish] : cpu/real = 0:01:44.3/0:01:45.1 (1.0), totSession cpu/real = 0:02:15.7/0:02:40.5 (0.8), mem = 1380.6M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1101.5M, totSessionCpu=0:02:16 **
**WARN: (IMPOPT-576):	493 nets have unplaced terms. 
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #1 [begin] : totSession cpu/real = 0:02:15.7/0:02:40.5 (0.8), mem = 1380.6M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ld : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	done : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[127] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[126] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[125] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[124] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[123] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[122] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[121] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[120] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[119] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[118] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[117] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[116] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[115] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[114] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[113] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[112] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
AAE DB initialization (MEM=1386.57 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Starting Levelizing
2025-Apr-24 18:51:16 (2025-Apr-25 01:51:16 GMT)
2025-Apr-24 18:51:16 (2025-Apr-25 01:51:16 GMT): 10%
2025-Apr-24 18:51:16 (2025-Apr-25 01:51:16 GMT): 20%
2025-Apr-24 18:51:16 (2025-Apr-25 01:51:16 GMT): 30%
2025-Apr-24 18:51:16 (2025-Apr-25 01:51:16 GMT): 40%
2025-Apr-24 18:51:16 (2025-Apr-25 01:51:16 GMT): 50%
2025-Apr-24 18:51:16 (2025-Apr-25 01:51:16 GMT): 60%
2025-Apr-24 18:51:16 (2025-Apr-25 01:51:16 GMT): 70%
2025-Apr-24 18:51:16 (2025-Apr-25 01:51:16 GMT): 80%
2025-Apr-24 18:51:16 (2025-Apr-25 01:51:16 GMT): 90%

Finished Levelizing
2025-Apr-24 18:51:16 (2025-Apr-25 01:51:16 GMT)

Starting Activity Propagation
2025-Apr-24 18:51:16 (2025-Apr-25 01:51:16 GMT)
2025-Apr-24 18:51:16 (2025-Apr-25 01:51:16 GMT): 10%
2025-Apr-24 18:51:16 (2025-Apr-25 01:51:16 GMT): 20%
2025-Apr-24 18:51:16 (2025-Apr-25 01:51:16 GMT): 30%

Finished Activity Propagation
2025-Apr-24 18:51:17 (2025-Apr-25 01:51:17 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1180.1M, totSessionCpu=0:02:25 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1440.86 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 14823 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14823
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14823 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.147670e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        11( 0.05%)   ( 0.05%) 
[NR-eGR]      M3 ( 3)         4( 0.02%)   ( 0.02%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        15( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0   48971 
[NR-eGR]  M2  (2V)         71064   64967 
[NR-eGR]  M3  (3H)         82868    9360 
[NR-eGR]  M4  (4V)         46648    3274 
[NR-eGR]  M5  (5H)         18108     593 
[NR-eGR]  M6  (6V)          6099       6 
[NR-eGR]  M7  (7H)            36       0 
[NR-eGR]  M8  (8V)             0       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       224823  127171 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 330871um
[NR-eGR] Total length: 224823um, number of vias: 127171
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2353um, number of vias: 1543
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.69 sec, Real: 0.70 sec, Curr Mem: 1451.55 MB )
Extraction called for design 'aes_cipher_top_0_obf' of instances=14824 and nets=15259 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top_0_obf.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1446.555M)
** Profile ** Start :  cpu=0:00:00.0, mem=1446.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1446.6M
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1467.18)
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[76]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 15286
End delay calculation. (MEM=1586.21 CPU=0:00:02.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1568.68 CPU=0:00:03.2 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:02:30 mem=1568.7M)
** Profile ** Overall slacks :  cpu=0:00:04.1, mem=1568.7M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1583.9M

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.466  |
|           TNS (ns):|-226.147 |
|    Violating Paths:|   374   |
|          All Paths:|   985   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     34 (34)      |   -0.049   |     34 (34)      |
|   max_tran     |     37 (687)     |   -0.822   |     37 (687)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.441%
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1583.9M
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1241.5M, totSessionCpu=0:02:31 **
*** InitOpt #1 [finish] : cpu/real = 0:00:14.9/0:00:15.0 (1.0), totSession cpu/real = 0:02:30.6/0:02:55.6 (0.9), mem = 1541.9M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1543.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1543.9M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:02:31.0/0:02:55.9 (0.9), mem = 1543.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:02:31.2/0:02:56.1 (0.9), mem = 1676.8M
End: GigaOpt Route Type Constraints Refinement
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1307.80MB/3093.28MB/1307.81MB)

Begin Processing Timing Window Data for Power Calculation

clk(847.458MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1307.82MB/3093.28MB/1307.82MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1307.82MB/3093.28MB/1307.82MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Apr-24 18:51:29 (2025-Apr-25 01:51:29 GMT)
2025-Apr-24 18:51:29 (2025-Apr-25 01:51:29 GMT): 10%
2025-Apr-24 18:51:29 (2025-Apr-25 01:51:29 GMT): 20%
2025-Apr-24 18:51:29 (2025-Apr-25 01:51:29 GMT): 30%
2025-Apr-24 18:51:29 (2025-Apr-25 01:51:29 GMT): 40%
2025-Apr-24 18:51:29 (2025-Apr-25 01:51:29 GMT): 50%
2025-Apr-24 18:51:29 (2025-Apr-25 01:51:29 GMT): 60%
2025-Apr-24 18:51:29 (2025-Apr-25 01:51:29 GMT): 70%
2025-Apr-24 18:51:29 (2025-Apr-25 01:51:29 GMT): 80%
2025-Apr-24 18:51:29 (2025-Apr-25 01:51:29 GMT): 90%

Finished Levelizing
2025-Apr-24 18:51:29 (2025-Apr-25 01:51:29 GMT)

Starting Activity Propagation
2025-Apr-24 18:51:29 (2025-Apr-25 01:51:29 GMT)
2025-Apr-24 18:51:29 (2025-Apr-25 01:51:29 GMT): 10%
2025-Apr-24 18:51:29 (2025-Apr-25 01:51:29 GMT): 20%
2025-Apr-24 18:51:29 (2025-Apr-25 01:51:29 GMT): 30%

Finished Activity Propagation
2025-Apr-24 18:51:30 (2025-Apr-25 01:51:30 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1308.24MB/3093.28MB/1308.24MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Apr-24 18:51:30 (2025-Apr-25 01:51:30 GMT)
 ... Calculating switching power
  instance us00/FE_DBTC111_sa00_1 is not connected to any rail
  instance us01/FE_DBTC110_sa01_3 is not connected to any rail
  instance us01/FE_DBTC109_sa01_0 is not connected to any rail
  instance us02/FE_DBTC108_sa02_1 is not connected to any rail
  instance us02/FE_DBTC107_sa02_0 is not connected to any rail
  only first five unconnected instances are listed...
2025-Apr-24 18:51:30 (2025-Apr-25 01:51:30 GMT): 10%
2025-Apr-24 18:51:30 (2025-Apr-25 01:51:30 GMT): 20%
2025-Apr-24 18:51:30 (2025-Apr-25 01:51:30 GMT): 30%
2025-Apr-24 18:51:30 (2025-Apr-25 01:51:30 GMT): 40%
2025-Apr-24 18:51:30 (2025-Apr-25 01:51:30 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-24 18:51:30 (2025-Apr-25 01:51:30 GMT): 60%
2025-Apr-24 18:51:30 (2025-Apr-25 01:51:30 GMT): 70%
2025-Apr-24 18:51:30 (2025-Apr-25 01:51:30 GMT): 80%
2025-Apr-24 18:51:31 (2025-Apr-25 01:51:31 GMT): 90%

Finished Calculating power
2025-Apr-24 18:51:31 (2025-Apr-25 01:51:31 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1308.66MB/3093.28MB/1308.66MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1308.66MB/3093.28MB/1308.71MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1308.71MB/3093.28MB/1308.72MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1308.73MB/3093.28MB/1308.73MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Apr-24 18:51:31 (2025-Apr-25 01:51:31 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top_0_obf
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        6.39634597 	   57.0192%
Total Switching Power:       4.59219037 	   40.9363%
Total Leakage Power:         0.22935181 	    2.0445%
Total Power:                11.21788815
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         4.056      0.3183     0.03686       4.411       39.32
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   6.775e-06
Combinational                      2.341       4.274      0.1925       6.807       60.68
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              6.396       4.592      0.2294       11.22         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      6.396       4.592      0.2294       11.22         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                     U5324 (CKXOR2D4):          0.03493
*              Highest Leakage Power:                   u0/U182 (XOR3D4):        0.0001777
*                Total Cap:      7.40202e-11 F
*                Total instances in design: 14824
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1312.58MB/3093.28MB/1312.79MB)

 Design has 14887 nets in selected transition density range, driven by 9575 HVT insts, 0 MVT insts and 5312 LVT insts
Begin: Forced Downsizing 
** Forced Downsizing WNS Slack -1.466  TNS Slack -226.147  Density 58.441 
(I,S,L,T): WC_VIEW: 6.5694, 4.92827, 0.18408, 11.6818
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   58.44%|        -|  -1.466|-226.147|   0:00:00.0| 1692.8M|
|   57.82%|      174|  -1.714|-247.775|   0:00:02.0| 1711.8M|
+---------+---------+--------+--------+------------+--------+
Change summary: 100 (0/100/0) / 74 (0/74/0) sequential/combinational (up/down/same) sizing moves committed. 
** Forced Downsizing WNS Slack -1.714  TNS Slack -247.775  Density 57.818 
End: Forced Downsizing 
The useful skew maximum allowed delay is: 0.236
#InfoCS: Num dontuse cells 89, Num usable cells 780
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 780
*** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:02:37.2/0:03:02.1 (0.9), mem = 1631.8M
Info: 1 clock net  excluded from IPO operation.
(I,S,L,T): WC_VIEW: 6.40433, 4.86693, 0.177672, 11.4489

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1721.2M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1721.2M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1721.2M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1721.2M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1721.2M)
CPU of: netlist preparation :0:00:00.0 (mem :1721.2M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1721.2M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 6.40433, 4.86693, 0.177672, 11.4489
*** SimplifyNetlist #1 [finish] : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:02:41.3/0:03:06.2 (0.9), mem = 1632.2M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 89, Num usable cells 780
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 780
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:02:41.6/0:03:06.5 (0.9), mem = 1632.2M
Info: 1 clock net  excluded from IPO operation.
(I,S,L,T): WC_VIEW: 6.40433, 4.86693, 0.177672, 11.4489
(I,S,L,T): WC_VIEW: 6.40433, 4.86693, 0.177672, 11.4489
*** DrvOpt #1 [finish] : cpu/real = 0:00:04.4/0:00:04.4 (1.0), totSession cpu/real = 0:02:46.0/0:03:10.9 (0.9), mem = 1632.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:02:46.0/0:03:10.9 (0.9), mem = 1632.4M
Info: 1 clock net  excluded from IPO operation.
(I,S,L,T): WC_VIEW: 6.40433, 4.86693, 0.177672, 11.4489
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    51|   918|    -0.96|    52|    52|    -0.12|     0|     0|     0|     0|    -1.71|  -247.78|       0|       0|       0| 57.82%|          |         |
Dumping Information for Job ...
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[76]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.

Dumping Information for Job ...
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[76]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.

|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.21|  -230.65|      27|       7|      43| 57.91%| 0:00:01.0|  1743.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.21|  -230.65|       0|       0|       0| 57.91%| 0:00:00.0|  1743.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=1743.3M) ***

(I,S,L,T): WC_VIEW: 6.33342, 4.86831, 0.17809, 11.3798
*** DrvOpt #2 [finish] : cpu/real = 0:00:05.0/0:00:05.0 (1.0), totSession cpu/real = 0:02:51.0/0:03:15.9 (0.9), mem = 1658.2M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 1340.0M, totSessionCpu=0:02:51 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 89, Num usable cells 780
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 780
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:02:51.2/0:03:16.1 (0.9), mem = 1677.4M
(I,S,L,T): WC_VIEW: 6.33342, 4.86831, 0.17809, 11.3798
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 8 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -1.214  TNS Slack -230.651 
+--------+--------+---------+------------+--------+----------+---------+----------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+--------+---------+------------+--------+----------+---------+----------------------+
|  -1.214|-230.651|   57.91%|   0:00:00.0| 1734.6M|   WC_VIEW|  default| sa33_reg_3_/D        |
Dumping Information for Job ...
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[76]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.

|  -1.042|-181.707|   58.42%|   0:00:19.0| 1788.8M|   WC_VIEW|  default| sa33_reg_4_/D        |
|  -0.948|-177.354|   58.48%|   0:00:01.0| 1788.8M|   WC_VIEW|  default| sa33_reg_4_/D        |
|  -0.948|-177.354|   58.48%|   0:00:01.0| 1793.4M|   WC_VIEW|  default| sa33_reg_4_/D        |
|  -0.817|-138.285|   59.21%|   0:00:16.0| 1793.4M|   WC_VIEW|  default| sa13_reg_0_/D        |
|  -0.716|-125.382|   59.72%|   0:00:20.0| 1810.4M|   WC_VIEW|  default| sa31_reg_6_/D        |
|  -0.716|-125.147|   59.73%|   0:00:01.0| 1814.7M|   WC_VIEW|  default| sa31_reg_6_/D        |
|  -0.716|-125.147|   59.73%|   0:00:00.0| 1814.7M|   WC_VIEW|  default| sa31_reg_6_/D        |
|  -0.660|-114.719|   60.04%|   0:00:05.0| 1814.7M|   WC_VIEW|  default| sa13_reg_5_/D        |
|  -0.643|-107.305|   60.30%|   0:00:08.0| 1814.7M|   WC_VIEW|  default| sa33_reg_5_/D        |
|  -0.643|-107.213|   60.30%|   0:00:01.0| 1814.7M|   WC_VIEW|  default| sa33_reg_5_/D        |
|  -0.643|-107.213|   60.30%|   0:00:01.0| 1814.7M|   WC_VIEW|  default| sa33_reg_5_/D        |
|  -0.613|-101.618|   60.54%|   0:00:02.0| 1814.7M|   WC_VIEW|  default| sa03_reg_0_/D        |
|  -0.605| -98.258|   60.70%|   0:00:07.0| 1814.7M|   WC_VIEW|  default| sa33_reg_3_/D        |
|  -0.605| -98.258|   60.71%|   0:00:01.0| 1814.7M|   WC_VIEW|  default| sa33_reg_3_/D        |
|  -0.605| -98.258|   60.71%|   0:00:01.0| 1814.7M|   WC_VIEW|  default| sa33_reg_3_/D        |
|  -0.605| -94.320|   60.87%|   0:00:02.0| 1814.7M|   WC_VIEW|  default| sa33_reg_3_/D        |
|  -0.596| -93.307|   61.00%|   0:00:05.0| 1814.7M|   WC_VIEW|  default| sa03_reg_6_/D        |
|  -0.596| -93.307|   61.00%|   0:00:01.0| 1814.7M|   WC_VIEW|  default| sa03_reg_6_/D        |
|  -0.596| -93.307|   61.00%|   0:00:01.0| 1814.7M|   WC_VIEW|  default| sa03_reg_6_/D        |
|  -0.571| -90.886|   61.15%|   0:00:02.0| 1814.7M|   WC_VIEW|  default| sa03_reg_6_/D        |
|  -0.571| -90.347|   61.22%|   0:00:04.0| 1814.7M|   WC_VIEW|  default| sa03_reg_6_/D        |
|  -0.571| -90.347|   61.22%|   0:00:01.0| 1814.7M|   WC_VIEW|  default| sa03_reg_6_/D        |
|  -0.571| -90.347|   61.22%|   0:00:01.0| 1814.7M|   WC_VIEW|  default| sa03_reg_6_/D        |
|  -0.564| -88.750|   61.30%|   0:00:01.0| 1814.7M|   WC_VIEW|  default| sa13_reg_7_/D        |
|  -0.564| -88.806|   61.31%|   0:00:05.0| 1814.7M|   WC_VIEW|  default| sa13_reg_7_/D        |
|  -0.564| -88.806|   61.31%|   0:00:03.0| 1814.7M|   WC_VIEW|  default| sa13_reg_7_/D        |
+--------+--------+---------+------------+--------+----------+---------+----------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:01:50 real=0:01:50 mem=1814.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:01:50 real=0:01:50 mem=1814.7M) ***
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |          2 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.564  TNS Slack -88.806 
(I,S,L,T): WC_VIEW: 6.614, 5.07253, 0.206298, 11.8928
*** GlobalOpt #1 [finish] : cpu/real = 0:01:55.0/0:01:54.8 (1.0), totSession cpu/real = 0:04:46.1/0:05:10.9 (0.9), mem = 1708.6M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -0.564
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 89, Num usable cells 780
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 780
Info: 1 clock net  excluded from IPO operation.

Begin: Area Power Optimization
Begin: Area Power Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:04:46.4/0:05:11.2 (0.9), mem = 1761.8M
(I,S,L,T): WC_VIEW: 6.614, 5.07253, 0.206298, 11.8928
Reclaim Optimization WNS Slack -0.564  TNS Slack -88.806 Density 61.31
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   61.31%|        -|  -0.564| -88.806|   0:00:00.0| 1767.9M|
|   61.12%|      158|  -0.556| -88.315|   0:00:06.0| 1791.5M|
|   61.12%|        7|  -0.556| -88.310|   0:00:01.0| 1791.5M|
|   61.12%|        0|  -0.556| -88.310|   0:00:00.0| 1791.5M|
|   61.11%|        3|  -0.556| -88.311|   0:00:01.0| 1791.5M|
|   60.89%|      161|  -0.551| -88.219|   0:00:03.0| 1791.5M|
|   60.89%|        0|  -0.551| -88.219|   0:00:00.0| 1791.5M|
|   60.89%|        4|  -0.551| -88.219|   0:00:01.0| 1791.5M|
|   60.89%|        0|  -0.551| -88.219|   0:00:00.0| 1791.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.551  TNS Slack -88.219 Density 60.89
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |          2 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:14.9) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 6.60954, 5.04442, 0.205508, 11.8595
*** AreaOpt #1 [finish] : cpu/real = 0:00:15.1/0:00:15.1 (1.0), totSession cpu/real = 0:05:01.5/0:05:26.3 (0.9), mem = 1791.5M
End: Area Reclaim Optimization (cpu=0:00:15, real=0:00:16, mem=1711.38M, totSessionCpu=0:05:02).
*** IncrReplace #1 [begin] : totSession cpu/real = 0:05:01.8/0:05:26.6 (0.9), mem = 1711.4M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 15106 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15102
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15102 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.141712e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        16( 0.07%)   ( 0.07%) 
[NR-eGR]      M3 ( 3)         6( 0.03%)   ( 0.03%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        22( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.31 seconds, mem = 1715.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:01.9, real=0:00:02.0)***
Iteration  6: Total net bbox = 1.437e+05 (6.39e+04 7.98e+04)
              Est.  stn bbox = 1.659e+05 (7.35e+04 9.24e+04)
              cpu = 0:00:11.8 real = 0:00:12.0 mem = 1760.9M
Iteration  7: Total net bbox = 1.903e+05 (9.07e+04 9.96e+04)
              Est.  stn bbox = 2.160e+05 (1.02e+05 1.14e+05)
              cpu = 0:00:42.1 real = 0:00:42.0 mem = 1751.9M
Iteration  8: Total net bbox = 1.901e+05 (9.04e+04 9.97e+04)
              Est.  stn bbox = 2.160e+05 (1.02e+05 1.14e+05)
              cpu = 0:00:28.4 real = 0:00:29.0 mem = 1745.9M
Iteration  9: Total net bbox = 1.926e+05 (9.15e+04 1.01e+05)
              Est.  stn bbox = 2.183e+05 (1.03e+05 1.16e+05)
              cpu = 0:00:42.8 real = 0:00:43.0 mem = 1745.9M
Iteration 10: Total net bbox = 1.794e+05 (8.45e+04 9.48e+04)
              Est.  stn bbox = 2.035e+05 (9.48e+04 1.09e+05)
              cpu = 0:00:10.5 real = 0:00:10.0 mem = 1745.9M
Move report: Timing Driven Placement moves 15107 insts, mean move: 15.51 um, max move: 166.69 um 
	Max move on inst (FE_OFC1245_sa10_sub_4): (28.20, 51.40) --> (79.69, 166.60)

Finished Incremental Placement (cpu=0:02:19, real=0:02:19, mem=1745.9M)
*** Starting refinePlace (0:07:22 mem=1746.6M) ***
Total net bbox length = 3.163e+05 (1.520e+05 1.643e+05) (ext = 1.338e+05)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 15107 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 15107 insts, mean move: 0.39 um, max move: 38.65 um 
	Max move on inst (text_out_reg_29_): (78.85, 159.40) --> (40.20, 159.40)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1746.6MB
Summary Report:
Instances move: 15107 (out of 15107 movable)
Instances flipped: 0
Mean displacement: 0.39 um
Max displacement: 38.65 um (Instance: text_out_reg_29_) (78.8455, 159.401) -> (40.2, 159.4)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 3.125e+05 (1.480e+05 1.645e+05) (ext = 1.335e+05)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1746.6MB
*** Finished refinePlace (0:07:24 mem=1746.6M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 15106 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15106
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15106 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.950480e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        18( 0.08%)   ( 0.08%) 
[NR-eGR]      M3 ( 3)         6( 0.03%)   ( 0.03%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        24( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.30 seconds, mem = 1734.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0   49535 
[NR-eGR]  M2  (2V)         62203   63921 
[NR-eGR]  M3  (3H)         74953   10024 
[NR-eGR]  M4  (4V)         44868    3753 
[NR-eGR]  M5  (5H)         17778     626 
[NR-eGR]  M6  (6V)          5460      26 
[NR-eGR]  M7  (7H)           205      23 
[NR-eGR]  M8  (8V)           146       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       205612  127908 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 312487um
[NR-eGR] Total length: 205612um, number of vias: 127908
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2234um, number of vias: 1560
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.36 seconds, mem = 1729.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:02:22, real=0:02:22)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1699.8M)
Extraction called for design 'aes_cipher_top_0_obf' of instances=15107 and nets=15555 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top_0_obf.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1699.750M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:05:10, real = 0:05:09, mem = 1338.8M, totSessionCpu=0:07:26 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1700.43)
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[101]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 15569
End delay calculation. (MEM=1727.63 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1727.63 CPU=0:00:02.5 REAL=0:00:02.0)
*** IncrReplace #1 [finish] : cpu/real = 0:02:27.1/0:02:26.9 (1.0), totSession cpu/real = 0:07:28.9/0:07:53.4 (0.9), mem = 1727.6M
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -0.691
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 89, Num usable cells 780
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 780
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** TnsOpt #1 [begin] : totSession cpu/real = 0:07:30.4/0:07:54.9 (0.9), mem = 1743.6M
(I,S,L,T): WC_VIEW: 6.60664, 4.86285, 0.205508, 11.675
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 21 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.691 TNS Slack -96.794 Density 60.89
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.039|  0.000|
|reg2reg   |-0.691|-96.794|
|HEPG      |-0.691|-96.794|
|All Paths |-0.691|-96.794|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.691|   -0.691| -96.794|  -96.794|   60.89%|   0:00:00.0| 1794.7M|   WC_VIEW|  reg2reg| sa23_reg_1_/D        |
|  -0.664|   -0.664| -95.712|  -95.712|   60.91%|   0:00:00.0| 1813.8M|   WC_VIEW|  reg2reg| sa13_reg_3_/D        |
|  -0.641|   -0.641| -95.080|  -95.080|   60.93%|   0:00:00.0| 1813.8M|   WC_VIEW|  reg2reg| sa13_reg_6_/D        |
|  -0.641|   -0.641| -94.727|  -94.727|   60.94%|   0:00:00.0| 1813.8M|   WC_VIEW|  reg2reg| sa13_reg_6_/D        |
|  -0.604|   -0.604| -94.316|  -94.316|   60.96%|   0:00:00.0| 1813.8M|   WC_VIEW|  reg2reg| sa01_reg_3_/D        |
|  -0.588|   -0.588| -93.371|  -93.371|   60.98%|   0:00:00.0| 1821.8M|   WC_VIEW|  reg2reg| sa20_reg_6_/D        |
|  -0.566|   -0.566| -92.331|  -92.331|   61.01%|   0:00:00.0| 1821.8M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.544|   -0.544| -91.465|  -91.465|   61.03%|   0:00:01.0| 1821.8M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.535|   -0.535| -90.172|  -90.172|   61.09%|   0:00:00.0| 1821.8M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.520|   -0.520| -89.703|  -89.703|   61.12%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| sa21_reg_1_/D        |
|  -0.514|   -0.514| -88.077|  -88.077|   61.20%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| sa21_reg_1_/D        |
|  -0.507|   -0.507| -87.174|  -87.174|   61.23%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.506|   -0.506| -86.270|  -86.270|   61.27%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| sa21_reg_1_/D        |
|  -0.501|   -0.501| -86.258|  -86.258|   61.27%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.501|   -0.501| -85.684|  -85.684|   61.30%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.501|   -0.501| -85.570|  -85.570|   61.31%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.496|   -0.496| -84.448|  -84.448|   61.36%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| sa21_reg_6_/D        |
|  -0.496|   -0.496| -83.999|  -83.999|   61.40%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| sa21_reg_6_/D        |
|  -0.496|   -0.496| -82.932|  -82.932|   61.45%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| sa21_reg_6_/D        |
|  -0.492|   -0.492| -82.279|  -82.279|   61.47%|   0:00:02.0| 1824.9M|   WC_VIEW|  reg2reg| sa31_reg_5_/D        |
|  -0.492|   -0.492| -82.144|  -82.144|   61.48%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| sa31_reg_5_/D        |
|  -0.488|   -0.488| -81.160|  -81.160|   61.54%|   0:00:02.0| 1824.9M|   WC_VIEW|  reg2reg| sa13_reg_7_/D        |
|  -0.488|   -0.488| -80.596|  -80.596|   61.57%|   0:00:02.0| 1824.9M|   WC_VIEW|  reg2reg| sa31_reg_2_/D        |
|  -0.488|   -0.488| -80.538|  -80.538|   61.57%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| sa31_reg_2_/D        |
|  -0.488|   -0.488| -80.412|  -80.412|   61.58%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| sa31_reg_2_/D        |
|  -0.469|   -0.469| -79.336|  -79.336|   61.62%|   0:00:02.0| 1824.9M|   WC_VIEW|  reg2reg| sa23_reg_0_/D        |
|  -0.469|   -0.469| -79.155|  -79.155|   61.63%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| sa23_reg_0_/D        |
|  -0.469|   -0.469| -79.123|  -79.123|   61.63%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| sa23_reg_0_/D        |
|  -0.469|   -0.469| -78.297|  -78.297|   61.69%|   0:00:02.0| 1824.9M|   WC_VIEW|  reg2reg| sa33_reg_5_/D        |
|  -0.469|   -0.469| -78.005|  -78.005|   61.71%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| sa23_reg_7_/D        |
|  -0.469|   -0.469| -77.805|  -77.805|   61.72%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| sa01_reg_4_/D        |
|  -0.469|   -0.469| -77.691|  -77.691|   61.73%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| sa01_reg_4_/D        |
|  -0.469|   -0.469| -77.678|  -77.678|   61.73%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| sa01_reg_4_/D        |
|  -0.469|   -0.469| -76.855|  -76.855|   61.80%|   0:00:02.0| 1824.9M|   WC_VIEW|  reg2reg| sa03_reg_2_/D        |
|  -0.469|   -0.469| -76.679|  -76.679|   61.81%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| sa30_reg_0_/D        |
|  -0.469|   -0.469| -76.552|  -76.552|   61.82%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| sa13_reg_1_/D        |
|  -0.469|   -0.469| -76.494|  -76.494|   61.83%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| sa13_reg_1_/D        |
|  -0.468|   -0.468| -74.676|  -74.676|   61.91%|   0:00:03.0| 1824.9M|   WC_VIEW|  reg2reg| sa20_reg_0_/D        |
|  -0.468|   -0.468| -74.652|  -74.652|   61.91%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| sa20_reg_0_/D        |
|  -0.468|   -0.468| -74.608|  -74.608|   61.92%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| sa20_reg_0_/D        |
|  -0.468|   -0.468| -74.604|  -74.604|   61.92%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| sa20_reg_0_/D        |
|  -0.468|   -0.468| -73.830|  -73.830|   61.96%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| sa00_reg_0_/D        |
|  -0.468|   -0.468| -73.777|  -73.777|   61.98%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| sa00_reg_0_/D        |
|  -0.468|   -0.468| -73.773|  -73.773|   61.98%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| sa00_reg_0_/D        |
|  -0.468|   -0.468| -73.772|  -73.772|   61.98%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| sa00_reg_0_/D        |
|  -0.468|   -0.468| -73.030|  -73.030|   62.01%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.468|   -0.468| -72.739|  -72.739|   62.02%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.468|   -0.468| -72.739|  -72.739|   62.02%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
Dumping Information for Job ...
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[101]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.

|  -0.468|   -0.468| -71.665|  -71.665|   62.05%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| sa30_reg_1_/D        |
|  -0.468|   -0.468| -71.367|  -71.367|   62.06%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| sa30_reg_1_/D        |
|  -0.468|   -0.468| -71.367|  -71.367|   62.07%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| sa30_reg_1_/D        |
|  -0.468|   -0.468| -70.475|  -70.475|   62.10%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| sa22_reg_6_/D        |
|  -0.468|   -0.468| -70.317|  -70.317|   62.10%|   0:00:02.0| 1824.9M|   WC_VIEW|  reg2reg| sa03_reg_1_/D        |
|  -0.468|   -0.468| -69.438|  -69.438|   62.13%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| sa13_reg_2_/D        |
|  -0.468|   -0.468| -69.294|  -69.294|   62.14%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| sa13_reg_2_/D        |
|  -0.468|   -0.468| -68.604|  -68.604|   62.17%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_3__26_/D    |
|  -0.468|   -0.468| -68.557|  -68.557|   62.18%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| sa02_reg_2_/D        |
|  -0.468|   -0.468| -68.273|  -68.273|   62.19%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| sa02_reg_2_/D        |
|  -0.468|   -0.468| -68.242|  -68.242|   62.19%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| sa02_reg_2_/D        |
|  -0.468|   -0.468| -67.430|  -67.430|   62.22%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_3__26_/D    |
|  -0.468|   -0.468| -67.417|  -67.417|   62.24%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_3__21_/D    |
|  -0.468|   -0.468| -67.137|  -67.137|   62.24%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_3__2_/D     |
|  -0.468|   -0.468| -66.924|  -66.924|   62.25%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| sa02_reg_3_/D        |
|  -0.468|   -0.468| -66.870|  -66.870|   62.26%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| sa02_reg_3_/D        |
|  -0.468|   -0.468| -66.522|  -66.522|   62.27%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_3__10_/D    |
|  -0.468|   -0.468| -66.313|  -66.313|   62.28%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_3__24_/D    |
|  -0.468|   -0.468| -66.197|  -66.197|   62.29%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_3__24_/D    |
|  -0.468|   -0.468| -66.183|  -66.183|   62.29%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_3__24_/D    |
|  -0.468|   -0.468| -66.168|  -66.168|   62.29%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_3__24_/D    |
|  -0.468|   -0.468| -65.880|  -65.880|   62.29%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_3__5_/D     |
|  -0.468|   -0.468| -65.878|  -65.878|   62.30%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_3__5_/D     |
|  -0.468|   -0.468| -65.839|  -65.839|   62.30%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_3__19_/D    |
|  -0.468|   -0.468| -65.814|  -65.814|   62.31%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_3__4_/D     |
|  -0.468|   -0.468| -65.702|  -65.702|   62.31%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_2__20_/DB   |
|  -0.468|   -0.468| -65.683|  -65.683|   62.31%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_2__20_/DB   |
|  -0.468|   -0.468| -65.666|  -65.666|   62.32%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_2__0_/DB    |
|  -0.468|   -0.468| -65.645|  -65.645|   62.32%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_2__0_/DB    |
|  -0.468|   -0.468| -65.610|  -65.610|   62.32%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_2__0_/DB    |
|  -0.468|   -0.468| -65.517|  -65.517|   62.34%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_2__27_/DB   |
|  -0.468|   -0.468| -65.481|  -65.481|   62.34%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_2__29_/DB   |
|  -0.468|   -0.468| -65.481|  -65.481|   62.34%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_2__29_/DB   |
|  -0.468|   -0.468| -65.478|  -65.478|   62.34%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_2__11_/DB   |
|  -0.468|   -0.468| -65.451|  -65.451|   62.35%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_2__15_/DB   |
|  -0.468|   -0.468| -65.381|  -65.381|   62.35%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_2__12_/DB   |
|  -0.468|   -0.468| -65.377|  -65.377|   62.35%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_1__19_/DB   |
|  -0.468|   -0.468| -65.284|  -65.284|   62.36%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_1__19_/DB   |
|  -0.468|   -0.468| -65.222|  -65.222|   62.37%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_1__16_/DB   |
|  -0.468|   -0.468| -65.218|  -65.218|   62.37%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_1__16_/DB   |
|  -0.468|   -0.468| -65.208|  -65.208|   62.38%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_1__29_/DB   |
|  -0.468|   -0.468| -65.180|  -65.180|   62.39%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_1__28_/DB   |
|  -0.468|   -0.468| -65.076|  -65.076|   62.40%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_1__11_/DB   |
|  -0.468|   -0.468| -65.069|  -65.069|   62.40%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_1__11_/DB   |
|  -0.468|   -0.468| -65.054|  -65.054|   62.40%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_1__11_/DB   |
|  -0.468|   -0.468| -65.048|  -65.048|   62.40%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| u0/w_reg_1__11_/DB   |
|  -0.468|   -0.468| -65.038|  -65.038|   62.41%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| text_out_reg_101_/D  |
|  -0.468|   -0.468| -65.038|  -65.038|   62.41%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:58.1 real=0:00:58.0 mem=1824.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:59.6 real=0:00:59.0 mem=1824.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.038|  0.000|
|reg2reg   |-0.468|-65.038|
|HEPG      |-0.468|-65.038|
|All Paths |-0.468|-65.038|
+----------+------+-------+

Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:08:34.6/0:08:59.1 (1.0), mem = 1824.9M
(I,S,L,T): WC_VIEW: 6.72721, 4.95677, 0.216449, 11.9004
Reclaim Optimization WNS Slack -0.468  TNS Slack -65.038 Density 62.41
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   62.41%|        -|  -0.468| -65.038|   0:00:00.0| 1824.9M|
|   62.38%|        8|  -0.468| -65.007|   0:00:01.0| 1824.9M|
|   62.23%|      125|  -0.468| -65.156|   0:00:02.0| 1824.9M|
|   62.23%|        0|  -0.468| -65.156|   0:00:01.0| 1824.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.468  TNS Slack -65.156 Density 62.23
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |          2 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:05.3) (real = 0:00:06.0) **
(I,S,L,T): WC_VIEW: 6.71435, 4.94909, 0.215288, 11.8787
*** AreaOpt #2 [finish] : cpu/real = 0:00:05.4/0:00:05.4 (1.0), totSession cpu/real = 0:08:40.0/0:09:04.5 (1.0), mem = 1824.9M
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:06, mem=1824.86M, totSessionCpu=0:08:40).
** GigaOpt Optimizer WNS Slack -0.468 TNS Slack -65.156 Density 62.23
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.038|  0.000|
|reg2reg   |-0.468|-65.156|
|HEPG      |-0.468|-65.156|
|All Paths |-0.468|-65.156|
+----------+------+-------+

Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |          2 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:01:06 real=0:01:06 mem=1824.9M) ***

(I,S,L,T): WC_VIEW: 6.71435, 4.94909, 0.215288, 11.8787
*** TnsOpt #1 [finish] : cpu/real = 0:01:10.0/0:01:09.9 (1.0), totSession cpu/real = 0:08:40.4/0:09:04.9 (1.0), mem = 1723.8M
End: GigaOpt Optimization in TNS mode
*** IncrReplace #2 [begin] : totSession cpu/real = 0:08:40.9/0:09:05.4 (1.0), mem = 1723.8M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 15183 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15179
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15179 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.954674e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        23( 0.10%)   ( 0.10%) 
[NR-eGR]      M3 ( 3)        11( 0.05%)   ( 0.05%) 
[NR-eGR]      M4 ( 4)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        35( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.31 seconds, mem = 1732.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:01.9, real=0:00:02.0)***
Iteration  6: Total net bbox = 1.475e+05 (6.64e+04 8.11e+04)
              Est.  stn bbox = 1.695e+05 (7.58e+04 9.38e+04)
              cpu = 0:00:15.4 real = 0:00:15.0 mem = 1781.2M
Iteration  7: Total net bbox = 1.917e+05 (9.13e+04 1.00e+05)
              Est.  stn bbox = 2.175e+05 (1.03e+05 1.15e+05)
              cpu = 0:00:41.7 real = 0:00:42.0 mem = 1770.2M
Iteration  8: Total net bbox = 1.926e+05 (9.22e+04 1.00e+05)
              Est.  stn bbox = 2.186e+05 (1.04e+05 1.15e+05)
              cpu = 0:00:29.7 real = 0:00:30.0 mem = 1764.2M
Iteration  9: Total net bbox = 1.950e+05 (9.32e+04 1.02e+05)
              Est.  stn bbox = 2.208e+05 (1.05e+05 1.16e+05)
              cpu = 0:00:42.1 real = 0:00:42.0 mem = 1764.2M
Iteration 10: Total net bbox = 1.802e+05 (8.44e+04 9.57e+04)
              Est.  stn bbox = 2.043e+05 (9.48e+04 1.10e+05)
              cpu = 0:00:10.2 real = 0:00:11.0 mem = 1764.2M
Move report: Timing Driven Placement moves 15184 insts, mean move: 7.24 um, max move: 95.51 um 
	Max move on inst (FE_OFC64_sa22_sub_4): (195.60, 208.00) --> (182.84, 125.24)

Finished Incremental Placement (cpu=0:02:23, real=0:02:23, mem=1764.2M)
*** Starting refinePlace (0:11:04 mem=1764.2M) ***
Total net bbox length = 3.168e+05 (1.516e+05 1.652e+05) (ext = 1.334e+05)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 15184 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 15184 insts, mean move: 0.41 um, max move: 35.64 um 
	Max move on inst (text_out_reg_24_): (75.84, 155.80) --> (40.20, 155.80)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1770.4MB
Summary Report:
Instances move: 15184 (out of 15184 movable)
Instances flipped: 0
Mean displacement: 0.41 um
Max displacement: 35.64 um (Instance: text_out_reg_24_) (75.839, 155.804) -> (40.2, 155.8)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 3.133e+05 (1.478e+05 1.655e+05) (ext = 1.330e+05)
Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 1770.4MB
*** Finished refinePlace (0:11:07 mem=1770.4M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 15183 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15183
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15183 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.963152e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        10( 0.04%)   ( 0.04%) 
[NR-eGR]      M3 ( 3)        13( 0.06%)   ( 0.06%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        23( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.44 seconds, mem = 1755.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0   49689 
[NR-eGR]  M2  (2V)         62163   64111 
[NR-eGR]  M3  (3H)         75079   10158 
[NR-eGR]  M4  (4V)         44860    3749 
[NR-eGR]  M5  (5H)         17969     716 
[NR-eGR]  M6  (6V)          6462      21 
[NR-eGR]  M7  (7H)           194      18 
[NR-eGR]  M8  (8V)           133       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       206859  128462 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 313318um
[NR-eGR] Total length: 206859um, number of vias: 128462
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2199um, number of vias: 1533
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.56 seconds, mem = 1751.5M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:02:27, real=0:02:27)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1718.5M)
Extraction called for design 'aes_cipher_top_0_obf' of instances=15184 and nets=15633 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top_0_obf.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1718.516M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:08:54, real = 0:08:54, mem = 1349.8M, totSessionCpu=0:11:10 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1719.2)
Total number of fetched objects 15646
End delay calculation. (MEM=1746.4 CPU=0:00:02.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1746.4 CPU=0:00:03.3 REAL=0:00:03.0)
*** IncrReplace #2 [finish] : cpu/real = 0:02:33.6/0:02:33.6 (1.0), totSession cpu/real = 0:11:14.5/0:11:39.0 (1.0), mem = 1746.4M
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -0.697
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 89, Num usable cells 780
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 780
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] : totSession cpu/real = 0:11:15.3/0:11:39.8 (1.0), mem = 1762.4M
(I,S,L,T): WC_VIEW: 6.71589, 4.95537, 0.215288, 11.8865
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 22 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.697 TNS Slack -78.632 Density 62.23
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.047|  0.000|
|reg2reg   |-0.697|-78.632|
|HEPG      |-0.697|-78.632|
|All Paths |-0.697|-78.632|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.697|   -0.697| -78.632|  -78.632|   62.23%|   0:00:00.0| 1813.5M|   WC_VIEW|  reg2reg| sa10_reg_2_/D        |
|  -0.652|   -0.652| -77.065|  -77.065|   62.24%|   0:00:00.0| 1842.6M|   WC_VIEW|  reg2reg| sa10_reg_2_/D        |
|  -0.614|   -0.614| -77.027|  -77.027|   62.24%|   0:00:00.0| 1842.6M|   WC_VIEW|  reg2reg| sa10_reg_2_/D        |
|  -0.581|   -0.581| -76.639|  -76.639|   62.25%|   0:00:00.0| 1842.6M|   WC_VIEW|  reg2reg| sa11_reg_7_/D        |
|  -0.572|   -0.572| -76.473|  -76.473|   62.25%|   0:00:00.0| 1842.6M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.562|   -0.562| -76.267|  -76.267|   62.25%|   0:00:00.0| 1842.6M|   WC_VIEW|  reg2reg| sa23_reg_3_/D        |
|  -0.549|   -0.549| -76.127|  -76.127|   62.26%|   0:00:01.0| 1842.6M|   WC_VIEW|  reg2reg| sa10_reg_2_/D        |
|  -0.538|   -0.538| -75.533|  -75.533|   62.26%|   0:00:00.0| 1842.6M|   WC_VIEW|  reg2reg| sa10_reg_4_/D        |
|  -0.538|   -0.538| -75.299|  -75.299|   62.26%|   0:00:00.0| 1845.6M|   WC_VIEW|  reg2reg| sa10_reg_4_/D        |
|  -0.524|   -0.524| -75.162|  -75.162|   62.27%|   0:00:00.0| 1845.6M|   WC_VIEW|  reg2reg| sa20_reg_7_/D        |
|  -0.515|   -0.515| -74.942|  -74.942|   62.27%|   0:00:00.0| 1845.6M|   WC_VIEW|  reg2reg| sa23_reg_3_/D        |
|  -0.506|   -0.506| -74.684|  -74.684|   62.28%|   0:00:00.0| 1845.6M|   WC_VIEW|  reg2reg| sa03_reg_0_/D        |
|  -0.505|   -0.505| -74.098|  -74.098|   62.29%|   0:00:00.0| 1845.6M|   WC_VIEW|  reg2reg| sa23_reg_3_/D        |
|  -0.497|   -0.497| -73.973|  -73.973|   62.29%|   0:00:00.0| 1845.6M|   WC_VIEW|  reg2reg| sa23_reg_7_/D        |
|  -0.489|   -0.489| -73.551|  -73.551|   62.30%|   0:00:00.0| 1845.6M|   WC_VIEW|  reg2reg| sa10_reg_2_/D        |
|  -0.482|   -0.482| -73.065|  -73.065|   62.31%|   0:00:01.0| 1845.6M|   WC_VIEW|  reg2reg| sa23_reg_5_/D        |
|  -0.480|   -0.480| -72.747|  -72.747|   62.32%|   0:00:00.0| 1845.6M|   WC_VIEW|  reg2reg| sa31_reg_7_/D        |
|  -0.472|   -0.472| -72.641|  -72.641|   62.33%|   0:00:00.0| 1845.6M|   WC_VIEW|  reg2reg| sa21_reg_6_/D        |
|  -0.464|   -0.464| -72.195|  -72.195|   62.35%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa03_reg_2_/D        |
|  -0.460|   -0.460| -71.576|  -71.576|   62.38%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa23_reg_5_/D        |
|  -0.460|   -0.460| -71.434|  -71.434|   62.39%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa23_reg_5_/D        |
|  -0.456|   -0.456| -71.392|  -71.392|   62.40%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa23_reg_7_/D        |
|  -0.456|   -0.456| -71.078|  -71.078|   62.41%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa23_reg_7_/D        |
|  -0.456|   -0.456| -71.071|  -71.071|   62.41%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa23_reg_7_/D        |
|  -0.449|   -0.449| -70.960|  -70.960|   62.43%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa13_reg_7_/D        |
|  -0.448|   -0.448| -70.348|  -70.348|   62.46%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.446|   -0.446| -70.325|  -70.325|   62.46%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa31_reg_7_/D        |
|  -0.446|   -0.446| -70.273|  -70.273|   62.47%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa31_reg_7_/D        |
|  -0.441|   -0.441| -70.118|  -70.118|   62.50%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.437|   -0.437| -69.803|  -69.803|   62.51%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa31_reg_7_/D        |
|  -0.437|   -0.437| -69.596|  -69.596|   62.53%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa31_reg_7_/D        |
|  -0.437|   -0.437| -69.553|  -69.553|   62.53%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa31_reg_7_/D        |
|  -0.437|   -0.437| -69.408|  -69.408|   62.55%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa31_reg_2_/D        |
|  -0.429|   -0.429| -69.290|  -69.290|   62.56%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa10_reg_3_/D        |
|  -0.429|   -0.429| -68.886|  -68.886|   62.60%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa10_reg_4_/D        |
|  -0.429|   -0.429| -68.729|  -68.729|   62.61%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa10_reg_4_/D        |
|  -0.421|   -0.421| -68.573|  -68.573|   62.64%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa12_reg_3_/D        |
|  -0.420|   -0.420| -68.159|  -68.159|   62.69%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.420|   -0.420| -68.060|  -68.060|   62.71%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.420|   -0.420| -68.058|  -68.058|   62.72%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.420|   -0.420| -68.046|  -68.046|   62.72%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.416|   -0.416| -67.926|  -67.926|   62.76%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa13_reg_7_/D        |
|  -0.417|   -0.417| -67.643|  -67.643|   62.78%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa13_reg_7_/D        |
|  -0.411|   -0.411| -67.554|  -67.554|   62.80%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa13_reg_7_/D        |
|  -0.411|   -0.411| -67.058|  -67.058|   62.84%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa30_reg_7_/D        |
|  -0.411|   -0.411| -67.057|  -67.057|   62.85%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa13_reg_7_/D        |
|  -0.405|   -0.405| -66.861|  -66.861|   62.89%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa30_reg_7_/D        |
|  -0.403|   -0.403| -66.374|  -66.374|   62.94%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa12_reg_4_/D        |
|  -0.403|   -0.403| -66.141|  -66.141|   62.97%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa12_reg_4_/D        |
|  -0.396|   -0.396| -65.840|  -65.840|   63.03%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa31_reg_6_/D        |
|  -0.398|   -0.398| -65.606|  -65.606|   63.07%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa13_reg_0_/D        |
|  -0.396|   -0.396| -65.581|  -65.581|   63.08%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa31_reg_6_/D        |
|  -0.393|   -0.393| -65.131|  -65.131|   63.18%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.393|   -0.393| -65.066|  -65.066|   63.19%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.387|   -0.387| -64.834|  -64.834|   63.23%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa13_reg_7_/D        |
|  -0.387|   -0.387| -64.634|  -64.634|   63.26%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa13_reg_7_/D        |
|  -0.386|   -0.386| -64.536|  -64.536|   63.28%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa10_reg_4_/D        |
|  -0.386|   -0.386| -64.451|  -64.451|   63.29%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa10_reg_4_/D        |
|  -0.382|   -0.382| -64.142|  -64.142|   63.38%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.382|   -0.382| -64.032|  -64.032|   63.40%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.382|   -0.382| -63.988|  -63.988|   63.40%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.380|   -0.380| -63.695|  -63.695|   63.47%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.378|   -0.378| -63.643|  -63.643|   63.49%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa23_reg_4_/D        |
|  -0.378|   -0.378| -63.466|  -63.466|   63.50%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa23_reg_4_/D        |
|  -0.378|   -0.378| -63.465|  -63.465|   63.50%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa23_reg_4_/D        |
|  -0.378|   -0.378| -62.965|  -62.965|   63.59%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa23_reg_4_/D        |
|  -0.372|   -0.372| -62.884|  -62.884|   63.60%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.371|   -0.371| -62.681|  -62.681|   63.64%|   0:00:02.0| 1853.6M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.371|   -0.371| -62.662|  -62.662|   63.65%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.371|   -0.371| -62.634|  -62.634|   63.65%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.366|   -0.366| -62.372|  -62.372|   63.74%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa10_reg_2_/D        |
|  -0.366|   -0.366| -62.038|  -62.038|   63.78%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa10_reg_2_/D        |
|  -0.366|   -0.366| -61.976|  -61.976|   63.78%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa10_reg_2_/D        |
|  -0.363|   -0.363| -61.561|  -61.561|   63.90%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa30_reg_0_/D        |
|  -0.363|   -0.363| -61.501|  -61.501|   63.91%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa30_reg_0_/D        |
|  -0.359|   -0.359| -61.314|  -61.314|   63.97%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.359|   -0.359| -61.195|  -61.195|   63.99%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.359|   -0.359| -61.166|  -61.166|   63.99%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.360|   -0.360| -60.902|  -60.902|   64.09%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa31_reg_4_/D        |
|  -0.353|   -0.353| -60.850|  -60.850|   64.11%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa10_reg_4_/D        |
|  -0.352|   -0.352| -60.685|  -60.685|   64.17%|   0:00:02.0| 1853.6M|   WC_VIEW|  reg2reg| sa10_reg_4_/D        |
|  -0.352|   -0.352| -60.678|  -60.678|   64.17%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa10_reg_4_/D        |
|  -0.349|   -0.349| -60.084|  -60.084|   64.33%|   0:00:02.0| 1853.6M|   WC_VIEW|  reg2reg| sa01_reg_3_/D        |
|  -0.349|   -0.349| -59.975|  -59.975|   64.35%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa01_reg_3_/D        |
|  -0.349|   -0.349| -59.965|  -59.965|   64.36%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa01_reg_3_/D        |
|  -0.347|   -0.347| -59.686|  -59.686|   64.43%|   0:00:02.0| 1853.6M|   WC_VIEW|  reg2reg| sa10_reg_0_/D        |
|  -0.347|   -0.347| -59.589|  -59.589|   64.45%|   0:00:01.0| 1853.6M|   WC_VIEW|  reg2reg| sa10_reg_0_/D        |
|  -0.347|   -0.347| -59.576|  -59.576|   64.45%|   0:00:00.0| 1853.6M|   WC_VIEW|  reg2reg| sa10_reg_0_/D        |
|  -0.343|   -0.343| -59.284|  -59.284|   64.52%|   0:00:00.0| 1891.8M|   WC_VIEW|  reg2reg| sa21_reg_6_/D        |
|  -0.343|   -0.343| -59.112|  -59.112|   64.53%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa21_reg_6_/D        |
|  -0.340|   -0.340| -58.902|  -58.902|   64.64%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa10_reg_5_/D        |
|  -0.341|   -0.341| -58.829|  -58.829|   64.66%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa12_reg_7_/D        |
|  -0.341|   -0.341| -58.817|  -58.817|   64.66%|   0:00:00.0| 1891.8M|   WC_VIEW|  reg2reg| sa12_reg_7_/D        |
|  -0.339|   -0.339| -58.540|  -58.540|   64.73%|   0:00:00.0| 1891.8M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.339|   -0.339| -58.447|  -58.447|   64.74%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.338|   -0.338| -58.287|  -58.287|   64.80%|   0:00:00.0| 1891.8M|   WC_VIEW|  reg2reg| sa31_reg_7_/D        |
|  -0.338|   -0.338| -58.286|  -58.286|   64.80%|   0:00:00.0| 1891.8M|   WC_VIEW|  reg2reg| sa31_reg_7_/D        |
|  -0.335|   -0.335| -58.275|  -58.275|   64.81%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa31_reg_5_/D        |
|  -0.334|   -0.334| -58.085|  -58.085|   64.84%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
|  -0.334|   -0.334| -58.026|  -58.026|   64.85%|   0:00:00.0| 1891.8M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
|  -0.331|   -0.331| -57.801|  -57.801|   64.94%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa13_reg_7_/D        |
|  -0.331|   -0.331| -57.718|  -57.718|   64.96%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa13_reg_7_/D        |
|  -0.331|   -0.331| -57.701|  -57.701|   64.97%|   0:00:00.0| 1891.8M|   WC_VIEW|  reg2reg| sa13_reg_7_/D        |
|  -0.330|   -0.330| -57.414|  -57.414|   65.10%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa33_reg_3_/D        |
|  -0.330|   -0.330| -57.322|  -57.322|   65.11%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa33_reg_3_/D        |
|  -0.328|   -0.328| -57.258|  -57.258|   65.15%|   0:00:00.0| 1891.8M|   WC_VIEW|  reg2reg| sa12_reg_5_/D        |
|  -0.328|   -0.328| -57.212|  -57.212|   65.17%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa12_reg_5_/D        |
|  -0.327|   -0.327| -57.070|  -57.070|   65.22%|   0:00:00.0| 1891.8M|   WC_VIEW|  reg2reg| sa23_reg_4_/D        |
|  -0.327|   -0.327| -56.937|  -56.937|   65.24%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa23_reg_4_/D        |
|  -0.327|   -0.327| -56.934|  -56.934|   65.24%|   0:00:00.0| 1891.8M|   WC_VIEW|  reg2reg| sa23_reg_4_/D        |
|  -0.325|   -0.325| -56.865|  -56.865|   65.25%|   0:00:00.0| 1891.8M|   WC_VIEW|  reg2reg| sa01_reg_3_/D        |
|  -0.326|   -0.326| -56.578|  -56.578|   65.26%|   0:00:00.0| 1891.8M|   WC_VIEW|  reg2reg| sa01_reg_3_/D        |
|  -0.324|   -0.324| -56.527|  -56.527|   65.30%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa10_reg_4_/D        |
|  -0.324|   -0.324| -56.475|  -56.475|   65.31%|   0:00:00.0| 1891.8M|   WC_VIEW|  reg2reg| sa10_reg_4_/D        |
|  -0.324|   -0.324| -56.467|  -56.467|   65.31%|   0:00:00.0| 1891.8M|   WC_VIEW|  reg2reg| sa10_reg_4_/D        |
|  -0.324|   -0.324| -56.345|  -56.345|   65.37%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.322|   -0.322| -56.276|  -56.276|   65.40%|   0:00:00.0| 1891.8M|   WC_VIEW|  reg2reg| sa31_reg_7_/D        |
|  -0.322|   -0.322| -56.222|  -56.222|   65.40%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa31_reg_7_/D        |
|  -0.322|   -0.322| -56.219|  -56.219|   65.41%|   0:00:00.0| 1891.8M|   WC_VIEW|  reg2reg| sa31_reg_7_/D        |
|  -0.321|   -0.321| -56.092|  -56.092|   65.47%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa30_reg_0_/D        |
|  -0.319|   -0.319| -56.067|  -56.067|   65.49%|   0:00:00.0| 1891.8M|   WC_VIEW|  reg2reg| sa30_reg_0_/D        |
|  -0.319|   -0.319| -55.838|  -55.838|   65.50%|   0:00:00.0| 1891.8M|   WC_VIEW|  reg2reg| sa30_reg_0_/D        |
|  -0.319|   -0.319| -55.828|  -55.828|   65.49%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa30_reg_0_/D        |
|  -0.318|   -0.318| -55.697|  -55.697|   65.56%|   0:00:00.0| 1891.8M|   WC_VIEW|  reg2reg| sa12_reg_7_/D        |
|  -0.315|   -0.315| -55.572|  -55.572|   65.56%|   0:00:06.0| 1891.8M|   WC_VIEW|  reg2reg| sa12_reg_4_/D        |
|  -0.315|   -0.315| -55.496|  -55.496|   65.57%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa30_reg_0_/D        |
|  -0.313|   -0.313| -55.318|  -55.318|   65.58%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa13_reg_0_/D        |
|  -0.311|   -0.311| -55.275|  -55.275|   65.59%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa31_reg_7_/D        |
|  -0.310|   -0.310| -54.906|  -54.906|   65.61%|   0:00:02.0| 1891.8M|   WC_VIEW|  reg2reg| sa20_reg_6_/D        |
|  -0.309|   -0.309| -54.782|  -54.782|   65.62%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa23_reg_7_/D        |
|  -0.308|   -0.308| -54.542|  -54.542|   65.62%|   0:00:03.0| 1891.8M|   WC_VIEW|  reg2reg| sa20_reg_1_/D        |
|  -0.306|   -0.306| -54.285|  -54.285|   65.63%|   0:00:02.0| 1891.8M|   WC_VIEW|  reg2reg| sa20_reg_2_/D        |
|  -0.306|   -0.306| -54.192|  -54.192|   65.64%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa13_reg_0_/D        |
|  -0.305|   -0.305| -54.132|  -54.132|   65.64%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa30_reg_6_/D        |
|  -0.304|   -0.304| -53.945|  -53.945|   65.65%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa01_reg_7_/D        |
|  -0.303|   -0.303| -53.889|  -53.889|   65.65%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa20_reg_6_/D        |
Dumping Information for Job 1025 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[97]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.302|   -0.302| -53.764|  -53.764|   65.65%|   0:00:04.0| 1891.8M|   WC_VIEW|  reg2reg| sa23_reg_0_/D        |
|  -0.301|   -0.301| -53.574|  -53.574|   65.66%|   0:00:02.0| 1891.8M|   WC_VIEW|  reg2reg| sa31_reg_1_/D        |
|  -0.300|   -0.300| -53.452|  -53.452|   65.67%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa01_reg_4_/D        |
|  -0.299|   -0.299| -53.269|  -53.269|   65.67%|   0:00:04.0| 1891.8M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.298|   -0.298| -53.106|  -53.106|   65.67%|   0:00:03.0| 1891.8M|   WC_VIEW|  reg2reg| sa20_reg_2_/D        |
|  -0.297|   -0.297| -53.051|  -53.051|   65.67%|   0:00:04.0| 1891.8M|   WC_VIEW|  reg2reg| sa23_reg_1_/D        |
|  -0.297|   -0.297| -52.797|  -52.797|   65.68%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa32_reg_2_/D        |
|  -0.296|   -0.296| -52.775|  -52.775|   65.68%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa21_reg_7_/D        |
|  -0.295|   -0.295| -52.564|  -52.564|   65.70%|   0:00:03.0| 1891.8M|   WC_VIEW|  reg2reg| sa33_reg_2_/D        |
Dumping Information for Job 1116 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[87]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.294|   -0.294| -52.343|  -52.343|   65.71%|   0:00:02.0| 1891.8M|   WC_VIEW|  reg2reg| sa03_reg_7_/D        |
|  -0.293|   -0.293| -52.275|  -52.275|   65.71%|   0:00:02.0| 1891.8M|   WC_VIEW|  reg2reg| sa11_reg_1_/D        |
|  -0.292|   -0.292| -52.137|  -52.137|   65.73%|   0:00:02.0| 1891.8M|   WC_VIEW|  reg2reg| sa10_reg_2_/D        |
|  -0.291|   -0.291| -51.917|  -51.917|   65.73%|   0:00:03.0| 1891.8M|   WC_VIEW|  reg2reg| sa33_reg_1_/D        |
|  -0.291|   -0.291| -51.876|  -51.876|   65.73%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa32_reg_2_/D        |
|  -0.290|   -0.290| -51.840|  -51.840|   65.73%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa33_reg_2_/D        |
|  -0.289|   -0.289| -51.662|  -51.662|   65.75%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa21_reg_1_/D        |
Dumping Information for Job 2388 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[86]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.288|   -0.288| -51.316|  -51.316|   65.76%|   0:00:12.0| 1891.8M|   WC_VIEW|  reg2reg| sa33_reg_6_/D        |
|  -0.288|   -0.288| -50.995|  -50.995|   65.77%|   0:00:06.0| 1891.8M|   WC_VIEW|  reg2reg| sa23_reg_2_/D        |
|  -0.291|   -0.291| -50.888|  -50.888|   65.77%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa21_reg_0_/D        |
|  -0.290|   -0.290| -50.894|  -50.894|   65.77%|   0:00:00.0| 1891.8M|   WC_VIEW|  reg2reg| sa23_reg_1_/D        |
|  -0.285|   -0.285| -50.731|  -50.731|   65.83%|   0:00:01.0| 1891.8M|   WC_VIEW|  reg2reg| sa31_reg_0_/D        |
|  -0.286|   -0.286| -50.161|  -50.161|   65.84%|   0:00:09.0| 1872.9M|   WC_VIEW|  reg2reg| sa30_reg_2_/D        |
|  -0.283|   -0.283| -50.102|  -50.102|   65.84%|   0:00:00.0| 1872.9M|   WC_VIEW|  reg2reg| sa20_reg_4_/D        |
|  -0.285|   -0.285| -49.975|  -49.975|   65.85%|   0:00:05.0| 1872.9M|   WC_VIEW|  reg2reg| sa30_reg_2_/D        |
|  -0.282|   -0.282| -49.962|  -49.962|   65.85%|   0:00:02.0| 1872.9M|   WC_VIEW|  reg2reg| sa30_reg_7_/D        |
|  -0.281|   -0.281| -49.852|  -49.852|   65.87%|   0:00:08.0| 1872.9M|   WC_VIEW|  reg2reg| sa30_reg_6_/D        |
|  -0.281|   -0.281| -49.754|  -49.754|   65.87%|   0:00:08.0| 1853.9M|   WC_VIEW|  reg2reg| sa30_reg_2_/D        |
|  -0.281|   -0.281| -49.618|  -49.618|   65.87%|   0:00:01.0| 1853.9M|   WC_VIEW|  reg2reg| sa30_reg_2_/D        |
|  -0.277|   -0.277| -49.209|  -49.209|   66.02%|   0:00:02.0| 1853.9M|   WC_VIEW|  reg2reg| sa03_reg_4_/D        |
|  -0.275|   -0.275| -48.920|  -48.920|   66.04%|   0:00:07.0| 1872.9M|   WC_VIEW|  reg2reg| sa10_reg_5_/D        |
|  -0.274|   -0.274| -48.861|  -48.861|   66.06%|   0:00:02.0| 1872.9M|   WC_VIEW|  reg2reg| sa03_reg_1_/D        |
|  -0.273|   -0.273| -48.701|  -48.701|   66.07%|   0:00:02.0| 1872.9M|   WC_VIEW|  reg2reg| sa30_reg_7_/D        |
|  -0.274|   -0.274| -48.541|  -48.541|   66.06%|   0:00:04.0| 1872.9M|   WC_VIEW|  reg2reg| sa10_reg_1_/D        |
|  -0.272|   -0.272| -48.502|  -48.502|   66.06%|   0:00:02.0| 1872.9M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.272|   -0.272| -48.314|  -48.314|   66.05%|   0:00:09.0| 1872.9M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.272|   -0.272| -48.223|  -48.223|   66.06%|   0:00:01.0| 1872.9M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.271|   -0.271| -47.733|  -47.733|   66.24%|   0:00:02.0| 1872.9M|   WC_VIEW|  reg2reg| sa10_reg_0_/D        |
|  -0.271|   -0.271| -47.609|  -47.609|   66.26%|   0:00:07.0| 1872.9M|   WC_VIEW|  reg2reg| sa10_reg_0_/D        |
|  -0.270|   -0.270| -47.581|  -47.581|   66.26%|   0:00:00.0| 1872.9M|   WC_VIEW|  reg2reg| sa32_reg_4_/D        |
|  -0.270|   -0.270| -47.522|  -47.522|   66.26%|   0:00:04.0| 1872.9M|   WC_VIEW|  reg2reg| sa23_reg_0_/D        |
|  -0.270|   -0.270| -47.481|  -47.481|   66.27%|   0:00:01.0| 1872.9M|   WC_VIEW|  reg2reg| sa23_reg_0_/D        |
|  -0.267|   -0.267| -47.273|  -47.273|   66.35%|   0:00:01.0| 1872.9M|   WC_VIEW|  reg2reg| sa12_reg_4_/D        |
|  -0.265|   -0.265| -47.129|  -47.129|   66.37%|   0:00:03.0| 1872.9M|   WC_VIEW|  reg2reg| sa10_reg_0_/D        |
|  -0.265|   -0.265| -46.885|  -46.885|   66.39%|   0:00:08.0| 1872.9M|   WC_VIEW|  reg2reg| sa10_reg_0_/D        |
|  -0.265|   -0.265| -46.882|  -46.882|   66.39%|   0:00:00.0| 1872.9M|   WC_VIEW|  reg2reg| sa10_reg_0_/D        |
|  -0.263|   -0.263| -46.621|  -46.621|   66.54%|   0:00:02.0| 1872.9M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.263|   -0.263| -46.553|  -46.553|   66.56%|   0:00:04.0| 1872.9M|   WC_VIEW|  reg2reg| sa31_reg_1_/D        |
Dumping Information for Job 760 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 785 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 792 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.263|   -0.263| -46.463|  -46.463|   66.58%|   0:00:04.0| 1872.9M|   WC_VIEW|  reg2reg| sa12_reg_0_/D        |
|  -0.262|   -0.262| -46.406|  -46.406|   66.58%|   0:00:00.0| 1872.9M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
|  -0.262|   -0.262| -46.203|  -46.203|   66.59%|   0:00:06.0| 1872.9M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
|  -0.262|   -0.262| -46.202|  -46.202|   66.59%|   0:00:00.0| 1872.9M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
|  -0.261|   -0.261| -45.934|  -45.934|   66.70%|   0:00:01.0| 1872.9M|   WC_VIEW|  reg2reg| sa10_reg_3_/D        |
|  -0.260|   -0.260| -45.769|  -45.769|   66.71%|   0:00:03.0| 1872.9M|   WC_VIEW|  reg2reg| sa10_reg_3_/D        |
|  -0.260|   -0.260| -45.699|  -45.699|   66.73%|   0:00:03.0| 1872.9M|   WC_VIEW|  reg2reg| sa10_reg_3_/D        |
|  -0.260|   -0.260| -45.696|  -45.696|   66.73%|   0:00:00.0| 1872.9M|   WC_VIEW|  reg2reg| sa10_reg_3_/D        |
|  -0.260|   -0.260| -45.606|  -45.606|   66.82%|   0:00:01.0| 1892.0M|   WC_VIEW|  reg2reg| sa00_reg_3_/D        |
|  -0.257|   -0.257| -45.585|  -45.585|   66.85%|   0:00:00.0| 1892.0M|   WC_VIEW|  reg2reg| sa10_reg_0_/D        |
|  -0.256|   -0.256| -45.146|  -45.146|   66.88%|   0:00:03.0| 1892.0M|   WC_VIEW|  reg2reg| sa31_reg_1_/D        |
|  -0.256|   -0.256| -44.928|  -44.928|   66.88%|   0:00:08.0| 1892.0M|   WC_VIEW|  reg2reg| sa31_reg_1_/D        |
|  -0.256|   -0.256| -44.432|  -44.432|   67.09%|   0:00:02.0| 1892.0M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
|  -0.254|   -0.254| -44.263|  -44.263|   67.15%|   0:00:00.0| 1892.0M|   WC_VIEW|  reg2reg| sa23_reg_4_/D        |
|  -0.254|   -0.254| -44.208|  -44.208|   67.16%|   0:00:04.0| 1892.0M|   WC_VIEW|  reg2reg| sa23_reg_4_/D        |
|  -0.254|   -0.254| -44.187|  -44.187|   67.15%|   0:00:00.0| 1892.0M|   WC_VIEW|  reg2reg| sa23_reg_4_/D        |
|  -0.250|   -0.250| -44.041|  -44.041|   67.22%|   0:00:00.0| 1892.0M|   WC_VIEW|  reg2reg| sa03_reg_5_/D        |
|  -0.249|   -0.249| -43.949|  -43.949|   67.25%|   0:00:14.0| 1892.0M|   WC_VIEW|  reg2reg| sa31_reg_1_/D        |
|  -0.249|   -0.249| -43.873|  -43.873|   67.27%|   0:00:03.0| 1892.0M|   WC_VIEW|  reg2reg| sa31_reg_1_/D        |
|  -0.249|   -0.249| -43.858|  -43.858|   67.27%|   0:00:00.0| 1892.0M|   WC_VIEW|  reg2reg| sa31_reg_1_/D        |
|  -0.248|   -0.248| -43.434|  -43.434|   67.47%|   0:00:02.0| 1892.0M|   WC_VIEW|  reg2reg| sa03_reg_0_/D        |
Dumping Information for Job 744 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[96]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.247|   -0.247| -43.304|  -43.304|   67.49%|   0:00:10.0| 1892.0M|   WC_VIEW|  reg2reg| sa12_reg_4_/D        |
|  -0.246|   -0.246| -43.232|  -43.232|   67.50%|   0:00:03.0| 1892.0M|   WC_VIEW|  reg2reg| sa32_reg_3_/D        |
|  -0.246|   -0.246| -43.025|  -43.025|   67.52%|   0:00:04.0| 1892.0M|   WC_VIEW|  reg2reg| sa23_reg_4_/D        |
|  -0.244|   -0.244| -42.562|  -42.562|   67.70%|   0:00:04.0| 1892.0M|   WC_VIEW|  reg2reg| sa11_reg_2_/D        |
|  -0.243|   -0.243| -42.421|  -42.421|   67.71%|   0:00:02.0| 1892.0M|   WC_VIEW|  reg2reg| sa10_reg_5_/D        |
|  -0.243|   -0.243| -42.324|  -42.324|   67.74%|   0:00:10.0| 1893.0M|   WC_VIEW|  reg2reg| sa02_reg_0_/D        |
|  -0.243|   -0.243| -42.302|  -42.302|   67.74%|   0:00:01.0| 1893.0M|   WC_VIEW|  reg2reg| sa02_reg_0_/D        |
|  -0.242|   -0.242| -41.943|  -41.943|   67.88%|   0:00:01.0| 1893.0M|   WC_VIEW|  reg2reg| sa23_reg_4_/D        |
|  -0.242|   -0.242| -41.834|  -41.834|   67.90%|   0:00:05.0| 1893.0M|   WC_VIEW|  reg2reg| sa23_reg_4_/D        |
|  -0.241|   -0.241| -41.737|  -41.737|   67.95%|   0:00:01.0| 1893.0M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.241|   -0.241| -41.718|  -41.718|   67.96%|   0:00:07.0| 1893.0M|   WC_VIEW|  reg2reg| sa03_reg_0_/D        |
|  -0.241|   -0.241| -41.711|  -41.711|   67.97%|   0:00:00.0| 1893.0M|   WC_VIEW|  reg2reg| sa03_reg_0_/D        |
|  -0.240|   -0.240| -41.472|  -41.472|   68.04%|   0:00:00.0| 1893.0M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
|  -0.240|   -0.240| -41.430|  -41.430|   68.05%|   0:00:01.0| 1893.0M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
|  -0.239|   -0.239| -41.256|  -41.256|   68.09%|   0:00:00.0| 1893.0M|   WC_VIEW|  reg2reg| sa10_reg_0_/D        |
|  -0.238|   -0.238| -41.235|  -41.235|   68.12%|   0:00:01.0| 1893.0M|   WC_VIEW|  reg2reg| sa22_reg_5_/D        |
|  -0.238|   -0.238| -41.140|  -41.140|   68.13%|   0:00:05.0| 1893.0M|   WC_VIEW|  reg2reg| sa22_reg_5_/D        |
|  -0.238|   -0.238| -40.962|  -40.962|   68.21%|   0:00:01.0| 1893.0M|   WC_VIEW|  reg2reg| sa22_reg_5_/D        |
|  -0.237|   -0.237| -40.926|  -40.926|   68.22%|   0:00:01.0| 1893.0M|   WC_VIEW|  reg2reg| sa23_reg_4_/D        |
|  -0.237|   -0.237| -40.794|  -40.794|   68.24%|   0:00:08.0| 1893.0M|   WC_VIEW|  reg2reg| sa01_reg_4_/D        |
|  -0.237|   -0.237| -40.791|  -40.791|   68.24%|   0:00:01.0| 1893.0M|   WC_VIEW|  reg2reg| sa01_reg_4_/D        |
|  -0.237|   -0.237| -40.662|  -40.662|   68.32%|   0:00:00.0| 1893.0M|   WC_VIEW|  reg2reg| sa31_reg_2_/D        |
|  -0.236|   -0.236| -40.683|  -40.683|   68.33%|   0:00:01.0| 1893.0M|   WC_VIEW|  reg2reg| sa01_reg_3_/D        |
|  -0.235|   -0.235| -40.540|  -40.540|   68.34%|   0:00:04.0| 1894.0M|   WC_VIEW|  reg2reg| sa21_reg_2_/D        |
|  -0.235|   -0.235| -40.520|  -40.520|   68.35%|   0:00:01.0| 1894.0M|   WC_VIEW|  reg2reg| sa21_reg_2_/D        |
|  -0.235|   -0.235| -40.508|  -40.508|   68.35%|   0:00:00.0| 1894.0M|   WC_VIEW|  reg2reg| sa21_reg_2_/D        |
|  -0.234|   -0.234| -40.338|  -40.338|   68.41%|   0:00:01.0| 1894.0M|   WC_VIEW|  reg2reg| sa10_reg_0_/D        |
|  -0.234|   -0.234| -40.311|  -40.311|   68.41%|   0:00:04.0| 1894.0M|   WC_VIEW|  reg2reg| sa30_reg_0_/D        |
|  -0.233|   -0.233| -40.190|  -40.190|   68.50%|   0:00:01.0| 1894.0M|   WC_VIEW|  reg2reg| sa33_reg_3_/D        |
|  -0.232|   -0.232| -40.048|  -40.048|   68.50%|   0:00:09.0| 1894.0M|   WC_VIEW|  reg2reg| sa10_reg_1_/D        |
|  -0.232|   -0.232| -40.028|  -40.028|   68.51%|   0:00:01.0| 1894.0M|   WC_VIEW|  reg2reg| sa10_reg_1_/D        |
|  -0.232|   -0.232| -40.022|  -40.022|   68.51%|   0:00:00.0| 1894.0M|   WC_VIEW|  reg2reg| sa10_reg_1_/D        |
|  -0.230|   -0.230| -39.788|  -39.788|   68.58%|   0:00:01.0| 1894.0M|   WC_VIEW|  reg2reg| sa23_reg_7_/D        |
|  -0.232|   -0.232| -39.707|  -39.707|   68.58%|   0:00:01.0| 1894.0M|   WC_VIEW|  reg2reg| sa21_reg_0_/D        |
|  -0.230|   -0.230| -39.692|  -39.692|   68.58%|   0:00:01.0| 1894.0M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.229|   -0.229| -39.569|  -39.569|   68.58%|   0:00:04.0| 1894.0M|   WC_VIEW|  reg2reg| sa01_reg_3_/D        |
|  -0.228|   -0.228| -39.542|  -39.542|   68.58%|   0:00:06.0| 1894.0M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.228|   -0.228| -39.436|  -39.436|   68.59%|   0:00:04.0| 1894.0M|   WC_VIEW|  reg2reg| sa32_reg_4_/D        |
|  -0.228|   -0.228| -39.433|  -39.433|   68.59%|   0:00:01.0| 1894.0M|   WC_VIEW|  reg2reg| sa32_reg_4_/D        |
|  -0.227|   -0.227| -38.982|  -38.982|   68.76%|   0:00:02.0| 1894.0M|   WC_VIEW|  reg2reg| sa03_reg_0_/D        |
|  -0.227|   -0.227| -38.897|  -38.897|   68.77%|   0:00:05.0| 1894.0M|   WC_VIEW|  reg2reg| sa03_reg_0_/D        |
|  -0.226|   -0.226| -38.854|  -38.854|   68.85%|   0:00:01.0| 1894.0M|   WC_VIEW|  reg2reg| sa03_reg_7_/D        |
|  -0.226|   -0.226| -38.747|  -38.747|   68.87%|   0:00:04.0| 1894.0M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.226|   -0.226| -38.677|  -38.677|   68.88%|   0:00:03.0| 1857.5M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.225|   -0.225| -38.547|  -38.547|   68.95%|   0:00:01.0| 1857.5M|   WC_VIEW|  reg2reg| sa01_reg_3_/D        |
|  -0.225|   -0.225| -38.468|  -38.468|   68.95%|   0:00:03.0| 1876.6M|   WC_VIEW|  reg2reg| sa01_reg_4_/D        |
|  -0.225|   -0.225| -38.455|  -38.455|   68.95%|   0:00:02.0| 1876.6M|   WC_VIEW|  reg2reg| sa01_reg_4_/D        |
|  -0.224|   -0.224| -38.187|  -38.187|   69.01%|   0:00:01.0| 1876.6M|   WC_VIEW|  reg2reg| sa33_reg_4_/D        |
|  -0.223|   -0.223| -38.115|  -38.115|   69.03%|   0:00:02.0| 1895.7M|   WC_VIEW|  reg2reg| sa23_reg_4_/D        |
|  -0.223|   -0.223| -38.079|  -38.079|   69.03%|   0:00:05.0| 1895.7M|   WC_VIEW|  reg2reg| sa23_reg_4_/D        |
|  -0.223|   -0.223| -38.060|  -38.060|   69.03%|   0:00:00.0| 1895.7M|   WC_VIEW|  reg2reg| sa23_reg_4_/D        |
|  -0.222|   -0.222| -37.934|  -37.934|   69.10%|   0:00:01.0| 1895.7M|   WC_VIEW|  reg2reg| sa23_reg_0_/D        |
|  -0.222|   -0.222| -37.847|  -37.847|   69.11%|   0:00:07.0| 1895.7M|   WC_VIEW|  reg2reg| sa22_reg_5_/D        |
|  -0.222|   -0.222| -37.830|  -37.830|   69.11%|   0:00:01.0| 1895.7M|   WC_VIEW|  reg2reg| sa22_reg_5_/D        |
|  -0.222|   -0.222| -37.699|  -37.699|   69.17%|   0:00:02.0| 1895.7M|   WC_VIEW|  reg2reg| sa01_reg_4_/D        |
|  -0.221|   -0.221| -37.670|  -37.670|   69.18%|   0:00:00.0| 1895.7M|   WC_VIEW|  reg2reg| sa12_reg_0_/D        |
|  -0.221|   -0.221| -37.631|  -37.631|   69.19%|   0:00:05.0| 1895.7M|   WC_VIEW|  reg2reg| sa23_reg_4_/D        |
|  -0.221|   -0.221| -37.605|  -37.605|   69.20%|   0:00:00.0| 1895.7M|   WC_VIEW|  reg2reg| sa23_reg_4_/D        |
|  -0.220|   -0.220| -37.543|  -37.543|   69.26%|   0:00:01.0| 1895.7M|   WC_VIEW|  reg2reg| sa21_reg_2_/D        |
|  -0.221|   -0.221| -37.491|  -37.491|   69.26%|   0:00:06.0| 1895.7M|   WC_VIEW|  reg2reg| sa21_reg_2_/D        |
|  -0.220|   -0.220| -37.467|  -37.467|   69.29%|   0:00:00.0| 1895.7M|   WC_VIEW|  reg2reg| sa30_reg_0_/D        |
|  -0.220|   -0.220| -37.346|  -37.346|   69.35%|   0:00:01.0| 1895.7M|   WC_VIEW|  reg2reg| sa30_reg_0_/D        |
|  -0.219|   -0.219| -37.283|  -37.283|   69.37%|   0:00:01.0| 1895.7M|   WC_VIEW|  reg2reg| sa22_reg_5_/D        |
|  -0.219|   -0.219| -37.205|  -37.205|   69.38%|   0:00:06.0| 1895.7M|   WC_VIEW|  reg2reg| sa32_reg_5_/D        |
|  -0.218|   -0.218| -37.180|  -37.180|   69.39%|   0:00:01.0| 1895.7M|   WC_VIEW|  reg2reg| sa30_reg_6_/D        |
|  -0.218|   -0.218| -37.179|  -37.179|   69.39%|   0:00:00.0| 1895.7M|   WC_VIEW|  reg2reg| sa30_reg_6_/D        |
|  -0.218|   -0.218| -37.050|  -37.050|   69.46%|   0:00:01.0| 1895.7M|   WC_VIEW|  reg2reg| sa11_reg_2_/D        |
|  -0.218|   -0.218| -36.963|  -36.963|   69.48%|   0:00:08.0| 1895.7M|   WC_VIEW|  reg2reg| sa23_reg_2_/D        |
|  -0.218|   -0.218| -36.899|  -36.899|   69.48%|   0:00:02.0| 1895.7M|   WC_VIEW|  reg2reg| sa11_reg_2_/D        |
|  -0.218|   -0.218| -36.896|  -36.896|   69.48%|   0:00:00.0| 1895.7M|   WC_VIEW|  reg2reg| sa11_reg_2_/D        |
|  -0.217|   -0.217| -36.707|  -36.707|   69.55%|   0:00:01.0| 1895.7M|   WC_VIEW|  reg2reg| sa01_reg_3_/D        |
|  -0.217|   -0.217| -36.664|  -36.664|   69.56%|   0:00:04.0| 1895.7M|   WC_VIEW|  reg2reg| sa01_reg_3_/D        |
|  -0.217|   -0.217| -36.661|  -36.661|   69.57%|   0:00:02.0| 1895.7M|   WC_VIEW|  reg2reg| sa01_reg_3_/D        |
|  -0.215|   -0.215| -36.516|  -36.516|   69.63%|   0:00:01.0| 1895.7M|   WC_VIEW|  reg2reg| sa12_reg_0_/D        |
|  -0.215|   -0.215| -36.498|  -36.498|   69.63%|   0:00:07.0| 1895.7M|   WC_VIEW|  reg2reg| sa30_reg_0_/D        |
|  -0.215|   -0.215| -36.449|  -36.449|   69.71%|   0:00:02.0| 1895.7M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.214|   -0.214| -36.262|  -36.262|   69.75%|   0:00:01.0| 1895.7M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.224|   -0.224| -36.184|  -36.184|   69.76%|   0:00:07.0| 1895.7M|   WC_VIEW|  reg2reg| sa20_reg_3_/D        |
|  -0.214|   -0.214| -36.125|  -36.125|   69.76%|   0:00:00.0| 1895.7M|   WC_VIEW|  reg2reg| sa22_reg_5_/D        |
|  -0.213|   -0.213| -36.003|  -36.003|   69.83%|   0:00:01.0| 1895.7M|   WC_VIEW|  reg2reg| sa31_reg_1_/D        |
|  -0.213|   -0.213| -35.993|  -35.993|   69.84%|   0:00:07.0| 1895.7M|   WC_VIEW|  reg2reg| sa31_reg_1_/D        |
|  -0.212|   -0.212| -35.816|  -35.816|   69.91%|   0:00:01.0| 1895.7M|   WC_VIEW|  reg2reg| sa21_reg_1_/D        |
|  -0.212|   -0.212| -35.773|  -35.773|   69.91%|   0:00:11.0| 1895.7M|   WC_VIEW|  reg2reg| sa31_reg_1_/D        |
|  -0.212|   -0.212| -35.769|  -35.769|   69.92%|   0:00:02.0| 1895.7M|   WC_VIEW|  reg2reg| sa31_reg_1_/D        |
|  -0.212|   -0.212| -35.616|  -35.616|   69.99%|   0:00:01.0| 1895.7M|   WC_VIEW|  reg2reg| sa12_reg_0_/D        |
|  -0.212|   -0.212| -35.603|  -35.603|   70.00%|   0:00:00.0| 1895.7M|   WC_VIEW|  reg2reg| sa12_reg_0_/D        |
|  -0.211|   -0.211| -35.609|  -35.609|   70.00%|   0:00:00.0| 1895.7M|   WC_VIEW|  reg2reg| sa30_reg_0_/D        |
|  -0.211|   -0.211| -35.599|  -35.599|   70.01%|   0:00:04.0| 1895.7M|   WC_VIEW|  reg2reg| sa21_reg_2_/D        |
|  -0.211|   -0.211| -35.583|  -35.583|   70.01%|   0:00:03.0| 1895.7M|   WC_VIEW|  reg2reg| sa21_reg_2_/D        |
|  -0.209|   -0.209| -35.447|  -35.447|   70.10%|   0:00:02.0| 1895.7M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.209|   -0.209| -35.380|  -35.380|   70.10%|   0:00:13.0| 1895.7M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.209|   -0.209| -35.184|  -35.184|   70.18%|   0:00:01.0| 1895.7M|   WC_VIEW|  reg2reg| sa31_reg_1_/D        |
|  -0.208|   -0.208| -35.037|  -35.037|   70.22%|   0:00:02.0| 1895.7M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.208|   -0.208| -35.013|  -35.013|   70.23%|   0:00:03.0| 1860.2M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.207|   -0.207| -34.885|  -34.885|   70.28%|   0:00:01.0| 1860.2M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.207|   -0.207| -34.864|  -34.864|   70.28%|   0:00:04.0| 1879.3M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.207|   -0.207| -34.858|  -34.858|   70.28%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.207|   -0.207| -34.842|  -34.842|   70.33%|   0:00:01.0| 1879.3M|   WC_VIEW|  reg2reg| sa31_reg_1_/D        |
|  -0.206|   -0.206| -34.822|  -34.822|   70.34%|   0:00:01.0| 1879.3M|   WC_VIEW|  reg2reg| sa22_reg_5_/D        |
|  -0.206|   -0.206| -34.777|  -34.777|   70.35%|   0:00:01.0| 1879.3M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.206|   -0.206| -34.690|  -34.690|   70.37%|   0:00:05.0| 1879.3M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.206|   -0.206| -34.689|  -34.689|   70.37%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.205|   -0.205| -34.517|  -34.517|   70.45%|   0:00:01.0| 1879.3M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.205|   -0.205| -34.427|  -34.427|   70.49%|   0:00:02.0| 1879.3M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.205|   -0.205| -34.423|  -34.423|   70.49%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.205|   -0.205| -34.327|  -34.327|   70.51%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.204|   -0.204| -34.288|  -34.288|   70.56%|   0:00:02.0| 1879.3M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.204|   -0.204| -34.213|  -34.213|   70.74%|   0:00:04.0| 1879.3M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.206|   -0.206| -34.196|  -34.196|   70.75%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.204|   -0.204| -34.185|  -34.185|   70.76%|   0:00:01.0| 1879.3M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.204|   -0.204| -34.180|  -34.180|   70.76%|   0:00:01.0| 1879.3M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.204|   -0.204| -34.161|  -34.161|   70.78%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.204|   -0.204| -34.157|  -34.157|   70.79%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.204|   -0.204| -34.157|  -34.157|   70.80%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.204|   -0.204| -34.156|  -34.156|   70.81%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.204|   -0.204| -34.156|  -34.156|   70.81%|   0:00:01.0| 1879.3M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:09:18 real=0:09:18 mem=1879.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:09:18 real=0:09:18 mem=1879.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.085|  0.000|
|reg2reg   |-0.204|-34.156|
|HEPG      |-0.204|-34.156|
|All Paths |-0.204|-34.156|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.204 TNS Slack -34.156 Density 70.81
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] : totSession cpu/real = 0:20:39.2/0:21:03.4 (1.0), mem = 1879.3M
(I,S,L,T): WC_VIEW: 7.33989, 5.35214, 0.275447, 12.9675
Reclaim Optimization WNS Slack -0.204  TNS Slack -34.156 Density 70.81
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.81%|        -|  -0.204| -34.156|   0:00:00.0| 1879.3M|
|   70.78%|        8|  -0.204| -34.142|   0:00:01.0| 1879.3M|
|   70.41%|      262|  -0.204| -34.023|   0:00:03.0| 1879.3M|
|   70.41%|        0|  -0.204| -34.023|   0:00:01.0| 1879.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.204  TNS Slack -34.023 Density 70.41
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |        455 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:06.0) (real = 0:00:06.0) **
(I,S,L,T): WC_VIEW: 7.31373, 5.33257, 0.273022, 12.9193
*** AreaOpt #3 [finish] : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:20:45.4/0:21:09.6 (1.0), mem = 1879.3M
End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1863.25M, totSessionCpu=0:20:45).
*** Starting refinePlace (0:20:46 mem=1861.3M) ***
Total net bbox length = 3.155e+05 (1.497e+05 1.658e+05) (ext = 1.330e+05)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 15251 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...

Move report: incrNP moves 7945 insts, mean move: 6.28 um, max move: 41.60 um 
	Max move on inst (sa23_reg_3_): (77.60, 116.20) --> (64.80, 87.40)
Finished incrNP (cpu=0:00:07.5, real=0:00:07.0, mem=1870.4M)
End of Small incrNP (cpu=0:00:07.5, real=0:00:07.0)
Move report: Detail placement moves 5687 insts, mean move: 0.75 um, max move: 25.60 um 
	Max move on inst (FE_OCPC1577_sa10_sub_7): (39.60, 145.00) --> (39.20, 170.20)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1870.4MB
Summary Report:
Instances move: 12164 (out of 15251 movable)
Instances flipped: 42
Mean displacement: 4.41 um
Max displacement: 41.60 um (Instance: sa23_reg_3_) (77.6, 116.2) -> (64.8, 87.4)
	Length: 23 sites, height: 1 rows, site name: core, cell type: DFQD4
Total net bbox length = 3.333e+05 (1.613e+05 1.720e+05) (ext = 1.332e+05)
Runtime: CPU: 0:00:07.8 REAL: 0:00:08.0 MEM: 1870.4MB
*** Finished refinePlace (0:20:53 mem=1870.4M) ***
Finished re-routing un-routed nets (0:00:00.1 1862.4M)


Density : 0.7041
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:09.0 real=0:00:09.0 mem=1862.4M) ***
** GigaOpt Optimizer WNS Slack -0.267 TNS Slack -37.398 Density 70.41
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.089|  0.000|
|reg2reg   |-0.267|-37.398|
|HEPG      |-0.267|-37.398|
|All Paths |-0.267|-37.398|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.267|   -0.267| -37.398|  -37.398|   70.41%|   0:00:00.0| 1862.4M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.243|   -0.243| -36.552|  -36.552|   70.44%|   0:00:01.0| 1863.4M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.235|   -0.235| -36.416|  -36.416|   70.45%|   0:00:02.0| 1863.6M|   WC_VIEW|  reg2reg| sa30_reg_2_/D        |
|  -0.231|   -0.231| -36.190|  -36.190|   70.46%|   0:00:02.0| 1863.6M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.232|   -0.232| -36.172|  -36.172|   70.46%|   0:00:04.0| 1901.7M|   WC_VIEW|  reg2reg| sa23_reg_6_/D        |
|  -0.228|   -0.228| -36.137|  -36.137|   70.46%|   0:00:04.0| 1898.7M|   WC_VIEW|  reg2reg| sa01_reg_7_/D        |
|  -0.227|   -0.227| -36.026|  -36.026|   70.46%|   0:00:11.0| 1863.4M|   WC_VIEW|  reg2reg| sa01_reg_3_/D        |
|  -0.227|   -0.227| -35.943|  -35.943|   70.47%|   0:00:06.0| 1901.6M|   WC_VIEW|  reg2reg| sa01_reg_3_/D        |
|  -0.227|   -0.227| -35.929|  -35.929|   70.46%|   0:00:01.0| 1901.6M|   WC_VIEW|  reg2reg| sa01_reg_3_/D        |
|  -0.227|   -0.227| -35.927|  -35.927|   70.47%|   0:00:00.0| 1901.6M|   WC_VIEW|  reg2reg| sa01_reg_3_/D        |
|  -0.227|   -0.227| -35.904|  -35.904|   70.48%|   0:00:01.0| 1901.6M|   WC_VIEW|  reg2reg| sa01_reg_3_/D        |
|  -0.219|   -0.219| -35.775|  -35.775|   70.52%|   0:00:00.0| 1901.6M|   WC_VIEW|  reg2reg| sa32_reg_6_/D        |
|  -0.218|   -0.218| -35.447|  -35.447|   70.55%|   0:00:11.0| 1901.6M|   WC_VIEW|  reg2reg| sa01_reg_1_/D        |
|  -0.218|   -0.218| -35.356|  -35.356|   70.56%|   0:00:05.0| 1899.6M|   WC_VIEW|  reg2reg| sa01_reg_1_/D        |
|  -0.218|   -0.218| -35.333|  -35.333|   70.56%|   0:00:01.0| 1863.1M|   WC_VIEW|  reg2reg| sa01_reg_1_/D        |
|  -0.211|   -0.211| -35.095|  -35.095|   70.65%|   0:00:00.0| 1863.1M|   WC_VIEW|  reg2reg| sa11_reg_3_/D        |
|  -0.209|   -0.209| -34.741|  -34.741|   70.65%|   0:00:41.0| 1903.3M|   WC_VIEW|  reg2reg| sa32_reg_0_/D        |
|  -0.209|   -0.209| -34.637|  -34.637|   70.68%|   0:00:16.0| 1903.3M|   WC_VIEW|  reg2reg| sa32_reg_0_/D        |
|  -0.209|   -0.209| -34.353|  -34.353|   70.88%|   0:00:02.0| 1903.3M|   WC_VIEW|  reg2reg| sa13_reg_5_/D        |
|  -0.206|   -0.206| -34.269|  -34.269|   70.95%|   0:00:00.0| 1903.3M|   WC_VIEW|  reg2reg| sa21_reg_4_/D        |
|  -0.205|   -0.205| -34.223|  -34.223|   70.97%|   0:00:01.0| 1903.3M|   WC_VIEW|  reg2reg| sa13_reg_5_/D        |
|  -0.205|   -0.205| -34.188|  -34.188|   70.99%|   0:00:01.0| 1903.3M|   WC_VIEW|  reg2reg| sa13_reg_5_/D        |
|  -0.205|   -0.205| -34.182|  -34.182|   70.99%|   0:00:00.0| 1903.3M|   WC_VIEW|  reg2reg| sa13_reg_5_/D        |
|  -0.205|   -0.205| -33.943|  -33.943|   71.20%|   0:00:01.0| 1903.3M|   WC_VIEW|  reg2reg| sa13_reg_0_/D        |
|  -0.199|   -0.199| -33.675|  -33.675|   71.29%|   0:00:01.0| 1903.3M|   WC_VIEW|  reg2reg| sa22_reg_0_/D        |
|  -0.199|   -0.199| -33.478|  -33.478|   71.35%|   0:00:02.0| 1903.3M|   WC_VIEW|  reg2reg| sa22_reg_0_/D        |
|  -0.199|   -0.199| -33.456|  -33.456|   71.35%|   0:00:00.0| 1903.3M|   WC_VIEW|  reg2reg| sa22_reg_0_/D        |
|  -0.197|   -0.197| -32.617|  -32.617|   71.75%|   0:00:03.0| 1903.3M|   WC_VIEW|  reg2reg| sa13_reg_7_/D        |
|  -0.197|   -0.197| -32.471|  -32.471|   71.76%|   0:00:01.0| 1903.3M|   WC_VIEW|  reg2reg| sa01_reg_1_/D        |
|  -0.197|   -0.197| -32.433|  -32.433|   71.77%|   0:00:00.0| 1903.3M|   WC_VIEW|  reg2reg| sa01_reg_1_/D        |
|  -0.197|   -0.197| -32.256|  -32.256|   71.94%|   0:00:01.0| 1903.3M|   WC_VIEW|  reg2reg| sa01_reg_7_/D        |
|  -0.192|   -0.192| -32.178|  -32.178|   71.97%|   0:00:00.0| 1903.3M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
|  -0.192|   -0.192| -32.045|  -32.045|   72.00%|   0:00:02.0| 1903.3M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
|  -0.191|   -0.191| -31.675|  -31.675|   72.30%|   0:00:02.0| 1903.3M|   WC_VIEW|  reg2reg| sa31_reg_1_/D        |
|  -0.191|   -0.191| -31.603|  -31.603|   72.31%|   0:00:00.0| 1903.3M|   WC_VIEW|  reg2reg| sa31_reg_1_/D        |
|  -0.191|   -0.191| -31.587|  -31.587|   72.31%|   0:00:00.0| 1903.3M|   WC_VIEW|  reg2reg| sa31_reg_1_/D        |
|  -0.188|   -0.188| -31.380|  -31.380|   72.50%|   0:00:02.0| 1922.4M|   WC_VIEW|  reg2reg| sa31_reg_0_/D        |
|  -0.188|   -0.188| -31.183|  -31.183|   72.52%|   0:00:01.0| 1922.4M|   WC_VIEW|  reg2reg| sa31_reg_0_/D        |
|  -0.188|   -0.188| -31.152|  -31.152|   72.52%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| sa31_reg_0_/D        |
|  -0.185|   -0.185| -30.881|  -30.881|   72.74%|   0:00:03.0| 1922.4M|   WC_VIEW|  reg2reg| sa11_reg_1_/D        |
|  -0.188|   -0.188| -30.790|  -30.790|   72.77%|   0:00:01.0| 1922.4M|   WC_VIEW|  reg2reg| sa10_reg_3_/D        |
|  -0.188|   -0.188| -30.789|  -30.789|   72.77%|   0:00:01.0| 1922.4M|   WC_VIEW|  reg2reg| sa10_reg_3_/D        |
|  -0.184|   -0.184| -30.659|  -30.659|   72.89%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| sa20_reg_3_/D        |
|  -0.183|   -0.183| -30.331|  -30.331|   73.24%|   0:00:03.0| 1922.4M|   WC_VIEW|  reg2reg| sa12_reg_0_/D        |
|  -0.183|   -0.183| -30.255|  -30.255|   73.28%|   0:00:01.0| 1922.4M|   WC_VIEW|  reg2reg| sa12_reg_0_/D        |
|  -0.182|   -0.182| -29.948|  -29.948|   73.59%|   0:00:05.0| 1922.4M|   WC_VIEW|  reg2reg| sa11_reg_4_/D        |
|  -0.182|   -0.182| -29.742|  -29.742|   73.74%|   0:00:02.0| 1922.4M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.180|   -0.180| -29.682|  -29.682|   73.75%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.180|   -0.180| -29.616|  -29.616|   73.75%|   0:00:01.0| 1922.4M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.179|   -0.179| -29.456|  -29.456|   73.89%|   0:00:01.0| 1922.4M|   WC_VIEW|  reg2reg| sa22_reg_0_/D        |
|  -0.179|   -0.179| -29.415|  -29.415|   73.90%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| sa22_reg_0_/D        |
|  -0.179|   -0.179| -29.414|  -29.414|   73.90%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| sa22_reg_0_/D        |
|  -0.178|   -0.178| -29.270|  -29.270|   74.00%|   0:00:02.0| 1922.4M|   WC_VIEW|  reg2reg| sa03_reg_2_/D        |
|  -0.178|   -0.178| -29.225|  -29.225|   74.00%|   0:00:01.0| 1922.4M|   WC_VIEW|  reg2reg| sa03_reg_2_/D        |
|  -0.178|   -0.178| -29.149|  -29.149|   74.10%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| sa20_reg_3_/D        |
|  -0.178|   -0.178| -29.168|  -29.168|   74.16%|   0:00:01.0| 1922.4M|   WC_VIEW|  reg2reg| sa02_reg_5_/D        |
|  -0.178|   -0.178| -29.154|  -29.154|   74.16%|   0:00:01.0| 1922.4M|   WC_VIEW|  reg2reg| sa02_reg_5_/D        |
|  -0.176|   -0.176| -29.001|  -29.001|   74.23%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| sa11_reg_2_/D        |
|  -0.176|   -0.176| -28.958|  -28.958|   74.24%|   0:00:01.0| 1922.4M|   WC_VIEW|  reg2reg| sa11_reg_2_/D        |
|  -0.176|   -0.176| -28.957|  -28.957|   74.25%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| sa11_reg_2_/D        |
|  -0.176|   -0.176| -28.649|  -28.649|   74.50%|   0:00:02.0| 1922.4M|   WC_VIEW|  reg2reg| sa10_reg_2_/D        |
|  -0.174|   -0.174| -28.395|  -28.395|   74.64%|   0:00:01.0| 1922.4M|   WC_VIEW|  reg2reg| sa22_reg_3_/D        |
|  -0.174|   -0.174| -28.367|  -28.367|   74.63%|   0:00:01.0| 1922.4M|   WC_VIEW|  reg2reg| sa22_reg_3_/D        |
|  -0.174|   -0.174| -28.351|  -28.351|   74.63%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| sa22_reg_3_/D        |
|  -0.174|   -0.174| -28.142|  -28.142|   74.81%|   0:00:02.0| 1922.4M|   WC_VIEW|  reg2reg| sa12_reg_0_/D        |
|  -0.173|   -0.173| -28.073|  -28.073|   74.88%|   0:00:01.0| 1922.4M|   WC_VIEW|  reg2reg| sa33_reg_0_/D        |
|  -0.173|   -0.173| -28.061|  -28.061|   74.89%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| sa33_reg_0_/D        |
|  -0.172|   -0.172| -27.992|  -27.992|   75.04%|   0:00:02.0| 1922.4M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.171|   -0.171| -27.868|  -27.868|   75.20%|   0:00:01.0| 1922.4M|   WC_VIEW|  reg2reg| sa13_reg_5_/D        |
|  -0.171|   -0.171| -27.857|  -27.857|   75.21%|   0:00:01.0| 1922.4M|   WC_VIEW|  reg2reg| sa13_reg_5_/D        |
|  -0.170|   -0.170| -27.649|  -27.649|   75.37%|   0:00:02.0| 1922.4M|   WC_VIEW|  reg2reg| sa20_reg_3_/D        |
|  -0.170|   -0.170| -27.619|  -27.619|   75.38%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| sa20_reg_3_/D        |
|  -0.169|   -0.169| -27.546|  -27.546|   75.50%|   0:00:02.0| 1922.4M|   WC_VIEW|  reg2reg| sa03_reg_2_/D        |
|  -0.169|   -0.169| -27.523|  -27.523|   75.52%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| sa03_reg_2_/D        |
|  -0.168|   -0.168| -27.311|  -27.311|   75.67%|   0:00:02.0| 1867.4M|   WC_VIEW|  reg2reg| sa10_reg_5_/D        |
|  -0.168|   -0.168| -27.274|  -27.274|   75.67%|   0:00:00.0| 1867.4M|   WC_VIEW|  reg2reg| sa10_reg_5_/D        |
|  -0.167|   -0.167| -27.149|  -27.149|   75.78%|   0:00:02.0| 1872.4M|   WC_VIEW|  reg2reg| sa23_reg_2_/D        |
|  -0.166|   -0.166| -26.976|  -26.976|   75.90%|   0:00:01.0| 1891.5M|   WC_VIEW|  reg2reg| sa10_reg_1_/D        |
|  -0.166|   -0.166| -26.949|  -26.949|   75.91%|   0:00:01.0| 1891.5M|   WC_VIEW|  reg2reg| sa10_reg_1_/D        |
|  -0.166|   -0.166| -26.741|  -26.741|   76.09%|   0:00:02.0| 1891.5M|   WC_VIEW|  reg2reg| sa01_reg_3_/D        |
|  -0.165|   -0.165| -26.580|  -26.580|   76.20%|   0:00:02.0| 1891.5M|   WC_VIEW|  reg2reg| sa22_reg_3_/D        |
|  -0.165|   -0.165| -26.570|  -26.570|   76.20%|   0:00:00.0| 1891.5M|   WC_VIEW|  reg2reg| sa22_reg_3_/D        |
|  -0.164|   -0.164| -26.403|  -26.403|   76.31%|   0:00:02.0| 1929.7M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
|  -0.163|   -0.163| -26.359|  -26.359|   76.32%|   0:00:03.0| 1929.7M|   WC_VIEW|  reg2reg| sa30_reg_1_/D        |
|  -0.162|   -0.162| -26.320|  -26.320|   76.32%|   0:00:12.0| 1929.7M|   WC_VIEW|  reg2reg| sa20_reg_0_/D        |
|  -0.162|   -0.162| -26.245|  -26.245|   76.34%|   0:00:26.0| 1911.7M|   WC_VIEW|  reg2reg| sa21_reg_0_/D        |
|  -0.162|   -0.162| -26.226|  -26.226|   76.34%|   0:00:06.0| 1892.7M|   WC_VIEW|  reg2reg| sa21_reg_0_/D        |
|  -0.160|   -0.160| -25.971|  -25.971|   76.60%|   0:00:02.0| 1892.7M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.159|   -0.159| -25.917|  -25.917|   76.61%|   0:00:03.0| 1892.7M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
|  -0.160|   -0.160| -25.892|  -25.892|   76.62%|   0:00:06.0| 1892.7M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
|  -0.160|   -0.160| -25.877|  -25.877|   76.62%|   0:00:02.0| 1892.7M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
|  -0.159|   -0.159| -25.677|  -25.677|   76.81%|   0:00:01.0| 1892.7M|   WC_VIEW|  reg2reg| sa10_reg_2_/D        |
|  -0.159|   -0.159| -25.310|  -25.310|   77.06%|   0:00:03.0| 1894.3M|   WC_VIEW|  reg2reg| sa20_reg_4_/D        |
|  -0.157|   -0.157| -25.321|  -25.321|   77.07%|   0:00:04.0| 1894.3M|   WC_VIEW|  reg2reg| sa13_reg_0_/D        |
|  -0.156|   -0.156| -25.305|  -25.305|   77.10%|   0:00:07.0| 1894.3M|   WC_VIEW|  reg2reg| sa21_reg_2_/D        |
|  -0.156|   -0.156| -25.236|  -25.236|   77.10%|   0:00:15.0| 1894.3M|   WC_VIEW|  reg2reg| sa21_reg_2_/D        |
|  -0.156|   -0.156| -25.232|  -25.232|   77.10%|   0:00:00.0| 1894.3M|   WC_VIEW|  reg2reg| sa21_reg_2_/D        |
|  -0.156|   -0.156| -25.020|  -25.020|   77.36%|   0:00:02.0| 1894.3M|   WC_VIEW|  reg2reg| sa01_reg_4_/D        |
|  -0.155|   -0.155| -24.919|  -24.919|   77.44%|   0:00:01.0| 1894.3M|   WC_VIEW|  reg2reg| sa01_reg_6_/D        |
|  -0.154|   -0.154| -24.873|  -24.873|   77.46%|   0:00:08.0| 1894.3M|   WC_VIEW|  reg2reg| sa20_reg_3_/D        |
|  -0.154|   -0.154| -24.833|  -24.833|   77.46%|   0:00:01.0| 1894.3M|   WC_VIEW|  reg2reg| sa20_reg_3_/D        |
|  -0.154|   -0.154| -24.678|  -24.678|   77.61%|   0:00:01.0| 1894.3M|   WC_VIEW|  reg2reg| sa02_reg_4_/D        |
|  -0.154|   -0.154| -24.642|  -24.642|   77.62%|   0:00:06.0| 1894.3M|   WC_VIEW|  reg2reg| sa02_reg_4_/D        |
|  -0.153|   -0.153| -24.557|  -24.557|   77.75%|   0:00:01.0| 1894.3M|   WC_VIEW|  reg2reg| sa31_reg_3_/D        |
|  -0.153|   -0.153| -24.535|  -24.535|   77.75%|   0:00:22.0| 1895.4M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.153|   -0.153| -24.527|  -24.527|   77.75%|   0:00:00.0| 1895.4M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.152|   -0.152| -24.326|  -24.326|   77.94%|   0:00:02.0| 1895.4M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.152|   -0.152| -24.289|  -24.289|   77.95%|   0:00:15.0| 1895.4M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.153|   -0.153| -24.275|  -24.275|   77.94%|   0:00:02.0| 1896.4M|   WC_VIEW|  reg2reg| sa21_reg_2_/D        |
|  -0.152|   -0.152| -24.267|  -24.267|   77.95%|   0:00:00.0| 1896.4M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.151|   -0.151| -24.110|  -24.110|   78.12%|   0:00:01.0| 1896.4M|   WC_VIEW|  reg2reg| sa30_reg_0_/D        |
|  -0.151|   -0.151| -24.029|  -24.029|   78.12%|   0:00:16.0| 1897.4M|   WC_VIEW|  reg2reg| sa30_reg_0_/D        |
|  -0.152|   -0.152| -23.894|  -23.894|   78.25%|   0:00:01.0| 1897.4M|   WC_VIEW|  reg2reg| sa30_reg_2_/D        |
|  -0.149|   -0.149| -23.865|  -23.865|   78.30%|   0:00:01.0| 1897.4M|   WC_VIEW|  reg2reg| sa31_reg_7_/D        |
|  -0.149|   -0.149| -23.805|  -23.805|   78.31%|   0:00:10.0| 1916.5M|   WC_VIEW|  reg2reg| sa11_reg_4_/D        |
|  -0.148|   -0.148| -23.670|  -23.670|   78.47%|   0:00:11.0| 1916.5M|   WC_VIEW|  reg2reg| sa03_reg_4_/D        |
|  -0.148|   -0.148| -23.659|  -23.659|   78.49%|   0:00:06.0| 1916.5M|   WC_VIEW|  reg2reg| sa03_reg_4_/D        |
|  -0.148|   -0.148| -23.477|  -23.477|   78.65%|   0:00:02.0| 1916.5M|   WC_VIEW|  reg2reg| sa20_reg_1_/D        |
|  -0.147|   -0.147| -23.351|  -23.351|   78.74%|   0:00:00.0| 1916.5M|   WC_VIEW|  reg2reg| sa22_reg_3_/D        |
|  -0.147|   -0.147| -23.368|  -23.368|   78.76%|   0:00:04.0| 1916.5M|   WC_VIEW|  reg2reg| sa13_reg_0_/D        |
|  -0.148|   -0.148| -23.333|  -23.333|   78.77%|   0:00:05.0| 1916.5M|   WC_VIEW|  reg2reg| sa13_reg_0_/D        |
|  -0.148|   -0.148| -23.233|  -23.233|   78.84%|   0:00:00.0| 1916.5M|   WC_VIEW|  reg2reg| sa10_reg_0_/D        |
|  -0.146|   -0.146| -23.217|  -23.217|   78.86%|   0:00:00.0| 1916.5M|   WC_VIEW|  reg2reg| sa02_reg_5_/D        |
|  -0.146|   -0.146| -23.209|  -23.209|   78.87%|   0:00:07.0| 1916.5M|   WC_VIEW|  reg2reg| sa02_reg_5_/D        |
|  -0.146|   -0.146| -23.191|  -23.191|   78.87%|   0:00:00.0| 1916.5M|   WC_VIEW|  reg2reg| sa02_reg_5_/D        |
|  -0.144|   -0.144| -22.926|  -22.926|   79.05%|   0:00:02.0| 1935.5M|   WC_VIEW|  reg2reg| sa10_reg_1_/D        |
|  -0.144|   -0.144| -22.925|  -22.925|   79.07%|   0:00:06.0| 1917.5M|   WC_VIEW|  reg2reg| sa31_reg_5_/D        |
|  -0.144|   -0.144| -22.854|  -22.854|   79.07%|   0:00:04.0| 1917.5M|   WC_VIEW|  reg2reg| sa31_reg_5_/D        |
|  -0.145|   -0.145| -22.641|  -22.641|   79.35%|   0:00:02.0| 1917.5M|   WC_VIEW|  reg2reg| sa02_reg_2_/D        |
|  -0.149|   -0.149| -22.568|  -22.568|   79.42%|   0:00:00.0| 1917.5M|   WC_VIEW|  reg2reg| sa02_reg_2_/D        |
|  -0.147|   -0.147| -22.559|  -22.559|   79.41%|   0:00:00.0| 1917.5M|   WC_VIEW|  reg2reg| sa02_reg_2_/D        |
|  -0.144|   -0.144| -22.562|  -22.562|   79.51%|   0:00:03.0| 1917.5M|   WC_VIEW|  reg2reg| sa12_reg_7_/D        |
|  -0.155|   -0.155| -22.551|  -22.551|   79.66%|   0:00:02.0| 1917.5M|   WC_VIEW|  reg2reg| sa02_reg_2_/D        |
|  -0.146|   -0.146| -22.536|  -22.536|   79.67%|   0:00:00.0| 1917.5M|   WC_VIEW|  reg2reg| sa02_reg_4_/D        |
|  -0.142|   -0.142| -22.513|  -22.513|   79.67%|   0:00:02.0| 1917.5M|   WC_VIEW|  reg2reg| sa02_reg_7_/D        |
|  -0.142|   -0.142| -22.463|  -22.463|   79.67%|   0:00:19.0| 1919.2M|   WC_VIEW|  reg2reg| sa20_reg_4_/D        |
|  -0.142|   -0.142| -22.450|  -22.450|   79.67%|   0:00:02.0| 1919.2M|   WC_VIEW|  reg2reg| sa20_reg_4_/D        |
|  -0.142|   -0.142| -22.235|  -22.235|   79.86%|   0:00:01.0| 1919.2M|   WC_VIEW|  reg2reg| sa00_reg_0_/D        |
|  -0.141|   -0.141| -22.097|  -22.097|   79.95%|   0:00:02.0| 1919.2M|   WC_VIEW|  reg2reg| sa23_reg_5_/D        |
|  -0.141|   -0.141| -22.055|  -22.055|   79.96%|   0:00:08.0| 1919.2M|   WC_VIEW|  reg2reg| sa13_reg_4_/D        |
|  -0.140|   -0.140| -22.047|  -22.047|   79.96%|   0:00:01.0| 1919.2M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.140|   -0.140| -21.999|  -21.999|   80.10%|   0:00:01.0| 1919.2M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
|  -0.141|   -0.141| -21.961|  -21.961|   80.16%|   0:00:01.0| 1919.2M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.140|   -0.140| -21.949|  -21.949|   80.16%|   0:00:00.0| 1919.2M|   WC_VIEW|  reg2reg| sa12_reg_0_/D        |
|  -0.139|   -0.139| -21.962|  -21.962|   80.16%|   0:00:07.0| 1919.2M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.139|   -0.139| -21.949|  -21.949|   80.15%|   0:00:03.0| 1919.2M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.138|   -0.138| -21.827|  -21.827|   80.28%|   0:00:01.0| 1919.2M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.138|   -0.138| -21.788|  -21.788|   80.28%|   0:00:14.0| 1919.2M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.138|   -0.138| -21.786|  -21.786|   80.28%|   0:00:03.0| 1919.2M|   WC_VIEW|  reg2reg| sa03_reg_2_/D        |
|  -0.138|   -0.138| -21.772|  -21.772|   80.28%|   0:00:01.0| 1919.2M|   WC_VIEW|  reg2reg| sa02_reg_3_/D        |
|  -0.138|   -0.138| -21.649|  -21.649|   80.43%|   0:00:02.0| 1919.2M|   WC_VIEW|  reg2reg| sa20_reg_3_/D        |
|  -0.139|   -0.139| -21.569|  -21.569|   80.45%|   0:00:17.0| 1919.2M|   WC_VIEW|  reg2reg| u0/w_reg_3__5_/D     |
|  -0.137|   -0.137| -21.545|  -21.545|   80.45%|   0:00:00.0| 1919.2M|   WC_VIEW|  reg2reg| sa12_reg_3_/D        |
|  -0.136|   -0.136| -21.367|  -21.367|   80.66%|   0:00:03.0| 1919.2M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.136|   -0.136| -21.340|  -21.340|   80.68%|   0:00:06.0| 1919.2M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.136|   -0.136| -21.330|  -21.330|   80.68%|   0:00:00.0| 1919.2M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.136|   -0.136| -21.208|  -21.208|   80.89%|   0:00:02.0| 1919.2M|   WC_VIEW|  reg2reg| sa01_reg_7_/D        |
|  -0.135|   -0.135| -21.161|  -21.161|   80.95%|   0:00:01.0| 1919.2M|   WC_VIEW|  reg2reg| sa30_reg_7_/D        |
|  -0.135|   -0.135| -21.104|  -21.104|   80.96%|   0:00:08.0| 1882.2M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.134|   -0.134| -21.000|  -21.000|   81.08%|   0:00:03.0| 1882.2M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.134|   -0.134| -20.984|  -20.984|   81.08%|   0:00:04.0| 1882.2M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.135|   -0.135| -20.812|  -20.812|   81.24%|   0:00:02.0| 1882.2M|   WC_VIEW|  reg2reg| sa23_reg_4_/D        |
|  -0.133|   -0.133| -20.755|  -20.755|   81.27%|   0:00:00.0| 1882.2M|   WC_VIEW|  reg2reg| sa22_reg_1_/D        |
|  -0.132|   -0.132| -20.694|  -20.694|   81.27%|   0:00:19.0| 1902.3M|   WC_VIEW|  reg2reg| sa30_reg_6_/D        |
|  -0.132|   -0.132| -20.663|  -20.663|   81.27%|   0:00:15.0| 1902.4M|   WC_VIEW|  reg2reg| sa30_reg_6_/D        |
|  -0.132|   -0.132| -20.533|  -20.533|   81.53%|   0:00:02.0| 1902.4M|   WC_VIEW|  reg2reg| sa20_reg_0_/D        |
|  -0.132|   -0.132| -20.486|  -20.486|   81.54%|   0:00:16.0| 1902.4M|   WC_VIEW|  reg2reg| sa20_reg_0_/D        |
|  -0.131|   -0.131| -20.347|  -20.347|   81.72%|   0:00:02.0| 1902.4M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.131|   -0.131| -20.276|  -20.276|   81.72%|   0:00:19.0| 1903.4M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.131|   -0.131| -20.272|  -20.272|   81.75%|   0:00:00.0| 1903.4M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.130|   -0.130| -20.143|  -20.143|   81.85%|   0:00:02.0| 1903.4M|   WC_VIEW|  reg2reg| sa01_reg_6_/D        |
|  -0.129|   -0.129| -20.113|  -20.113|   81.90%|   0:00:00.0| 1903.4M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.130|   -0.130| -20.086|  -20.086|   81.89%|   0:00:08.0| 1903.4M|   WC_VIEW|  reg2reg| sa10_reg_2_/D        |
|  -0.129|   -0.129| -20.050|  -20.050|   81.89%|   0:00:03.0| 1903.4M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.130|   -0.130| -19.956|  -19.956|   81.99%|   0:00:02.0| 1903.4M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.128|   -0.128| -19.939|  -19.939|   82.00%|   0:00:00.0| 1903.4M|   WC_VIEW|  reg2reg| sa13_reg_0_/D        |
|  -0.128|   -0.128| -19.924|  -19.924|   82.01%|   0:00:11.0| 1903.4M|   WC_VIEW|  reg2reg| sa13_reg_0_/D        |
|  -0.127|   -0.127| -19.826|  -19.826|   82.14%|   0:00:01.0| 1903.4M|   WC_VIEW|  reg2reg| sa33_reg_3_/D        |
|  -0.127|   -0.127| -19.772|  -19.772|   82.15%|   0:00:18.0| 1903.4M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.128|   -0.128| -19.556|  -19.556|   82.32%|   0:00:11.0| 1903.5M|   WC_VIEW|  reg2reg| sa10_reg_2_/D        |
|  -0.126|   -0.126| -19.538|  -19.538|   82.36%|   0:00:01.0| 1903.5M|   WC_VIEW|  reg2reg| sa33_reg_1_/D        |
|  -0.126|   -0.126| -19.503|  -19.503|   82.36%|   0:00:07.0| 1905.0M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.126|   -0.126| -19.473|  -19.473|   82.36%|   0:00:02.0| 1905.0M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.125|   -0.125| -19.198|  -19.198|   82.60%|   0:00:02.0| 1905.0M|   WC_VIEW|  reg2reg| sa01_reg_7_/D        |
|  -0.126|   -0.126| -19.137|  -19.137|   82.60%|   0:00:08.0| 1924.1M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.125|   -0.125| -19.047|  -19.047|   82.69%|   0:00:00.0| 1924.1M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.125|   -0.125| -19.040|  -19.040|   82.71%|   0:00:01.0| 1924.1M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.124|   -0.124| -19.005|  -19.005|   82.73%|   0:00:01.0| 1924.1M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.124|   -0.124| -18.993|  -18.993|   82.74%|   0:00:03.0| 1924.1M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.125|   -0.125| -18.877|  -18.877|   82.89%|   0:00:01.0| 1924.1M|   WC_VIEW|  reg2reg| sa32_reg_2_/D        |
|  -0.123|   -0.123| -18.851|  -18.851|   82.91%|   0:00:00.0| 1924.1M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.123|   -0.123| -18.791|  -18.791|   82.91%|   0:00:09.0| 1924.1M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.122|   -0.122| -18.611|  -18.611|   83.09%|   0:00:01.0| 1924.1M|   WC_VIEW|  reg2reg| sa10_reg_2_/D        |
|  -0.122|   -0.122| -18.604|  -18.604|   83.09%|   0:00:10.0| 1924.1M|   WC_VIEW|  reg2reg| sa10_reg_2_/D        |
|  -0.122|   -0.122| -18.467|  -18.467|   83.22%|   0:00:01.0| 1924.1M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.123|   -0.123| -18.446|  -18.446|   83.27%|   0:00:01.0| 1924.1M|   WC_VIEW|  reg2reg| sa12_reg_4_/D        |
|  -0.122|   -0.122| -18.444|  -18.444|   83.27%|   0:00:01.0| 1924.1M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.123|   -0.123| -18.443|  -18.443|   83.40%|   0:00:03.0| 1924.1M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.123|   -0.123| -18.435|  -18.435|   83.40%|   0:00:01.0| 1924.1M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.123|   -0.123| -18.431|  -18.431|   83.41%|   0:00:00.0| 1924.1M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.123|   -0.123| -18.431|  -18.431|   83.42%|   0:00:00.0| 1924.1M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.123|   -0.123| -18.431|  -18.431|   83.42%|   0:00:00.0| 1924.1M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:11:47 real=0:11:47 mem=1924.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:11:47 real=0:11:47 mem=1924.1M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.086|  0.000|
|reg2reg   |-0.123|-18.431|
|HEPG      |-0.123|-18.431|
|All Paths |-0.123|-18.431|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.123 TNS Slack -18.431 Density 83.42
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] : totSession cpu/real = 0:32:41.9/0:33:05.7 (1.0), mem = 1924.1M
(I,S,L,T): WC_VIEW: 8.27864, 6.16194, 0.362447, 14.803
Reclaim Optimization WNS Slack -0.123  TNS Slack -18.431 Density 83.42
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   83.42%|        -|  -0.123| -18.431|   0:00:00.0| 1924.1M|
|   83.40%|        7|  -0.123| -18.419|   0:00:01.0| 1924.1M|
|   82.35%|      612|  -0.119| -18.147|   0:00:06.0| 1924.1M|
|   82.35%|        2|  -0.119| -18.148|   0:00:00.0| 1924.1M|
|   82.35%|        0|  -0.119| -18.148|   0:00:00.0| 1924.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.119  TNS Slack -18.148 Density 82.35
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |        566 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:09.3) (real = 0:00:09.0) **
(I,S,L,T): WC_VIEW: 8.20216, 6.09699, 0.356161, 14.6553
*** AreaOpt #4 [finish] : cpu/real = 0:00:09.4/0:00:09.4 (1.0), totSession cpu/real = 0:32:51.3/0:33:15.1 (1.0), mem = 1924.1M
End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1889.09M, totSessionCpu=0:32:51).
*** Starting refinePlace (0:32:51 mem=1884.1M) ***
Total net bbox length = 3.363e+05 (1.632e+05 1.731e+05) (ext = 1.332e+05)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 15507 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...

Move report: incrNP moves 13435 insts, mean move: 8.15 um, max move: 112.00 um 
	Max move on inst (FE_RC_366_0): (91.40, 29.80) --> (136.80, 96.40)
Finished incrNP (cpu=0:00:12.9, real=0:00:12.0, mem=1900.4M)
End of Small incrNP (cpu=0:00:12.9, real=0:00:12.0)
Move report: Detail placement moves 7807 insts, mean move: 0.51 um, max move: 34.40 um 
	Max move on inst (FE_OCPC1577_sa10_sub_7): (39.60, 136.00) --> (39.40, 170.20)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1900.4MB
Summary Report:
Instances move: 14554 (out of 15507 movable)
Instances flipped: 29
Mean displacement: 7.58 um
Max displacement: 111.80 um (Instance: FE_RC_366_0) (91.4, 29.8) -> (136.6, 96.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKND3
Total net bbox length = 3.411e+05 (1.667e+05 1.744e+05) (ext = 1.329e+05)
Runtime: CPU: 0:00:13.3 REAL: 0:00:14.0 MEM: 1900.4MB
*** Finished refinePlace (0:33:05 mem=1900.4M) ***
Finished re-routing un-routed nets (0:00:00.3 1886.4M)


Density : 0.8235
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:15.7 real=0:00:16.0 mem=1886.4M) ***
** GigaOpt Optimizer WNS Slack -0.201 TNS Slack -23.688 Density 82.35
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.091|  0.000|
|reg2reg   |-0.201|-23.688|
|HEPG      |-0.201|-23.688|
|All Paths |-0.201|-23.688|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.201|   -0.201| -23.688|  -23.688|   82.35%|   0:00:00.0| 1886.4M|   WC_VIEW|  reg2reg| sa10_reg_4_/D        |
|  -0.167|   -0.167| -22.755|  -22.755|   82.41%|   0:00:14.0| 1907.1M|   WC_VIEW|  reg2reg| u0/w_reg_3__25_/D    |
|  -0.160|   -0.160| -22.449|  -22.449|   82.43%|   0:00:04.0| 1907.1M|   WC_VIEW|  reg2reg| sa30_reg_7_/D        |
|  -0.165|   -0.165| -22.065|  -22.065|   82.44%|   0:00:09.0| 1907.2M|   WC_VIEW|  reg2reg| sa13_reg_7_/D        |
|  -0.159|   -0.159| -22.056|  -22.056|   82.44%|   0:00:01.0| 1907.2M|   WC_VIEW|  reg2reg| sa10_reg_5_/D        |
|  -0.159|   -0.159| -22.025|  -22.025|   82.44%|   0:00:02.0| 1907.2M|   WC_VIEW|  reg2reg| sa10_reg_5_/D        |
|  -0.152|   -0.152| -21.631|  -21.631|   82.48%|   0:00:01.0| 1907.2M|   WC_VIEW|  reg2reg| sa10_reg_3_/D        |
|  -0.149|   -0.149| -21.455|  -21.455|   82.48%|   0:00:18.0| 1926.2M|   WC_VIEW|  reg2reg| sa02_reg_4_/D        |
|  -0.149|   -0.149| -21.410|  -21.410|   82.48%|   0:00:00.0| 1926.2M|   WC_VIEW|  reg2reg| sa02_reg_4_/D        |
|  -0.144|   -0.144| -21.143|  -21.143|   82.62%|   0:00:01.0| 1926.2M|   WC_VIEW|  reg2reg| sa23_reg_5_/D        |
|  -0.144|   -0.144| -21.026|  -21.026|   82.63%|   0:00:01.0| 1926.2M|   WC_VIEW|  reg2reg| sa23_reg_5_/D        |
|  -0.140|   -0.140| -20.775|  -20.775|   82.77%|   0:00:01.0| 1926.2M|   WC_VIEW|  reg2reg| sa21_reg_4_/D        |
|  -0.141|   -0.141| -20.698|  -20.698|   82.79%|   0:00:01.0| 1926.2M|   WC_VIEW|  reg2reg| sa23_reg_5_/D        |
|  -0.139|   -0.139| -20.687|  -20.687|   82.79%|   0:00:00.0| 1926.2M|   WC_VIEW|  reg2reg| sa02_reg_0_/D        |
|  -0.139|   -0.139| -20.342|  -20.342|   83.04%|   0:00:02.0| 1926.2M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.139|   -0.139| -20.336|  -20.336|   83.04%|   0:00:00.0| 1926.2M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.145|   -0.145| -20.301|  -20.301|   83.13%|   0:00:00.0| 1926.2M|   WC_VIEW|  reg2reg| sa11_reg_6_/D        |
|  -0.134|   -0.134| -20.208|  -20.208|   83.13%|   0:00:00.0| 1926.2M|   WC_VIEW|  reg2reg| sa13_reg_0_/D        |
|  -0.134|   -0.134| -20.056|  -20.056|   83.14%|   0:00:02.0| 1926.2M|   WC_VIEW|  reg2reg| sa13_reg_0_/D        |
|  -0.133|   -0.133| -19.759|  -19.759|   83.38%|   0:00:02.0| 1926.2M|   WC_VIEW|  reg2reg| sa10_reg_3_/D        |
|  -0.133|   -0.133| -19.748|  -19.748|   83.38%|   0:00:00.0| 1926.2M|   WC_VIEW|  reg2reg| sa10_reg_3_/D        |
|  -0.132|   -0.132| -19.713|  -19.713|   83.52%|   0:00:01.0| 1926.2M|   WC_VIEW|  reg2reg| sa31_reg_2_/D        |
|  -0.132|   -0.132| -19.596|  -19.596|   83.50%|   0:00:00.0| 1926.2M|   WC_VIEW|  reg2reg| sa31_reg_2_/D        |
|  -0.131|   -0.131| -19.477|  -19.477|   83.64%|   0:00:02.0| 1926.2M|   WC_VIEW|  reg2reg| sa23_reg_5_/D        |
|  -0.131|   -0.131| -19.415|  -19.415|   83.64%|   0:00:00.0| 1926.2M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.130|   -0.130| -19.316|  -19.316|   83.79%|   0:00:03.0| 1926.2M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.130|   -0.130| -19.296|  -19.296|   83.79%|   0:00:00.0| 1926.2M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.128|   -0.128| -19.147|  -19.147|   83.91%|   0:00:01.0| 1926.2M|   WC_VIEW|  reg2reg| sa13_reg_0_/D        |
|  -0.128|   -0.128| -19.139|  -19.139|   83.91%|   0:00:01.0| 1926.2M|   WC_VIEW|  reg2reg| sa13_reg_0_/D        |
|  -0.132|   -0.132| -19.065|  -19.065|   84.03%|   0:00:04.0| 1926.2M|   WC_VIEW|  reg2reg| sa13_reg_7_/D        |
|  -0.127|   -0.127| -19.008|  -19.008|   84.05%|   0:00:00.0| 1926.2M|   WC_VIEW|  reg2reg| sa12_reg_1_/D        |
|  -0.127|   -0.127| -18.993|  -18.993|   84.05%|   0:00:01.0| 1926.2M|   WC_VIEW|  reg2reg| sa12_reg_1_/D        |
|  -0.125|   -0.125| -18.943|  -18.943|   84.19%|   0:00:01.0| 1926.2M|   WC_VIEW|  reg2reg| sa02_reg_4_/D        |
|  -0.124|   -0.124| -18.822|  -18.822|   84.42%|   0:00:04.0| 1888.2M|   WC_VIEW|  reg2reg| sa33_reg_0_/D        |
|  -0.124|   -0.124| -18.789|  -18.789|   84.42%|   0:00:01.0| 1888.2M|   WC_VIEW|  reg2reg| sa33_reg_0_/D        |
|  -0.123|   -0.123| -18.653|  -18.653|   84.62%|   0:00:02.0| 1888.2M|   WC_VIEW|  reg2reg| sa03_reg_4_/D        |
|  -0.123|   -0.123| -18.636|  -18.636|   84.63%|   0:00:01.0| 1888.2M|   WC_VIEW|  reg2reg| sa03_reg_4_/D        |
|  -0.122|   -0.122| -18.346|  -18.346|   84.77%|   0:00:01.0| 1926.4M|   WC_VIEW|  reg2reg| sa31_reg_1_/D        |
|  -0.122|   -0.122| -18.307|  -18.307|   84.78%|   0:00:00.0| 1926.4M|   WC_VIEW|  reg2reg| sa31_reg_1_/D        |
|  -0.124|   -0.124| -18.257|  -18.257|   84.91%|   0:00:03.0| 1926.4M|   WC_VIEW|  reg2reg| sa31_reg_5_/D        |
|  -0.120|   -0.120| -18.236|  -18.236|   84.93%|   0:00:00.0| 1926.4M|   WC_VIEW|  reg2reg| sa10_reg_5_/D        |
|  -0.120|   -0.120| -18.195|  -18.195|   84.93%|   0:00:00.0| 1926.4M|   WC_VIEW|  reg2reg| sa10_reg_5_/D        |
|  -0.120|   -0.120| -18.041|  -18.041|   85.05%|   0:00:03.0| 1926.4M|   WC_VIEW|  reg2reg| sa31_reg_1_/D        |
|  -0.117|   -0.117| -17.909|  -17.909|   85.23%|   0:00:02.0| 1926.4M|   WC_VIEW|  reg2reg| sa31_reg_2_/D        |
|  -0.117|   -0.117| -17.849|  -17.849|   85.25%|   0:00:02.0| 1926.4M|   WC_VIEW|  reg2reg| sa31_reg_2_/D        |
|  -0.116|   -0.116| -17.615|  -17.615|   85.54%|   0:00:04.0| 1926.4M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
|  -0.116|   -0.116| -17.494|  -17.494|   85.69%|   0:00:05.0| 1926.4M|   WC_VIEW|  reg2reg| sa12_reg_4_/D        |
|  -0.115|   -0.115| -17.483|  -17.483|   85.69%|   0:00:00.0| 1926.4M|   WC_VIEW|  reg2reg| sa12_reg_4_/D        |
|  -0.115|   -0.115| -17.455|  -17.455|   85.70%|   0:00:01.0| 1926.4M|   WC_VIEW|  reg2reg| sa12_reg_4_/D        |
|  -0.115|   -0.115| -17.343|  -17.343|   85.88%|   0:00:04.0| 1926.4M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.114|   -0.114| -17.257|  -17.257|   85.97%|   0:00:05.0| 1926.4M|   WC_VIEW|  reg2reg| sa22_reg_3_/D        |
|  -0.114|   -0.114| -17.209|  -17.209|   85.97%|   0:00:00.0| 1926.4M|   WC_VIEW|  reg2reg| sa22_reg_3_/D        |
|  -0.114|   -0.114| -17.195|  -17.195|   85.98%|   0:00:01.0| 1926.4M|   WC_VIEW|  reg2reg| sa22_reg_3_/D        |
|  -0.113|   -0.113| -17.032|  -17.032|   86.15%|   0:00:05.0| 1926.4M|   WC_VIEW|  reg2reg| sa30_reg_0_/D        |
|  -0.113|   -0.113| -16.993|  -16.993|   86.16%|   0:00:01.0| 1926.4M|   WC_VIEW|  reg2reg| sa30_reg_0_/D        |
|  -0.112|   -0.112| -16.858|  -16.858|   86.34%|   0:00:04.0| 1926.4M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.111|   -0.111| -16.743|  -16.743|   86.46%|   0:00:04.0| 1926.4M|   WC_VIEW|  reg2reg| sa23_reg_6_/D        |
|  -0.111|   -0.111| -16.733|  -16.733|   86.47%|   0:00:00.0| 1926.4M|   WC_VIEW|  reg2reg| sa23_reg_6_/D        |
|  -0.110|   -0.110| -16.633|  -16.633|   86.63%|   0:00:04.0| 1926.4M|   WC_VIEW|  reg2reg| sa03_reg_0_/D        |
|  -0.110|   -0.110| -16.562|  -16.562|   86.64%|   0:00:12.0| 1908.5M|   WC_VIEW|  reg2reg| sa03_reg_0_/D        |
|  -0.110|   -0.110| -16.561|  -16.561|   86.64%|   0:00:01.0| 1908.5M|   WC_VIEW|  reg2reg| sa03_reg_0_/D        |
|  -0.109|   -0.109| -16.454|  -16.454|   86.81%|   0:00:01.0| 1908.5M|   WC_VIEW|  reg2reg| sa01_reg_7_/D        |
|  -0.108|   -0.108| -16.407|  -16.407|   86.82%|   0:00:12.0| 1908.5M|   WC_VIEW|  reg2reg| sa23_reg_7_/D        |
|  -0.111|   -0.111| -16.303|  -16.303|   86.82%|   0:00:41.0| 1909.5M|   WC_VIEW|  reg2reg| sa13_reg_5_/D        |
|  -0.110|   -0.110| -16.353|  -16.353|   86.82%|   0:00:03.0| 1909.5M|   WC_VIEW|  reg2reg| sa12_reg_0_/D        |
|  -0.108|   -0.108| -16.294|  -16.294|   86.82%|   0:00:01.0| 1909.5M|   WC_VIEW|  reg2reg| sa01_reg_4_/D        |
|  -0.107|   -0.107| -16.118|  -16.118|   87.08%|   0:00:02.0| 1909.5M|   WC_VIEW|  reg2reg| sa23_reg_2_/D        |
|  -0.107|   -0.107| -16.045|  -16.045|   87.08%|   0:00:12.0| 1909.5M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.107|   -0.107| -16.009|  -16.009|   87.08%|   0:00:09.0| 1909.5M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.107|   -0.107| -15.991|  -15.991|   87.08%|   0:00:01.0| 1909.5M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.106|   -0.106| -15.653|  -15.653|   87.44%|   0:00:04.0| 1909.5M|   WC_VIEW|  reg2reg| sa12_reg_0_/D        |
|  -0.105|   -0.105| -15.627|  -15.627|   87.44%|   0:00:04.0| 1909.5M|   WC_VIEW|  reg2reg| sa01_reg_7_/D        |
|  -0.105|   -0.105| -15.608|  -15.608|   87.44%|   0:00:04.0| 1909.5M|   WC_VIEW|  reg2reg| sa01_reg_7_/D        |
|  -0.105|   -0.105| -15.608|  -15.608|   87.44%|   0:00:00.0| 1909.5M|   WC_VIEW|  reg2reg| sa01_reg_7_/D        |
|  -0.104|   -0.104| -15.346|  -15.346|   87.72%|   0:00:01.0| 1909.5M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.104|   -0.104| -15.286|  -15.286|   87.72%|   0:00:02.0| 1909.5M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.104|   -0.104| -15.284|  -15.284|   87.72%|   0:00:00.0| 1909.5M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.102|   -0.102| -15.134|  -15.134|   87.95%|   0:00:02.0| 1909.5M|   WC_VIEW|  reg2reg| sa03_reg_5_/D        |
|  -0.102|   -0.102| -15.075|  -15.075|   87.97%|   0:00:14.0| 1909.5M|   WC_VIEW|  reg2reg| sa03_reg_5_/D        |
|  -0.102|   -0.102| -15.069|  -15.069|   87.97%|   0:00:00.0| 1909.5M|   WC_VIEW|  reg2reg| sa03_reg_5_/D        |
|  -0.102|   -0.102| -14.812|  -14.812|   88.55%|   0:00:04.0| 1909.5M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.101|   -0.101| -14.740|  -14.740|   88.66%|   0:00:01.0| 1909.5M|   WC_VIEW|  reg2reg| sa33_reg_0_/D        |
|  -0.100|   -0.100| -14.697|  -14.697|   88.65%|   0:00:07.0| 1909.5M|   WC_VIEW|  reg2reg| sa22_reg_3_/D        |
|  -0.100|   -0.100| -14.673|  -14.673|   88.65%|   0:00:05.0| 1909.5M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.100|   -0.100| -14.506|  -14.506|   88.97%|   0:00:03.0| 1909.5M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.100|   -0.100| -14.468|  -14.468|   89.05%|   0:00:00.0| 1909.5M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.100|   -0.100| -14.444|  -14.444|   89.20%|   0:00:03.0| 1909.5M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.100|   -0.100| -14.443|  -14.443|   89.34%|   0:00:02.0| 1909.5M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.100|   -0.100| -14.440|  -14.440|   89.36%|   0:00:00.0| 1909.5M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.101|   -0.101| -14.451|  -14.451|   89.48%|   0:00:02.0| 1909.5M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:04:43 real=0:04:43 mem=1909.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:43 real=0:04:43 mem=1909.5M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.095|  0.000|
|reg2reg   |-0.101|-14.451|
|HEPG      |-0.101|-14.451|
|All Paths |-0.101|-14.451|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.101 TNS Slack -14.451 Density 89.48
Begin: Area Reclaim Optimization
*** AreaOpt #5 [begin] : totSession cpu/real = 0:37:50.9/0:38:14.4 (1.0), mem = 1909.5M
(I,S,L,T): WC_VIEW: 8.69719, 6.53417, 0.402062, 15.6334
Reclaim Optimization WNS Slack -0.101  TNS Slack -14.451 Density 89.48
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   89.48%|        -|  -0.101| -14.451|   0:00:00.0| 1909.5M|
|   89.39%|       23|  -0.101| -14.407|   0:00:02.0| 1909.5M|
|   88.51%|      574|  -0.100| -14.196|   0:00:06.0| 1909.5M|
|   88.51%|        0|  -0.100| -14.196|   0:00:00.0| 1909.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.100  TNS Slack -14.196 Density 88.51
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |        689 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:09.5) (real = 0:00:09.0) **
(I,S,L,T): WC_VIEW: 8.62767, 6.48418, 0.395431, 15.5073
*** AreaOpt #5 [finish] : cpu/real = 0:00:09.7/0:00:09.7 (1.0), totSession cpu/real = 0:38:00.6/0:38:24.2 (1.0), mem = 1909.5M
End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:09, mem=1890.48M, totSessionCpu=0:38:01).
*** Starting refinePlace (0:38:01 mem=1890.5M) ***
Total net bbox length = 3.434e+05 (1.679e+05 1.755e+05) (ext = 1.329e+05)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 15974 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...

Move report: incrNP moves 15684 insts, mean move: 8.36 um, max move: 72.20 um 
	Max move on inst (sa33_reg_6_): (188.60, 172.00) --> (215.80, 127.00)
Finished incrNP (cpu=0:00:14.8, real=0:00:14.0, mem=1909.4M)
End of Small incrNP (cpu=0:00:14.8, real=0:00:14.0)
Move report: Detail placement moves 7807 insts, mean move: 0.52 um, max move: 31.40 um 
	Max move on inst (FE_OCPC1577_sa10_sub_7): (39.60, 139.60) --> (38.80, 170.20)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1909.4MB
Summary Report:
Instances move: 15861 (out of 15974 movable)
Instances flipped: 12
Mean displacement: 8.30 um
Max displacement: 72.20 um (Instance: sa33_reg_6_) (188.6, 172) -> (215.8, 127)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 3.521e+05 (1.740e+05 1.781e+05) (ext = 1.345e+05)
Runtime: CPU: 0:00:15.2 REAL: 0:00:16.0 MEM: 1909.4MB
*** Finished refinePlace (0:38:16 mem=1909.4M) ***
Finished re-routing un-routed nets (0:00:00.3 1893.4M)


Density : 0.8851
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:17.9 real=0:00:18.0 mem=1893.4M) ***
** GigaOpt Optimizer WNS Slack -0.168 TNS Slack -19.866 Density 88.51
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.039|  0.000|
|reg2reg   |-0.168|-19.866|
|HEPG      |-0.168|-19.866|
|All Paths |-0.168|-19.866|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.168|   -0.168| -19.866|  -19.866|   88.51%|   0:00:00.0| 1893.4M|   WC_VIEW|  reg2reg| sa10_reg_0_/D        |
|  -0.149|   -0.149| -18.911|  -18.911|   88.52%|   0:00:02.0| 1894.9M|   WC_VIEW|  reg2reg| sa10_reg_0_/D        |
|  -0.145|   -0.145| -18.591|  -18.591|   88.51%|   0:00:02.0| 1933.0M|   WC_VIEW|  reg2reg| sa22_reg_7_/D        |
|  -0.138|   -0.138| -18.270|  -18.270|   88.54%|   0:00:01.0| 1933.0M|   WC_VIEW|  reg2reg| sa20_reg_3_/D        |
|  -0.135|   -0.135| -17.859|  -17.859|   88.55%|   0:00:07.0| 1895.0M|   WC_VIEW|  reg2reg| sa20_reg_3_/D        |
|  -0.135|   -0.135| -17.727|  -17.727|   88.56%|   0:00:04.0| 1895.0M|   WC_VIEW|  reg2reg| sa20_reg_3_/D        |
|  -0.135|   -0.135| -17.652|  -17.652|   88.56%|   0:00:00.0| 1895.0M|   WC_VIEW|  reg2reg| sa20_reg_3_/D        |
|  -0.127|   -0.127| -17.408|  -17.408|   88.59%|   0:00:01.0| 1895.0M|   WC_VIEW|  reg2reg| sa03_reg_7_/D        |
|  -0.123|   -0.123| -17.103|  -17.103|   88.60%|   0:00:11.0| 1934.2M|   WC_VIEW|  reg2reg| sa00_reg_5_/D        |
|  -0.122|   -0.122| -16.929|  -16.929|   88.60%|   0:00:13.0| 1935.2M|   WC_VIEW|  reg2reg| sa20_reg_3_/D        |
|  -0.122|   -0.122| -16.879|  -16.879|   88.60%|   0:00:04.0| 1935.2M|   WC_VIEW|  reg2reg| sa20_reg_3_/D        |
|  -0.121|   -0.121| -16.862|  -16.862|   88.60%|   0:00:00.0| 1935.2M|   WC_VIEW|  reg2reg| sa33_reg_3_/D        |
|  -0.120|   -0.120| -16.734|  -16.734|   88.61%|   0:00:05.0| 1935.2M|   WC_VIEW|  reg2reg| sa20_reg_3_/D        |
|  -0.121|   -0.121| -16.705|  -16.705|   88.60%|   0:00:05.0| 1935.2M|   WC_VIEW|  reg2reg| sa33_reg_3_/D        |
|  -0.120|   -0.120| -16.712|  -16.712|   88.60%|   0:00:00.0| 1935.2M|   WC_VIEW|  reg2reg| sa20_reg_3_/D        |
|  -0.115|   -0.115| -16.443|  -16.443|   88.71%|   0:00:01.0| 1935.2M|   WC_VIEW|  reg2reg| sa20_reg_3_/D        |
|  -0.114|   -0.114| -16.407|  -16.407|   88.72%|   0:00:01.0| 1935.2M|   WC_VIEW|  reg2reg| sa20_reg_3_/D        |
|  -0.114|   -0.114| -16.378|  -16.378|   88.71%|   0:00:00.0| 1935.2M|   WC_VIEW|  reg2reg| sa20_reg_3_/D        |
|  -0.113|   -0.113| -16.021|  -16.021|   88.96%|   0:00:01.0| 1935.2M|   WC_VIEW|  reg2reg| sa01_reg_4_/D        |
|  -0.109|   -0.109| -15.972|  -15.972|   89.05%|   0:00:01.0| 1935.2M|   WC_VIEW|  reg2reg| sa01_reg_1_/D        |
|  -0.109|   -0.109| -15.894|  -15.894|   89.05%|   0:00:02.0| 1935.2M|   WC_VIEW|  reg2reg| sa01_reg_1_/D        |
|  -0.108|   -0.108| -15.620|  -15.620|   89.32%|   0:00:02.0| 1954.3M|   WC_VIEW|  reg2reg| sa00_reg_6_/D        |
|  -0.108|   -0.108| -15.521|  -15.521|   89.33%|   0:00:01.0| 1954.3M|   WC_VIEW|  reg2reg| sa00_reg_6_/D        |
|  -0.108|   -0.108| -15.520|  -15.520|   89.33%|   0:00:00.0| 1954.3M|   WC_VIEW|  reg2reg| sa00_reg_6_/D        |
|  -0.107|   -0.107| -15.423|  -15.423|   89.49%|   0:00:01.0| 1954.3M|   WC_VIEW|  reg2reg| sa10_reg_3_/D        |
|  -0.107|   -0.107| -15.396|  -15.396|   89.50%|   0:00:00.0| 1954.3M|   WC_VIEW|  reg2reg| sa10_reg_3_/D        |
|  -0.104|   -0.104| -15.300|  -15.300|   89.67%|   0:00:02.0| 1954.3M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
|  -0.104|   -0.104| -15.261|  -15.261|   89.67%|   0:00:00.0| 1954.3M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
|  -0.105|   -0.105| -15.068|  -15.068|   89.91%|   0:00:06.0| 1936.3M|   WC_VIEW|  reg2reg| sa03_reg_7_/D        |
|  -0.103|   -0.103| -15.005|  -15.005|   89.95%|   0:00:03.0| 1936.3M|   WC_VIEW|  reg2reg| sa32_reg_4_/D        |
|  -0.103|   -0.103| -14.996|  -14.996|   89.96%|   0:00:00.0| 1936.3M|   WC_VIEW|  reg2reg| sa32_reg_4_/D        |
|  -0.104|   -0.104| -14.992|  -14.992|   90.09%|   0:00:04.0| 1936.3M|   WC_VIEW|  reg2reg| sa33_reg_2_/D        |
|  -0.103|   -0.103| -14.932|  -14.932|   90.14%|   0:00:00.0| 1936.3M|   WC_VIEW|  reg2reg| sa32_reg_4_/D        |
|  -0.102|   -0.102| -14.924|  -14.924|   90.14%|   0:00:00.0| 1936.3M|   WC_VIEW|  reg2reg| sa03_reg_4_/D        |
|  -0.102|   -0.102| -14.876|  -14.876|   90.13%|   0:00:01.0| 1936.3M|   WC_VIEW|  reg2reg| sa03_reg_4_/D        |
|  -0.101|   -0.101| -14.754|  -14.754|   90.29%|   0:00:06.0| 1936.3M|   WC_VIEW|  reg2reg| sa12_reg_0_/D        |
|  -0.101|   -0.101| -14.713|  -14.713|   90.30%|   0:00:00.0| 1936.3M|   WC_VIEW|  reg2reg| sa12_reg_0_/D        |
|  -0.100|   -0.100| -14.623|  -14.623|   90.41%|   0:00:02.0| 1955.3M|   WC_VIEW|  reg2reg| sa20_reg_0_/D        |
|  -0.100|   -0.100| -14.612|  -14.612|   90.43%|   0:00:00.0| 1955.3M|   WC_VIEW|  reg2reg| sa20_reg_0_/D        |
|  -0.100|   -0.100| -14.602|  -14.602|   90.43%|   0:00:01.0| 1955.3M|   WC_VIEW|  reg2reg| sa20_reg_0_/D        |
|  -0.102|   -0.102| -14.465|  -14.465|   90.63%|   0:00:01.0| 1955.3M|   WC_VIEW|  reg2reg| sa20_reg_1_/D        |
|  -0.099|   -0.099| -14.446|  -14.446|   90.66%|   0:00:00.0| 1955.3M|   WC_VIEW|  reg2reg| sa10_reg_6_/D        |
|  -0.099|   -0.099| -14.424|  -14.424|   90.67%|   0:00:01.0| 1955.3M|   WC_VIEW|  reg2reg| sa10_reg_6_/D        |
|  -0.098|   -0.098| -14.315|  -14.315|   90.79%|   0:00:04.0| 1955.3M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.098|   -0.098| -14.309|  -14.309|   90.80%|   0:00:00.0| 1955.3M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.098|   -0.098| -14.219|  -14.219|   90.94%|   0:00:03.0| 1955.3M|   WC_VIEW|  reg2reg| sa22_reg_0_/D        |
|  -0.097|   -0.097| -14.172|  -14.172|   91.00%|   0:00:01.0| 1936.3M|   WC_VIEW|  reg2reg| sa21_reg_6_/D        |
|  -0.097|   -0.097| -14.157|  -14.157|   91.00%|   0:00:00.0| 1936.3M|   WC_VIEW|  reg2reg| sa21_reg_6_/D        |
|  -0.096|   -0.096| -14.071|  -14.071|   91.17%|   0:00:06.0| 1955.4M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.096|   -0.096| -14.031|  -14.031|   91.17%|   0:00:01.0| 1955.4M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.096|   -0.096| -14.028|  -14.028|   91.17%|   0:00:00.0| 1955.4M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.096|   -0.096| -13.908|  -13.908|   91.37%|   0:00:07.0| 1955.4M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.095|   -0.095| -13.870|  -13.870|   91.40%|   0:00:00.0| 1955.4M|   WC_VIEW|  reg2reg| u0/w_reg_3__22_/D    |
|  -0.095|   -0.095| -13.867|  -13.867|   91.40%|   0:00:01.0| 1955.4M|   WC_VIEW|  reg2reg| u0/w_reg_3__22_/D    |
|  -0.095|   -0.095| -13.749|  -13.749|   91.53%|   0:00:05.0| 1955.4M|   WC_VIEW|  reg2reg| sa33_reg_2_/D        |
|  -0.094|   -0.094| -13.717|  -13.717|   91.57%|   0:00:00.0| 1955.4M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.094|   -0.094| -13.706|  -13.706|   91.58%|   0:00:01.0| 1955.4M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.094|   -0.094| -13.705|  -13.705|   91.58%|   0:00:00.0| 1955.4M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.094|   -0.094| -13.613|  -13.613|   91.74%|   0:00:06.0| 1955.4M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.094|   -0.094| -13.593|  -13.593|   91.80%|   0:00:00.0| 1955.4M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.095|   -0.095| -13.590|  -13.590|   91.98%|   0:00:05.0| 1955.4M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.095|   -0.095| -13.590|  -13.590|   92.01%|   0:00:00.0| 1955.4M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:02:13 real=0:02:12 mem=1955.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:13 real=0:02:12 mem=1955.4M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.047|  0.000|
|reg2reg   |-0.095|-13.590|
|HEPG      |-0.095|-13.590|
|All Paths |-0.095|-13.590|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.095 TNS Slack -13.590 Density 92.01
Begin: Area Reclaim Optimization
*** AreaOpt #6 [begin] : totSession cpu/real = 0:40:32.0/0:40:55.3 (1.0), mem = 1955.4M
(I,S,L,T): WC_VIEW: 8.86114, 6.7378, 0.417306, 16.0162
Reclaim Optimization WNS Slack -0.095  TNS Slack -13.590 Density 92.01
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   92.01%|        -|  -0.095| -13.590|   0:00:00.0| 1955.4M|
|   91.95%|       21|  -0.095| -13.591|   0:00:02.0| 1955.4M|
|   90.90%|      655|  -0.091| -13.443|   0:00:06.0| 1955.4M|
|   90.90%|        2|  -0.091| -13.443|   0:00:01.0| 1955.4M|
|   90.90%|        0|  -0.091| -13.443|   0:00:00.0| 1955.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.091  TNS Slack -13.443 Density 90.90
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |        705 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:10.4) (real = 0:00:11.0) **
(I,S,L,T): WC_VIEW: 8.78794, 6.68153, 0.410328, 15.8798
*** AreaOpt #6 [finish] : cpu/real = 0:00:10.5/0:00:10.5 (1.0), totSession cpu/real = 0:40:42.6/0:41:05.8 (1.0), mem = 1955.4M
End: Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1900.42M, totSessionCpu=0:40:43).
*** Starting refinePlace (0:40:43 mem=1898.4M) ***
Total net bbox length = 3.527e+05 (1.742e+05 1.784e+05) (ext = 1.345e+05)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 15997 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...

Move report: incrNP moves 15756 insts, mean move: 3.59 um, max move: 42.20 um 
	Max move on inst (sa33_reg_6_): (195.80, 170.20) --> (214.60, 146.80)
Finished incrNP (cpu=0:00:13.9, real=0:00:14.0, mem=1917.8M)
End of Small incrNP (cpu=0:00:13.9, real=0:00:14.0)
Move report: Detail placement moves 11906 insts, mean move: 0.81 um, max move: 26.00 um 
	Max move on inst (FE_OCPC1577_sa10_sub_7): (39.60, 145.00) --> (38.80, 170.20)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1917.8MB
Summary Report:
Instances move: 15757 (out of 15997 movable)
Instances flipped: 16
Mean displacement: 3.64 um
Max displacement: 42.60 um (Instance: sa33_reg_6_) (195.8, 170.2) -> (215, 146.8)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 3.529e+05 (1.732e+05 1.796e+05) (ext = 1.347e+05)
Runtime: CPU: 0:00:14.2 REAL: 0:00:14.0 MEM: 1917.8MB
*** Finished refinePlace (0:40:57 mem=1917.8M) ***
Finished re-routing un-routed nets (0:00:00.1 1902.8M)


Density : 0.9090
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:15.7 real=0:00:16.0 mem=1902.8M) ***
** GigaOpt Optimizer WNS Slack -0.156 TNS Slack -15.945 Density 90.90
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.008|  0.000|
|reg2reg   |-0.156|-15.945|
|HEPG      |-0.156|-15.945|
|All Paths |-0.156|-15.945|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.156|   -0.156| -15.945|  -15.945|   90.90%|   0:00:00.0| 1902.8M|   WC_VIEW|  reg2reg| sa33_reg_6_/D        |
|  -0.109|   -0.109| -14.798|  -14.798|   90.92%|   0:00:23.0| 1941.1M|   WC_VIEW|  reg2reg| sa10_reg_1_/D        |
|  -0.109|   -0.109| -14.647|  -14.647|   90.92%|   0:00:04.0| 1941.1M|   WC_VIEW|  reg2reg| sa10_reg_1_/D        |
|  -0.101|   -0.101| -14.467|  -14.467|   90.97%|   0:00:00.0| 1941.1M|   WC_VIEW|  reg2reg| sa22_reg_7_/D        |
|  -0.101|   -0.101| -14.270|  -14.270|   90.96%|   0:00:35.0| 1923.1M|   WC_VIEW|  reg2reg| sa10_reg_4_/D        |
|  -0.101|   -0.101| -14.267|  -14.267|   90.96%|   0:00:01.0| 1923.1M|   WC_VIEW|  reg2reg| sa10_reg_4_/D        |
|  -0.101|   -0.101| -13.908|  -13.908|   91.12%|   0:00:01.0| 1923.1M|   WC_VIEW|  reg2reg| sa10_reg_2_/D        |
|  -0.097|   -0.097| -13.791|  -13.791|   91.12%|   0:00:01.0| 1961.2M|   WC_VIEW|  reg2reg| sa10_reg_2_/D        |
|  -0.095|   -0.095| -13.630|  -13.630|   91.13%|   0:00:24.0| 1961.2M|   WC_VIEW|  reg2reg| sa21_reg_0_/D        |
|  -0.095|   -0.095| -13.324|  -13.324|   91.12%|   0:00:33.0| 1961.2M|   WC_VIEW|  reg2reg| sa21_reg_0_/D        |
|  -0.095|   -0.095| -13.322|  -13.322|   91.11%|   0:00:01.0| 1961.2M|   WC_VIEW|  reg2reg| sa21_reg_0_/D        |
|  -0.093|   -0.093| -13.037|  -13.037|   91.53%|   0:00:05.0| 1961.2M|   WC_VIEW|  reg2reg| sa01_reg_7_/D        |
|  -0.093|   -0.093| -12.993|  -12.993|   91.53%|   0:00:00.0| 1961.2M|   WC_VIEW|  reg2reg| sa01_reg_7_/D        |
|  -0.093|   -0.093| -12.928|  -12.928|   91.70%|   0:00:03.0| 1961.2M|   WC_VIEW|  reg2reg| sa21_reg_2_/D        |
|  -0.092|   -0.092| -12.927|  -12.927|   91.82%|   0:00:01.0| 1961.2M|   WC_VIEW|  reg2reg| sa20_reg_1_/D        |
|  -0.092|   -0.092| -12.880|  -12.880|   91.83%|   0:00:00.0| 1961.2M|   WC_VIEW|  reg2reg| sa20_reg_1_/D        |
|  -0.090|   -0.090| -12.707|  -12.707|   91.94%|   0:00:01.0| 1961.2M|   WC_VIEW|  reg2reg| sa22_reg_3_/D        |
|  -0.090|   -0.090| -12.673|  -12.673|   91.94%|   0:00:02.0| 1961.2M|   WC_VIEW|  reg2reg| sa22_reg_3_/D        |
|  -0.090|   -0.090| -12.672|  -12.672|   91.94%|   0:00:00.0| 1961.2M|   WC_VIEW|  reg2reg| sa22_reg_3_/D        |
|  -0.089|   -0.089| -12.516|  -12.516|   92.19%|   0:00:03.0| 1961.2M|   WC_VIEW|  reg2reg| sa11_reg_5_/D        |
|  -0.089|   -0.089| -12.496|  -12.496|   92.19%|   0:00:00.0| 1961.2M|   WC_VIEW|  reg2reg| sa11_reg_5_/D        |
|  -0.090|   -0.090| -12.362|  -12.362|   92.51%|   0:00:05.0| 1948.2M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
|  -0.089|   -0.089| -12.330|  -12.330|   92.57%|   0:00:01.0| 1949.7M|   WC_VIEW|  reg2reg| sa10_reg_2_/D        |
|  -0.090|   -0.090| -12.292|  -12.292|   92.74%|   0:00:03.0| 1949.7M|   WC_VIEW|  reg2reg| sa10_reg_2_/D        |
|  -0.088|   -0.088| -12.278|  -12.278|   92.89%|   0:00:02.0| 1949.7M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.086|   -0.086| -12.223|  -12.223|   92.91%|   0:00:01.0| 1949.7M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
|  -0.086|   -0.086| -12.178|  -12.178|   92.91%|   0:00:17.0| 1949.7M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
|  -0.086|   -0.086| -12.177|  -12.177|   92.91%|   0:00:00.0| 1949.7M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
|  -0.085|   -0.085| -12.024|  -12.024|   93.19%|   0:00:02.0| 1949.7M|   WC_VIEW|  reg2reg| sa20_reg_5_/D        |
|  -0.085|   -0.085| -12.024|  -12.024|   93.20%|   0:00:17.0| 1949.7M|   WC_VIEW|  reg2reg| sa23_reg_0_/D        |
|  -0.085|   -0.085| -12.019|  -12.019|   93.20%|   0:00:00.0| 1949.7M|   WC_VIEW|  reg2reg| sa23_reg_0_/D        |
|  -0.084|   -0.084| -11.929|  -11.929|   93.33%|   0:00:02.0| 1949.7M|   WC_VIEW|  reg2reg| sa10_reg_2_/D        |
|  -0.084|   -0.084| -11.924|  -11.924|   93.34%|   0:00:11.0| 1949.7M|   WC_VIEW|  reg2reg| sa10_reg_2_/D        |
|  -0.084|   -0.084| -11.924|  -11.924|   93.35%|   0:00:00.0| 1949.7M|   WC_VIEW|  reg2reg| sa10_reg_2_/D        |
|  -0.083|   -0.083| -11.833|  -11.833|   93.57%|   0:00:02.0| 1949.7M|   WC_VIEW|  reg2reg| sa13_reg_0_/D        |
|  -0.083|   -0.083| -11.777|  -11.777|   93.70%|   0:00:03.0| 1949.7M|   WC_VIEW|  reg2reg| sa13_reg_0_/D        |
|  -0.083|   -0.083| -11.766|  -11.766|   93.73%|   0:00:02.0| 1949.7M|   WC_VIEW|  reg2reg| sa13_reg_0_/D        |
|  -0.083|   -0.083| -11.763|  -11.763|   93.72%|   0:00:00.0| 1949.7M|   WC_VIEW|  reg2reg| sa13_reg_0_/D        |
|  -0.083|   -0.083| -11.737|  -11.737|   93.79%|   0:00:01.0| 1949.7M|   WC_VIEW|  reg2reg| sa13_reg_0_/D        |
|  -0.083|   -0.083| -11.729|  -11.729|   93.80%|   0:00:00.0| 1949.7M|   WC_VIEW|  reg2reg| sa13_reg_0_/D        |
|  -0.085|   -0.085| -11.728|  -11.728|   94.05%|   0:00:04.0| 1949.7M|   WC_VIEW|  reg2reg| sa13_reg_0_/D        |
|  -0.085|   -0.085| -11.725|  -11.725|   94.06%|   0:00:00.0| 1949.7M|   WC_VIEW|  default| sa10_reg_0_/Q        |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.51498)
 ** Useful skew failure reasons **
The sequential element sa10_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps.
The sequential element sa10_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps.
The sequential element sa12_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps.
 ** Useful skew failure reasons **
The sequential element sa10_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps.
The sequential element sa10_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps.
The sequential element sa12_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps.
 ** Useful skew failure reasons **
The sequential element sa10_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps.
The sequential element sa10_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps.
The sequential element sa12_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps.
|  -0.085|   -0.085| -11.724|  -11.724|   94.07%|   0:00:00.0| 1949.7M|   WC_VIEW|  reg2reg| sa13_reg_0_/D        |
|  -0.085|   -0.085| -11.732|  -11.732|   94.10%|   0:00:01.0| 1949.7M|   WC_VIEW|  reg2reg| sa13_reg_0_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:03:32 real=0:03:32 mem=1949.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:32 real=0:03:32 mem=1949.7M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.041|  0.000|
|reg2reg   |-0.085|-11.732|
|HEPG      |-0.085|-11.732|
|All Paths |-0.085|-11.732|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.085 TNS Slack -11.732 Density 94.10
Begin: Area Reclaim Optimization
*** AreaOpt #7 [begin] : totSession cpu/real = 0:44:30.9/0:44:53.8 (1.0), mem = 1949.7M
(I,S,L,T): WC_VIEW: 8.98219, 6.87631, 0.431072, 16.2896
Reclaim Optimization WNS Slack -0.085  TNS Slack -11.732 Density 94.10
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   94.10%|        -|  -0.085| -11.732|   0:00:00.0| 1949.7M|
|   94.03%|       23|  -0.085| -11.731|   0:00:02.0| 1949.7M|
|   93.07%|      633|  -0.082| -11.769|   0:00:06.0| 1949.7M|
|   93.07%|        0|  -0.082| -11.769|   0:00:00.0| 1949.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.082  TNS Slack -11.769 Density 93.07
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |        720 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:10.3) (real = 0:00:10.0) **
(I,S,L,T): WC_VIEW: 8.91444, 6.82611, 0.424596, 16.1651
*** AreaOpt #7 [finish] : cpu/real = 0:00:10.5/0:00:10.4 (1.0), totSession cpu/real = 0:44:41.3/0:45:04.2 (1.0), mem = 1949.7M
End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=1927.71M, totSessionCpu=0:44:41).
*** Starting refinePlace (0:44:41 mem=1923.7M) ***
Total net bbox length = 3.539e+05 (1.736e+05 1.803e+05) (ext = 1.347e+05)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 16061 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...

Move report: incrNP moves 15779 insts, mean move: 3.36 um, max move: 65.20 um 
	Max move on inst (sa33_reg_6_): (197.40, 170.20) --> (215.80, 123.40)
Finished incrNP (cpu=0:00:15.2, real=0:00:15.0, mem=1943.2M)
End of Small incrNP (cpu=0:00:15.2, real=0:00:15.0)
Move report: Detail placement moves 12917 insts, mean move: 1.26 um, max move: 37.20 um 
	Max move on inst (FE_OCPC1577_sa10_sub_7): (39.60, 128.80) --> (75.00, 130.60)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1949.6MB
Summary Report:
Instances move: 15792 (out of 16061 movable)
Instances flipped: 186
Mean displacement: 3.61 um
Max displacement: 75.80 um (Instance: FE_OCPC1577_sa10_sub_7) (38.8, 170.2) -> (75, 130.6)
	Length: 29 sites, height: 1 rows, site name: core, cell type: BUFFD16
Total net bbox length = 3.478e+05 (1.676e+05 1.801e+05) (ext = 1.346e+05)
Runtime: CPU: 0:00:17.3 REAL: 0:00:18.0 MEM: 1949.6MB
*** Finished refinePlace (0:44:59 mem=1949.6M) ***
Finished re-routing un-routed nets (0:00:00.1 1933.6M)


Density : 0.9307
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:18.8 real=0:00:19.0 mem=1933.6M) ***
** GigaOpt Optimizer WNS Slack -0.128 TNS Slack -13.044 Density 93.07
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.128|   -0.128| -13.044|  -13.044|   93.07%|   0:00:00.0| 1933.6M|   WC_VIEW|  reg2reg| sa33_reg_6_/D        |
|  -0.113|   -0.113| -12.997|  -12.997|   93.07%|   0:00:00.0| 1933.6M|   WC_VIEW|  reg2reg| sa33_reg_1_/D        |
|  -0.105|   -0.105| -12.884|  -12.884|   93.08%|   0:00:01.0| 1935.1M|   WC_VIEW|  reg2reg| sa22_reg_6_/D        |
|  -0.100|   -0.100| -12.771|  -12.771|   93.09%|   0:00:09.0| 1954.2M|   WC_VIEW|  reg2reg| sa33_reg_6_/D        |
|  -0.095|   -0.095| -12.574|  -12.574|   93.10%|   0:00:06.0| 1954.2M|   WC_VIEW|  reg2reg| sa22_reg_6_/D        |
|  -0.092|   -0.092| -12.500|  -12.500|   93.09%|   0:00:07.0| 1954.2M|   WC_VIEW|  reg2reg| sa23_reg_0_/D        |
|  -0.088|   -0.088| -12.426|  -12.426|   93.09%|   0:00:16.0| 1973.3M|   WC_VIEW|  reg2reg| sa03_reg_7_/D        |
|  -0.088|   -0.088| -12.210|  -12.210|   93.10%|   0:00:37.0| 1971.4M|   WC_VIEW|  reg2reg| sa03_reg_7_/D        |
|  -0.088|   -0.088| -12.208|  -12.208|   93.10%|   0:00:04.0| 1971.4M|   WC_VIEW|  reg2reg| sa03_reg_7_/D        |
|  -0.089|   -0.089| -11.997|  -11.997|   93.42%|   0:00:05.0| 1971.4M|   WC_VIEW|  reg2reg| sa21_reg_1_/D        |
|  -0.086|   -0.086| -11.903|  -11.903|   93.49%|   0:00:02.0| 1971.4M|   WC_VIEW|  reg2reg| sa21_reg_2_/D        |
|  -0.086|   -0.086| -11.938|  -11.938|   93.48%|   0:00:11.0| 1971.4M|   WC_VIEW|  reg2reg| sa21_reg_1_/D        |
|  -0.086|   -0.086| -11.828|  -11.828|   93.47%|   0:00:06.0| 1971.4M|   WC_VIEW|  reg2reg| sa31_reg_2_/D        |
|  -0.085|   -0.085| -11.660|  -11.660|   93.67%|   0:00:06.0| 1971.4M|   WC_VIEW|  reg2reg| sa03_reg_5_/D        |
|  -0.085|   -0.085| -11.538|  -11.538|   93.78%|   0:00:02.0| 1971.4M|   WC_VIEW|  reg2reg| sa03_reg_5_/D        |
|  -0.085|   -0.085| -11.526|  -11.526|   93.81%|   0:00:01.0| 1971.4M|   WC_VIEW|  reg2reg| sa03_reg_5_/D        |
|  -0.086|   -0.086| -11.501|  -11.501|   94.03%|   0:00:14.0| 1971.4M|   WC_VIEW|  reg2reg| sa03_reg_7_/D        |
|  -0.087|   -0.087| -11.477|  -11.477|   94.15%|   0:00:02.0| 1971.4M|   WC_VIEW|  reg2reg| sa03_reg_7_/D        |
|  -0.087|   -0.087| -11.474|  -11.474|   94.18%|   0:00:00.0| 1971.4M|   WC_VIEW|  reg2reg| sa03_reg_7_/D        |
|  -0.087|   -0.087| -11.466|  -11.466|   94.21%|   0:00:01.0| 1971.4M|   WC_VIEW|  reg2reg| sa03_reg_7_/D        |
|  -0.087|   -0.087| -11.466|  -11.466|   94.24%|   0:00:00.0| 1971.4M|   WC_VIEW|  reg2reg| sa03_reg_7_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:02:10 real=0:02:10 mem=1971.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:10 real=0:02:10 mem=1971.4M) ***
*** Starting refinePlace (0:47:11 mem=1933.4M) ***
Total net bbox length = 3.489e+05 (1.683e+05 1.806e+05) (ext = 1.346e+05)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 16166 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 3147 insts, mean move: 6.08 um, max move: 58.60 um 
	Max move on inst (FE_RC_1198_0): (149.00, 107.20) --> (128.20, 145.00)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1936.4MB
Summary Report:
Instances move: 3147 (out of 16166 movable)
Instances flipped: 0
Mean displacement: 6.08 um
Max displacement: 58.60 um (Instance: FE_RC_1198_0) (149, 107.2) -> (128.2, 145)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 3.719e+05 (1.805e+05 1.914e+05) (ext = 1.346e+05)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1936.4MB
*** Finished refinePlace (0:47:12 mem=1936.4M) ***
Finished re-routing un-routed nets (0:00:00.1 1933.4M)


Density : 0.9424
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=1933.4M) ***
** GigaOpt Optimizer WNS Slack -0.397 TNS Slack -19.118 Density 94.24
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.335| -4.116|
|reg2reg   |-0.397|-17.321|
|HEPG      |-0.397|-17.321|
|All Paths |-0.397|-19.118|
+----------+------+-------+

Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |        720 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:35:53 real=0:35:51 mem=1933.4M) ***

(I,S,L,T): WC_VIEW: 8.99913, 7.04115, 0.432826, 16.4731
*** WnsOpt #1 [finish] : cpu/real = 0:35:58.4/0:35:56.5 (1.0), totSession cpu/real = 0:47:13.7/0:47:36.3 (1.0), mem = 1832.3M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.397
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 89, Num usable cells 780
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 780
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** TnsOpt #2 [begin] : totSession cpu/real = 0:47:13.9/0:47:36.5 (1.0), mem = 1832.3M
(I,S,L,T): WC_VIEW: 8.99913, 7.04115, 0.432826, 16.4731
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 22 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.397 TNS Slack -19.118 Density 94.24
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.335| -4.116|
|reg2reg   |-0.397|-17.321|
|HEPG      |-0.397|-17.321|
|All Paths |-0.397|-19.118|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.397|   -0.397| -17.321|  -19.118|   94.24%|   0:00:00.0| 1891.6M|   WC_VIEW|  reg2reg| sa31_reg_0_/D        |
|  -0.217|   -0.315| -16.994|  -18.902|   94.24%|   0:00:01.0| 1915.2M|   WC_VIEW|  reg2reg| sa31_reg_0_/D        |
|  -0.207|   -0.315| -16.956|  -18.886|   94.22%|   0:00:01.0| 1915.2M|   WC_VIEW|  reg2reg| sa31_reg_0_/D        |
|  -0.187|   -0.315| -16.631|  -18.617|   94.23%|   0:00:00.0| 1915.2M|   WC_VIEW|  reg2reg| sa31_reg_0_/D        |
|  -0.187|   -0.315| -16.506|  -18.524|   94.22%|   0:00:03.0| 1918.2M|   WC_VIEW|  reg2reg| sa31_reg_0_/D        |
|  -0.183|   -0.315| -16.465|  -18.486|   94.23%|   0:00:00.0| 1918.2M|   WC_VIEW|  reg2reg| sa31_reg_0_/D        |
|  -0.179|   -0.323| -16.340|  -18.386|   94.23%|   0:00:01.0| 1918.2M|   WC_VIEW|  reg2reg| sa31_reg_0_/D        |
|  -0.177|   -0.323| -16.225|  -18.277|   94.23%|   0:00:02.0| 1918.2M|   WC_VIEW|  reg2reg| sa31_reg_0_/D        |
|  -0.177|   -0.323| -16.067|  -18.118|   94.23%|   0:00:00.0| 1918.2M|   WC_VIEW|  reg2reg| sa31_reg_0_/D        |
|  -0.172|   -0.323| -16.056|  -18.113|   94.24%|   0:00:00.0| 1918.2M|   WC_VIEW|  reg2reg| sa31_reg_0_/D        |
|  -0.172|   -0.317| -16.014|  -18.057|   94.23%|   0:00:00.0| 1918.2M|   WC_VIEW|  reg2reg| sa31_reg_0_/D        |
|  -0.163|   -0.317| -16.015|  -18.047|   94.26%|   0:00:01.0| 1918.2M|   WC_VIEW|  reg2reg| sa03_reg_5_/D        |
|  -0.163|   -0.317| -15.654|  -17.686|   94.26%|   0:00:00.0| 1918.2M|   WC_VIEW|  reg2reg| sa03_reg_5_/D        |
|  -0.161|   -0.317| -15.567|  -17.604|   94.30%|   0:00:01.0| 1918.2M|   WC_VIEW|  reg2reg| sa31_reg_0_/D        |
|  -0.161|   -0.317| -15.550|  -17.587|   94.30%|   0:00:00.0| 1918.2M|   WC_VIEW|  reg2reg| sa31_reg_0_/D        |
|  -0.156|   -0.317| -15.493|  -17.544|   94.31%|   0:00:00.0| 1918.2M|   WC_VIEW|  reg2reg| sa21_reg_0_/D        |
|  -0.156|   -0.317| -15.427|  -17.478|   94.31%|   0:00:00.0| 1918.2M|   WC_VIEW|  reg2reg| sa21_reg_0_/D        |
|  -0.151|   -0.317| -15.370|  -17.440|   94.32%|   0:00:00.0| 1918.2M|   WC_VIEW|  reg2reg| sa23_reg_6_/D        |
|  -0.151|   -0.317| -15.282|  -17.376|   94.31%|   0:00:01.0| 1918.2M|   WC_VIEW|  reg2reg| sa23_reg_6_/D        |
|  -0.150|   -0.317| -15.143|  -17.238|   94.33%|   0:00:00.0| 1918.2M|   WC_VIEW|  reg2reg| sa23_reg_4_/D        |
|  -0.150|   -0.317| -15.133|  -17.235|   94.33%|   0:00:00.0| 1918.2M|   WC_VIEW|  reg2reg| sa23_reg_4_/D        |
|  -0.148|   -0.317| -15.118|  -17.217|   94.33%|   0:00:00.0| 1918.2M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.146|   -0.317| -15.081|  -17.176|   94.34%|   0:00:00.0| 1918.2M|   WC_VIEW|  reg2reg| sa21_reg_0_/D        |
|  -0.146|   -0.317| -14.894|  -16.990|   94.34%|   0:00:00.0| 1918.2M|   WC_VIEW|  reg2reg| sa21_reg_0_/D        |
|  -0.144|   -0.317| -14.861|  -16.975|   94.36%|   0:00:01.0| 1918.2M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
|  -0.144|   -0.317| -14.800|  -16.918|   94.36%|   0:00:00.0| 1918.2M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
|  -0.141|   -0.317| -14.718|  -16.863|   94.37%|   0:00:00.0| 1918.2M|   WC_VIEW|  reg2reg| sa12_reg_7_/D        |
|  -0.140|   -0.317| -14.652|  -16.830|   94.39%|   0:00:00.0| 1918.2M|   WC_VIEW|  reg2reg| sa21_reg_7_/D        |
|  -0.139|   -0.317| -14.588|  -16.767|   94.40%|   0:00:02.0| 1918.2M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.139|   -0.317| -14.574|  -16.753|   94.40%|   0:00:00.0| 1918.2M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.137|   -0.317| -14.534|  -16.722|   94.42%|   0:00:01.0| 1918.2M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.137|   -0.317| -14.479|  -16.666|   94.42%|   0:00:01.0| 1918.2M|   WC_VIEW|  reg2reg| sa01_reg_0_/D        |
|  -0.136|   -0.317| -14.482|  -16.672|   94.44%|   0:00:00.0| 1918.2M|   WC_VIEW|  reg2reg| sa23_reg_4_/D        |
|  -0.136|   -0.317| -14.429|  -16.629|   94.44%|   0:00:00.0| 1918.2M|   WC_VIEW|  reg2reg| sa23_reg_4_/D        |
|  -0.135|   -0.317| -14.390|  -16.593|   94.46%|   0:00:00.0| 1918.2M|   WC_VIEW|  reg2reg| sa03_reg_5_/D        |
|  -0.135|   -0.317| -14.274|  -16.476|   94.46%|   0:00:00.0| 1918.2M|   WC_VIEW|  reg2reg| sa03_reg_5_/D        |
|  -0.135|   -0.317| -14.063|  -16.271|   94.47%|   0:00:02.0| 1918.2M|   WC_VIEW|  reg2reg| sa33_reg_0_/D        |
|  -0.135|   -0.317| -13.982|  -16.176|   94.46%|   0:00:03.0| 1937.3M|   WC_VIEW|  reg2reg| sa21_reg_7_/D        |
|  -0.135|   -0.317| -13.981|  -16.175|   94.46%|   0:00:00.0| 1937.3M|   WC_VIEW|  reg2reg| sa21_reg_7_/D        |
|  -0.135|   -0.317| -13.975|  -16.168|   94.46%|   0:00:01.0| 1937.3M|   WC_VIEW|  reg2reg| sa21_reg_7_/D        |
|  -0.135|   -0.318| -13.911|  -16.126|   94.50%|   0:00:00.0| 1937.3M|   WC_VIEW|  reg2reg| sa21_reg_1_/D        |
|  -0.135|   -0.318| -13.844|  -16.064|   94.50%|   0:00:02.0| 1937.3M|   WC_VIEW|  reg2reg| sa33_reg_7_/D        |
|  -0.135|   -0.318| -13.841|  -16.061|   94.50%|   0:00:00.0| 1937.3M|   WC_VIEW|  reg2reg| sa33_reg_7_/D        |
|  -0.135|   -0.318| -13.817|  -16.037|   94.50%|   0:00:00.0| 1937.3M|   WC_VIEW|  reg2reg| sa33_reg_7_/D        |
|  -0.135|   -0.318| -13.808|  -16.028|   94.50%|   0:00:01.0| 1937.3M|   WC_VIEW|  reg2reg| sa12_reg_7_/D        |
|  -0.135|   -0.318| -13.798|  -16.018|   94.51%|   0:00:01.0| 1956.4M|   WC_VIEW|  reg2reg| sa12_reg_7_/D        |
|  -0.135|   -0.318| -13.794|  -16.014|   94.51%|   0:00:00.0| 1956.4M|   WC_VIEW|  reg2reg| sa31_reg_0_/D        |
|  -0.135|   -0.318| -13.699|  -15.922|   94.51%|   0:00:06.0| 1956.4M|   WC_VIEW|  reg2reg| sa31_reg_0_/D        |
|  -0.135|   -0.318| -13.691|  -15.921|   94.53%|   0:00:00.0| 1956.4M|   WC_VIEW|  reg2reg| sa31_reg_0_/D        |
|  -0.135|   -0.318| -13.554|  -15.782|   94.55%|   0:00:04.0| 1956.4M|   WC_VIEW|  reg2reg| sa01_reg_1_/D        |
|  -0.135|   -0.318| -13.536|  -15.774|   94.56%|   0:00:03.0| 1956.4M|   WC_VIEW|  reg2reg| sa03_reg_4_/D        |
|  -0.135|   -0.318| -13.511|  -15.747|   94.59%|   0:00:02.0| 1956.4M|   WC_VIEW|  reg2reg| sa03_reg_4_/D        |
|  -0.135|   -0.318| -13.375|  -15.619|   94.75%|   0:00:09.0| 1956.4M|   WC_VIEW|  reg2reg| sa03_reg_3_/D        |
|  -0.135|   -0.318| -13.364|  -15.609|   94.75%|   0:00:00.0| 1956.4M|   WC_VIEW|  reg2reg| sa03_reg_3_/D        |
|  -0.135|   -0.318| -13.354|  -15.599|   94.75%|   0:00:01.0| 1956.4M|   WC_VIEW|  reg2reg| sa03_reg_3_/D        |
|  -0.135|   -0.318| -13.342|  -15.590|   94.78%|   0:00:00.0| 1956.4M|   WC_VIEW|  reg2reg| sa03_reg_3_/D        |
|  -0.135|   -0.318| -13.333|  -15.580|   94.79%|   0:00:00.0| 1956.4M|   WC_VIEW|  reg2reg| sa03_reg_3_/D        |
|  -0.135|   -0.318| -13.276|  -15.528|   94.84%|   0:00:04.0| 1956.4M|   WC_VIEW|  reg2reg| sa31_reg_5_/D        |
|  -0.135|   -0.318| -13.256|  -15.508|   94.86%|   0:00:00.0| 1956.4M|   WC_VIEW|  reg2reg| sa30_reg_7_/D        |
|  -0.135|   -0.318| -13.242|  -15.493|   94.86%|   0:00:08.0| 1956.4M|   WC_VIEW|  reg2reg| sa12_reg_3_/D        |
|  -0.135|   -0.318| -13.230|  -15.487|   94.86%|   0:00:01.0| 1956.4M|   WC_VIEW|  reg2reg| sa12_reg_3_/D        |
|  -0.135|   -0.318| -13.195|  -15.453|   94.86%|   0:00:02.0| 1956.4M|   WC_VIEW|  reg2reg| sa30_reg_5_/D        |
|  -0.135|   -0.318| -13.182|  -15.443|   94.90%|   0:00:05.0| 1975.5M|   WC_VIEW|  reg2reg| sa30_reg_5_/D        |
|  -0.135|   -0.318| -13.135|  -15.397|   94.91%|   0:00:03.0| 1975.5M|   WC_VIEW|  reg2reg| u0/w_reg_3__19_/D    |
|  -0.135|   -0.318| -13.111|  -15.373|   94.92%|   0:00:01.0| 1975.5M|   WC_VIEW|  reg2reg| u0/w_reg_3__19_/D    |
|  -0.135|   -0.318| -13.106|  -15.368|   94.92%|   0:00:00.0| 1975.5M|   WC_VIEW|  reg2reg| u0/w_reg_3__19_/D    |
|  -0.135|   -0.318| -13.075|  -15.337|   94.93%|   0:00:00.0| 1975.5M|   WC_VIEW|  reg2reg| u0/w_reg_3__9_/D     |
|  -0.135|   -0.318| -13.061|  -15.323|   94.93%|   0:00:00.0| 1975.5M|   WC_VIEW|  reg2reg| u0/w_reg_3__17_/D    |
|  -0.135|   -0.318| -13.042|  -15.304|   94.93%|   0:00:01.0| 1975.5M|   WC_VIEW|  reg2reg| u0/w_reg_3__8_/D     |
|  -0.135|   -0.318| -13.023|  -15.285|   94.93%|   0:00:01.0| 1975.5M|   WC_VIEW|  reg2reg| u0/w_reg_3__8_/D     |
|  -0.135|   -0.318| -13.012|  -15.274|   94.93%|   0:00:02.0| 1975.5M|   WC_VIEW|  reg2reg| u0/w_reg_3__9_/D     |
|  -0.135|   -0.318| -13.004|  -15.266|   94.93%|   0:00:01.0| 1975.5M|   WC_VIEW|  reg2reg| u0/w_reg_3__9_/D     |
|  -0.135|   -0.318| -13.000|  -15.262|   94.94%|   0:00:00.0| 1975.5M|   WC_VIEW|  reg2reg| u0/w_reg_3__17_/D    |
|  -0.135|   -0.318| -12.989|  -15.251|   94.95%|   0:00:02.0| 1975.5M|   WC_VIEW|  reg2reg| u0/w_reg_3__17_/D    |
|  -0.135|   -0.318| -12.980|  -15.242|   94.95%|   0:00:01.0| 1975.5M|   WC_VIEW|  reg2reg| u0/w_reg_3__9_/D     |
|  -0.135|   -0.318| -12.952|  -15.214|   94.95%|   0:00:01.0| 1975.5M|   WC_VIEW|  reg2reg| u0/w_reg_2__1_/DB    |
|  -0.135|   -0.318| -12.938|  -15.200|   94.95%|   0:00:01.0| 1975.5M|   WC_VIEW|  reg2reg| u0/w_reg_2__21_/DB   |
|  -0.135|   -0.318| -12.938|  -15.200|   94.95%|   0:00:00.0| 1975.5M|   WC_VIEW|  reg2reg| sa03_reg_5_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:01:25 real=0:01:25 mem=1975.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.318|   -0.318|  -3.869|  -15.200|   94.95%|   0:00:00.0| 1975.5M|   WC_VIEW|  default| sa11_reg_0_/D        |
|  -0.136|   -0.136|  -0.581|  -12.935|   94.95%|   0:00:00.0| 1975.5M|   WC_VIEW|  default| sa11_reg_0_/D        |
|  -0.019|   -0.135|  -0.032|  -12.921|   94.95%|   0:00:00.0| 1975.5M|   WC_VIEW|  default| sa11_reg_0_/D        |
|   0.022|   -0.130|   0.000|  -12.788|   94.96%|   0:00:00.0| 1975.5M|        NA|       NA| NA                   |
|   0.022|   -0.130|   0.000|  -12.787|   94.96%|   0:00:00.0| 1975.5M|   WC_VIEW|       NA| NA                   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1975.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:25 real=0:01:25 mem=1975.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.086|  0.000|
|reg2reg   |-0.130|-12.787|
|HEPG      |-0.130|-12.787|
|All Paths |-0.130|-12.787|
+----------+------+-------+

*** Starting refinePlace (0:48:44 mem=1918.5M) ***
Total net bbox length = 3.718e+05 (1.806e+05 1.911e+05) (ext = 1.346e+05)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 16156 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...

Move report: incrNP moves 15872 insts, mean move: 4.10 um, max move: 62.60 um 
	Max move on inst (FE_OFC222_n7138): (151.20, 49.60) --> (156.20, 107.20)
Finished incrNP (cpu=0:00:12.9, real=0:00:12.0, mem=1930.7M)
End of Small incrNP (cpu=0:00:12.9, real=0:00:12.0)
Move report: Detail placement moves 13764 insts, mean move: 1.42 um, max move: 11.80 um 
	Max move on inst (us23/U100): (40.60, 103.60) --> (43.40, 112.60)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 1937.1MB
Summary Report:
Instances move: 15863 (out of 16156 movable)
Instances flipped: 66
Mean displacement: 4.28 um
Max displacement: 60.60 um (Instance: FE_OFC222_n7138) (151.2, 49.6) -> (154.2, 107.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 3.507e+05 (1.694e+05 1.813e+05) (ext = 1.347e+05)
Runtime: CPU: 0:00:14.9 REAL: 0:00:14.0 MEM: 1937.1MB
*** Finished refinePlace (0:48:59 mem=1937.1M) ***
Finished re-routing un-routed nets (0:00:00.1 1921.1M)


Density : 0.9496
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:16.6 real=0:00:17.0 mem=1921.1M) ***
** GigaOpt Optimizer WNS Slack -0.116 TNS Slack -12.404 Density 94.96
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.110|  0.000|
|reg2reg   |-0.116|-12.404|
|HEPG      |-0.116|-12.404|
|All Paths |-0.116|-12.404|
+----------+------+-------+

Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |        734 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:01:43 real=0:01:42 mem=1921.1M) ***

(I,S,L,T): WC_VIEW: 9.05006, 6.96585, 0.438212, 16.4541
*** TnsOpt #2 [finish] : cpu/real = 0:01:46.8/0:01:46.7 (1.0), totSession cpu/real = 0:49:00.8/0:49:23.2 (1.0), mem = 1836.0M
End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.

Begin: Area Power Optimization
Begin: Area Power Reclaim Optimization
*** AreaOpt #8 [begin] : totSession cpu/real = 0:49:01.1/0:49:23.6 (1.0), mem = 1893.3M
(I,S,L,T): WC_VIEW: 9.05006, 6.96585, 0.438212, 16.4541
Reclaim Optimization WNS Slack -0.116  TNS Slack -12.404 Density 94.96
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   94.96%|        -|  -0.116| -12.404|   0:00:00.0| 1893.3M|
|   94.96%|      109|  -0.116| -12.376|   0:00:01.0| 1916.9M|
|   94.93%|       10|  -0.116| -12.374|   0:00:03.0| 1916.9M|
|   93.33%|     1008|  -0.108| -12.469|   0:00:08.0| 1916.9M|
|   93.30%|       12|  -0.108| -12.460|   0:00:01.0| 1916.9M|
|   93.30%|        0|  -0.108| -12.460|   0:00:00.0| 1916.9M|
|   93.30%|        6|  -0.108| -12.460|   0:00:02.0| 1916.9M|
|   93.30%|      403|  -0.125| -13.654|   0:00:02.0| 1916.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.125  TNS Slack -13.654 Density 93.30
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |        222 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:18.1) (real = 0:00:18.0) **
(I,S,L,T): WC_VIEW: 8.94549, 6.92291, 0.427915, 16.2963
*** AreaOpt #8 [finish] : cpu/real = 0:00:18.2/0:00:18.2 (1.0), totSession cpu/real = 0:49:19.4/0:49:41.8 (1.0), mem = 1916.9M
End: Area Reclaim Optimization (cpu=0:00:18, real=0:00:18, mem=1833.80M, totSessionCpu=0:49:19).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:49:19.5/0:49:42.0 (1.0), mem = 1833.8M
Info: 1 clock net  excluded from IPO operation.
(I,S,L,T): WC_VIEW: 8.94549, 6.92291, 0.427915, 16.2963
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3|    60|    -0.13|     3|     3|    -0.04|     0|     0|     0|     0|    -0.12|   -13.65|       0|       0|       0| 93.30%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.12|   -13.17|       0|       0|       3| 93.31%| 0:00:00.0|  1933.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.12|   -13.17|       0|       0|       0| 93.31%| 0:00:00.0|  1933.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |        222 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1933.7M) ***

(I,S,L,T): WC_VIEW: 8.92011, 6.92291, 0.427953, 16.271
*** DrvOpt #3 [finish] : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:49:23.8/0:49:46.2 (1.0), mem = 1834.6M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.125 -> -0.125 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -13.654 -> -13.172
Begin: GigaOpt TNS non-legal recovery
Info: 1 clock net  excluded from IPO operation.
*** TnsOpt #3 [begin] : totSession cpu/real = 0:49:24.4/0:49:46.8 (1.0), mem = 1834.6M
(I,S,L,T): WC_VIEW: 8.92011, 6.92291, 0.427953, 16.271
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 22 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.125 TNS Slack -13.172 Density 93.31
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.127|  0.000|
|reg2reg   |-0.125|-13.172|
|HEPG      |-0.125|-13.172|
|All Paths |-0.125|-13.172|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.125|   -0.125| -13.172|  -13.172|   93.31%|   0:00:01.0| 1893.9M|   WC_VIEW|  reg2reg| sa33_reg_6_/D        |
|  -0.114|   -0.114| -12.806|  -12.806|   93.46%|   0:00:23.0| 1958.7M|   WC_VIEW|  reg2reg| sa13_reg_7_/D        |
|  -0.114|   -0.114| -12.791|  -12.791|   93.46%|   0:00:03.0| 1958.7M|   WC_VIEW|  reg2reg| sa13_reg_7_/D        |
|  -0.114|   -0.114| -12.750|  -12.750|   93.47%|   0:00:01.0| 1958.7M|   WC_VIEW|  reg2reg| sa13_reg_7_/D        |
|  -0.114|   -0.114| -12.621|  -12.621|   93.57%|   0:00:29.0| 1958.7M|   WC_VIEW|  reg2reg| sa33_reg_6_/D        |
|  -0.114|   -0.114| -12.606|  -12.606|   93.57%|   0:00:00.0| 1958.7M|   WC_VIEW|  reg2reg| sa33_reg_6_/D        |
|  -0.114|   -0.114| -12.447|  -12.447|   93.79%|   0:00:04.0| 1958.7M|   WC_VIEW|  reg2reg| sa33_reg_6_/D        |
|  -0.114|   -0.114| -12.443|  -12.443|   93.81%|   0:00:00.0| 1958.7M|   WC_VIEW|  reg2reg| sa33_reg_6_/D        |
|  -0.114|   -0.114| -12.435|  -12.435|   93.81%|   0:00:06.0| 1958.7M|   WC_VIEW|  reg2reg| sa33_reg_6_/D        |
|  -0.114|   -0.114| -12.398|  -12.398|   93.89%|   0:00:01.0| 1958.7M|   WC_VIEW|  reg2reg| sa33_reg_6_/D        |
|  -0.114|   -0.114| -12.387|  -12.387|   93.93%|   0:00:01.0| 1958.7M|   WC_VIEW|  reg2reg| sa33_reg_6_/D        |
|  -0.114|   -0.114| -12.145|  -12.145|   94.04%|   0:01:00.0| 1958.7M|   WC_VIEW|  reg2reg| sa13_reg_3_/D        |
|  -0.114|   -0.114| -12.135|  -12.135|   94.04%|   0:00:00.0| 1958.7M|   WC_VIEW|  reg2reg| sa13_reg_3_/D        |
|  -0.114|   -0.114| -11.603|  -11.603|   94.31%|   0:00:12.0| 1958.7M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.114|   -0.114| -11.580|  -11.580|   94.31%|   0:00:01.0| 1958.7M|   WC_VIEW|  reg2reg| sa13_reg_3_/D        |
|  -0.114|   -0.114| -11.579|  -11.579|   94.31%|   0:00:01.0| 1958.7M|   WC_VIEW|  reg2reg| sa13_reg_3_/D        |
|  -0.114|   -0.114| -11.543|  -11.543|   94.32%|   0:00:04.0| 1958.7M|   WC_VIEW|  reg2reg| sa33_reg_1_/D        |
|  -0.114|   -0.114| -11.511|  -11.511|   94.34%|   0:00:01.0| 1958.7M|   WC_VIEW|  reg2reg| sa33_reg_1_/D        |
|  -0.114|   -0.114| -11.441|  -11.441|   94.37%|   0:00:07.0| 1958.7M|   WC_VIEW|  reg2reg| sa02_reg_7_/D        |
|  -0.114|   -0.114| -11.431|  -11.431|   94.37%|   0:00:01.0| 1958.7M|   WC_VIEW|  reg2reg| sa02_reg_7_/D        |
|  -0.114|   -0.114| -11.307|  -11.307|   94.36%|   0:00:01.0| 1958.7M|   WC_VIEW|  reg2reg| sa11_reg_7_/D        |
|  -0.114|   -0.114| -11.296|  -11.296|   94.37%|   0:00:00.0| 1958.7M|   WC_VIEW|  reg2reg| sa11_reg_7_/D        |
|  -0.114|   -0.114| -11.290|  -11.290|   94.39%|   0:00:01.0| 1958.7M|   WC_VIEW|  reg2reg| sa11_reg_7_/D        |
|  -0.114|   -0.114| -11.267|  -11.267|   94.40%|   0:00:02.0| 1958.7M|   WC_VIEW|  reg2reg| sa12_reg_7_/D        |
|  -0.114|   -0.114| -11.220|  -11.220|   94.40%|   0:00:02.0| 1958.7M|   WC_VIEW|  reg2reg| sa12_reg_7_/D        |
|  -0.114|   -0.114| -11.118|  -11.118|   94.42%|   0:00:00.0| 1958.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__5_/D     |
|  -0.114|   -0.114| -11.100|  -11.100|   94.42%|   0:00:02.0| 1958.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__5_/D     |
|  -0.114|   -0.114| -11.060|  -11.060|   94.44%|   0:00:00.0| 1958.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__15_/D    |
|  -0.114|   -0.114| -11.046|  -11.046|   94.44%|   0:00:02.0| 1958.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__15_/D    |
|  -0.114|   -0.114| -11.043|  -11.043|   94.44%|   0:00:01.0| 1958.7M|   WC_VIEW|  reg2reg| sa20_reg_7_/D        |
|  -0.114|   -0.114| -11.028|  -11.028|   94.44%|   0:00:01.0| 1958.7M|   WC_VIEW|  reg2reg| sa20_reg_7_/D        |
|  -0.114|   -0.114| -10.961|  -10.961|   94.46%|   0:00:01.0| 1958.7M|   WC_VIEW|  reg2reg| sa00_reg_2_/D        |
|  -0.114|   -0.114| -10.960|  -10.960|   94.46%|   0:00:01.0| 1958.7M|   WC_VIEW|  reg2reg| sa00_reg_2_/D        |
|  -0.114|   -0.114| -10.920|  -10.920|   94.46%|   0:00:02.0| 1958.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__11_/D    |
|  -0.114|   -0.114| -10.918|  -10.918|   94.46%|   0:00:01.0| 1958.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__11_/D    |
|  -0.114|   -0.114| -10.905|  -10.905|   94.46%|   0:00:00.0| 1958.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__11_/D    |
|  -0.114|   -0.114| -10.793|  -10.793|   94.49%|   0:00:00.0| 1958.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__6_/D     |
|  -0.114|   -0.114| -10.762|  -10.762|   94.49%|   0:00:01.0| 1958.7M|   WC_VIEW|  reg2reg| sa00_reg_2_/D        |
|  -0.114|   -0.114| -10.730|  -10.730|   94.50%|   0:00:01.0| 1958.7M|   WC_VIEW|  reg2reg| sa00_reg_2_/D        |
|  -0.114|   -0.114| -10.724|  -10.724|   94.51%|   0:00:00.0| 1958.7M|   WC_VIEW|  reg2reg| sa00_reg_2_/D        |
|  -0.114|   -0.114| -10.694|  -10.694|   94.52%|   0:00:02.0| 1958.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__23_/D    |
|  -0.114|   -0.114| -10.684|  -10.684|   94.52%|   0:00:00.0| 1958.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__23_/D    |
|  -0.114|   -0.114| -10.668|  -10.668|   94.52%|   0:00:00.0| 1958.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__8_/D     |
|  -0.114|   -0.114| -10.661|  -10.661|   94.52%|   0:00:02.0| 1958.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__8_/D     |
|  -0.114|   -0.114| -10.643|  -10.643|   94.57%|   0:00:01.0| 1958.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__17_/D    |
|  -0.114|   -0.114| -10.635|  -10.635|   94.57%|   0:00:00.0| 1958.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__23_/D    |
|  -0.114|   -0.114| -10.629|  -10.629|   94.57%|   0:00:01.0| 1958.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__16_/D    |
|  -0.114|   -0.114| -10.627|  -10.627|   94.57%|   0:00:00.0| 1958.7M|        NA|       NA| NA                   |
|  -0.114|   -0.114| -10.627|  -10.627|   94.57%|   0:00:00.0| 1958.7M|   WC_VIEW|  reg2reg| sa13_reg_7_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:03:01 real=0:03:01 mem=1958.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:01 real=0:03:01 mem=1958.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.125|  0.000|
|reg2reg   |-0.114|-10.627|
|HEPG      |-0.114|-10.627|
|All Paths |-0.114|-10.627|
+----------+------+-------+

Begin: Area Reclaim Optimization
*** AreaOpt #9 [begin] : totSession cpu/real = 0:52:28.6/0:52:50.8 (1.0), mem = 1958.7M
(I,S,L,T): WC_VIEW: 8.93969, 7.03571, 0.434068, 16.4095
Reclaim Optimization WNS Slack -0.114  TNS Slack -10.627 Density 94.57
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   94.57%|        -|  -0.114| -10.627|   0:00:00.0| 1958.7M|
|   94.51%|       16|  -0.114| -10.627|   0:00:02.0| 1958.7M|
|   93.16%|      861|  -0.111| -10.721|   0:00:07.0| 1958.7M|
|   93.16%|        3|  -0.111| -10.719|   0:00:01.0| 1958.7M|
|   93.16%|        0|  -0.111| -10.719|   0:00:00.0| 1958.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.111  TNS Slack -10.719 Density 93.16
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |        242 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:10.7) (real = 0:00:11.0) **
(I,S,L,T): WC_VIEW: 8.84479, 6.96736, 0.425351, 16.2375
*** AreaOpt #9 [finish] : cpu/real = 0:00:10.9/0:00:10.9 (1.0), totSession cpu/real = 0:52:39.5/0:53:01.7 (1.0), mem = 1958.7M
End: Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1921.69M, totSessionCpu=0:52:40).
*** Starting refinePlace (0:52:40 mem=1921.7M) ***
Total net bbox length = 3.537e+05 (1.712e+05 1.825e+05) (ext = 1.347e+05)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 16482 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...

Move report: incrNP moves 16225 insts, mean move: 3.56 um, max move: 47.20 um 
	Max move on inst (FE_RC_1666_0): (181.80, 159.40) --> (174.20, 199.00)
Finished incrNP (cpu=0:00:11.9, real=0:00:12.0, mem=1939.1M)
End of Small incrNP (cpu=0:00:11.9, real=0:00:12.0)
Move report: Detail placement moves 13270 insts, mean move: 1.26 um, max move: 9.00 um 
	Max move on inst (FE_DBTC77_locking_key_76): (125.00, 145.00) --> (116.00, 145.00)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1945.6MB
Summary Report:
Instances move: 16175 (out of 16482 movable)
Instances flipped: 73
Mean displacement: 3.69 um
Max displacement: 48.20 um (Instance: FE_RC_1666_0) (181.8, 159.4) -> (173.2, 199)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 3.482e+05 (1.679e+05 1.802e+05) (ext = 1.342e+05)
Runtime: CPU: 0:00:13.8 REAL: 0:00:14.0 MEM: 1945.6MB
*** Finished refinePlace (0:52:53 mem=1945.6M) ***
Finished re-routing un-routed nets (0:00:00.1 1924.6M)


Density : 0.9316
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:14.8 real=0:00:15.0 mem=1924.6M) ***
** GigaOpt Optimizer WNS Slack -0.114 TNS Slack -11.164 Density 93.16
HEPG TNS achieved -106273
Allowed TNS bump 294000
Current HEPG TNS -111644
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.123|  0.000|
|reg2reg   |-0.114|-11.164|
|HEPG      |-0.114|-11.164|
|All Paths |-0.114|-11.164|
+----------+------+-------+

Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |        242 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:03:27 real=0:03:27 mem=1924.6M) ***

(I,S,L,T): WC_VIEW: 8.84455, 6.94712, 0.425351, 16.217
*** TnsOpt #3 [finish] : cpu/real = 0:03:30.5/0:03:30.1 (1.0), totSession cpu/real = 0:52:54.9/0:53:17.0 (1.0), mem = 1838.5M
End: GigaOpt TNS non-legal recovery
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 1 clock net  excluded from IPO operation.
*** TnsOpt #4 [begin] : totSession cpu/real = 0:52:54.9/0:53:17.0 (1.0), mem = 1838.5M
(I,S,L,T): WC_VIEW: 8.84455, 6.94712, 0.425351, 16.217
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 22 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.114 TNS Slack -11.164 Density 93.16
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.123|  0.000|
|reg2reg   |-0.114|-11.164|
|HEPG      |-0.114|-11.164|
|All Paths |-0.114|-11.164|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.114|   -0.114| -11.164|  -11.164|   93.16%|   0:00:00.0| 1897.8M|   WC_VIEW|  reg2reg| sa13_reg_7_/D        |
|  -0.114|   -0.114| -11.088|  -11.088|   93.16%|   0:00:01.0| 1921.4M|   WC_VIEW|  reg2reg| sa21_reg_6_/D        |
|  -0.114|   -0.114| -11.086|  -11.086|   93.16%|   0:00:01.0| 1921.4M|   WC_VIEW|  reg2reg| sa03_reg_4_/D        |
|  -0.114|   -0.114| -11.086|  -11.086|   93.16%|   0:00:00.0| 1921.4M|   WC_VIEW|  reg2reg| sa13_reg_7_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=1921.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:02.0 mem=1921.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.123|  0.000|
|reg2reg   |-0.114|-11.086|
|HEPG      |-0.114|-11.086|
|All Paths |-0.114|-11.086|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.123|  0.000|
|reg2reg   |-0.114|-11.086|
|HEPG      |-0.114|-11.086|
|All Paths |-0.114|-11.086|
+----------+------+-------+

Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |        242 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=1921.4M) ***

(I,S,L,T): WC_VIEW: 8.84454, 6.94708, 0.425362, 16.217
*** TnsOpt #4 [finish] : cpu/real = 0:00:05.2/0:00:05.1 (1.0), totSession cpu/real = 0:53:00.1/0:53:22.2 (1.0), mem = 1839.3M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:50:45, real = 0:50:42, mem = 1484.6M, totSessionCpu=0:53:01 **
** Profile ** Start :  cpu=0:00:00.0, mem=1839.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1839.5M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1849.5M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1887.6M

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.114  | -0.114  |  0.123  |
|           TNS (ns):| -11.086 | -11.086 |  0.000  |
|    Violating Paths:|   151   |   151   |    0    |
|          All Paths:|   985   |   405   |   887   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.158%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1887.6M
Info: 1 clock net  excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1484.77MB/3304.32MB/1554.78MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1485.02MB/3304.32MB/1554.78MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1485.02MB/3304.32MB/1554.78MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Apr-24 19:41:56 (2025-Apr-25 02:41:56 GMT)
2025-Apr-24 19:41:56 (2025-Apr-25 02:41:56 GMT): 10%
2025-Apr-24 19:41:56 (2025-Apr-25 02:41:56 GMT): 20%
2025-Apr-24 19:41:56 (2025-Apr-25 02:41:56 GMT): 30%
2025-Apr-24 19:41:56 (2025-Apr-25 02:41:56 GMT): 40%
2025-Apr-24 19:41:56 (2025-Apr-25 02:41:56 GMT): 50%
2025-Apr-24 19:41:56 (2025-Apr-25 02:41:56 GMT): 60%
2025-Apr-24 19:41:56 (2025-Apr-25 02:41:56 GMT): 70%
2025-Apr-24 19:41:56 (2025-Apr-25 02:41:56 GMT): 80%
2025-Apr-24 19:41:56 (2025-Apr-25 02:41:56 GMT): 90%

Finished Levelizing
2025-Apr-24 19:41:56 (2025-Apr-25 02:41:56 GMT)

Starting Activity Propagation
2025-Apr-24 19:41:56 (2025-Apr-25 02:41:56 GMT)
2025-Apr-24 19:41:56 (2025-Apr-25 02:41:56 GMT): 10%
2025-Apr-24 19:41:56 (2025-Apr-25 02:41:56 GMT): 20%
2025-Apr-24 19:41:56 (2025-Apr-25 02:41:56 GMT): 30%

Finished Activity Propagation
2025-Apr-24 19:41:56 (2025-Apr-25 02:41:56 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1485.29MB/3304.32MB/1554.78MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Apr-24 19:41:56 (2025-Apr-25 02:41:56 GMT)
 ... Calculating switching power
2025-Apr-24 19:41:57 (2025-Apr-25 02:41:57 GMT): 10%
2025-Apr-24 19:41:57 (2025-Apr-25 02:41:57 GMT): 20%
2025-Apr-24 19:41:57 (2025-Apr-25 02:41:57 GMT): 30%
2025-Apr-24 19:41:57 (2025-Apr-25 02:41:57 GMT): 40%
2025-Apr-24 19:41:57 (2025-Apr-25 02:41:57 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-24 19:41:57 (2025-Apr-25 02:41:57 GMT): 60%
2025-Apr-24 19:41:57 (2025-Apr-25 02:41:57 GMT): 70%
2025-Apr-24 19:41:57 (2025-Apr-25 02:41:57 GMT): 80%
2025-Apr-24 19:41:57 (2025-Apr-25 02:41:57 GMT): 90%

Finished Calculating power
2025-Apr-24 19:41:58 (2025-Apr-25 02:41:58 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1485.29MB/3304.32MB/1554.78MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1485.29MB/3304.32MB/1554.78MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1485.29MB/3304.32MB/1554.78MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1485.29MB/3304.32MB/1554.78MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Apr-24 19:41:58 (2025-Apr-25 02:41:58 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top_0_obf
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.56110381 	   54.7587%
Total Switching Power:       6.54573809 	   41.8680%
Total Leakage Power:         0.52738332 	    3.3733%
Total Power:                15.63422523
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         4.062      0.4197     0.03822        4.52       28.91
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   4.861e-06
Combinational                      4.499       6.126      0.4892       11.11       71.09
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              8.561       6.546      0.5274       15.63         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      8.561       6.546      0.5274       15.63         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                     U4555 (CKND6):          0.02246
*              Highest Leakage Power:                 us02/U368 (ND3D8):        0.0002923
*                Total Cap:      1.12973e-10 F
*                Total instances in design: 16482
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1491.21MB/3304.32MB/1554.78MB)

OptDebug: Start of Power Reclaim:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.123|  0.000|
|reg2reg   |-0.114|-11.086|
|HEPG      |-0.114|-11.086|
|All Paths |-0.114|-11.086|
+----------+------+-------+


Phase 1 finished in (cpu = 0:00:48.0) (real = 0:00:48.0) **

Phase 2 finished in (cpu = 0:00:12.6) (real = 0:00:13.0) **
Finished Timing Update in (cpu = 0:01:03) (real = 0:01:03) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (0:54:52 mem=1921.8M) ***
Total net bbox length = 3.495e+05 (1.693e+05 1.802e+05) (ext = 1.342e+05)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 16482 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 1620 insts, mean move: 2.74 um, max move: 19.40 um 
	Max move on inst (u0/u1/FE_OFC385_n247): (109.20, 56.80) --> (102.40, 44.20)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1924.9MB
Summary Report:
Instances move: 1620 (out of 16482 movable)
Instances flipped: 0
Mean displacement: 2.74 um
Max displacement: 19.40 um (Instance: u0/u1/FE_OFC385_n247) (109.2, 56.8) -> (102.4, 44.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 3.537e+05 (1.715e+05 1.822e+05) (ext = 1.342e+05)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1924.9MB
*** Finished refinePlace (0:54:52 mem=1924.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1921.9M)


Density : 0.8862
Max route overflow : 0.0000

Checking setup slack degradation ...
Checking setup slack degradation ...
Begin: Core Power Optimization
*** PowerOpt #2 [begin] : totSession cpu/real = 0:54:52.9/0:55:14.8 (1.0), mem = 1945.5M
(I,S,L,T): WC_VIEW: 8.35668, 6.52575, 0.391122, 15.2735
Reclaim Optimization WNS Slack -0.121  TNS Slack -12.820 Density 88.62
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   88.62%|        -|  -0.121| -12.820|   0:00:00.0| 1945.5M|
|   88.62%|       77|  -0.121| -12.854|   0:00:03.0| 1972.1M|
|   88.48%|       39|  -0.107| -12.705|   0:00:12.0| 1978.7M|
|   88.48%|        1|  -0.107| -12.705|   0:00:00.0| 1978.7M|
|   88.48%|        0|  -0.107| -12.705|   0:00:03.0| 1983.6M|
|   88.48%|        1|  -0.107| -12.707|   0:00:03.0| 1987.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.107  TNS Slack -12.707 Density 88.48
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |        242 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:23.4) (real = 0:00:23.0) **
(I,S,L,T): WC_VIEW: 8.35112, 6.51797, 0.39043, 15.2595
*** PowerOpt #2 [finish] : cpu/real = 0:00:23.6/0:00:23.6 (1.0), totSession cpu/real = 0:55:16.5/0:55:38.4 (1.0), mem = 1987.2M
*** Starting refinePlace (0:55:17 mem=1978.2M) ***
Total net bbox length = 3.538e+05 (1.716e+05 1.822e+05) (ext = 1.342e+05)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 16427 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 55 insts, mean move: 2.61 um, max move: 11.40 um 
	Max move on inst (u0/u1/U139): (110.60, 60.40) --> (111.20, 49.60)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1981.2MB
Summary Report:
Instances move: 55 (out of 16427 movable)
Instances flipped: 0
Mean displacement: 2.61 um
Max displacement: 11.40 um (Instance: u0/u1/U139) (110.6, 60.4) -> (111.2, 49.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
Total net bbox length = 3.539e+05 (1.716e+05 1.823e+05) (ext = 1.342e+05)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1981.2MB
*** Finished refinePlace (0:55:17 mem=1981.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1978.2M)


Density : 0.8848
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1978.2M) ***
Checking setup slack degradation ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1504.57MB/3395.33MB/1554.78MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1504.57MB/3395.33MB/1554.78MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1504.57MB/3395.33MB/1554.78MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Apr-24 19:44:12 (2025-Apr-25 02:44:12 GMT)
2025-Apr-24 19:44:13 (2025-Apr-25 02:44:13 GMT): 10%
2025-Apr-24 19:44:13 (2025-Apr-25 02:44:13 GMT): 20%
2025-Apr-24 19:44:13 (2025-Apr-25 02:44:13 GMT): 30%
2025-Apr-24 19:44:13 (2025-Apr-25 02:44:13 GMT): 40%
2025-Apr-24 19:44:13 (2025-Apr-25 02:44:13 GMT): 50%
2025-Apr-24 19:44:13 (2025-Apr-25 02:44:13 GMT): 60%
2025-Apr-24 19:44:13 (2025-Apr-25 02:44:13 GMT): 70%
2025-Apr-24 19:44:13 (2025-Apr-25 02:44:13 GMT): 80%
2025-Apr-24 19:44:13 (2025-Apr-25 02:44:13 GMT): 90%

Finished Levelizing
2025-Apr-24 19:44:13 (2025-Apr-25 02:44:13 GMT)

Starting Activity Propagation
2025-Apr-24 19:44:13 (2025-Apr-25 02:44:13 GMT)
2025-Apr-24 19:44:13 (2025-Apr-25 02:44:13 GMT): 10%
2025-Apr-24 19:44:13 (2025-Apr-25 02:44:13 GMT): 20%
2025-Apr-24 19:44:13 (2025-Apr-25 02:44:13 GMT): 30%

Finished Activity Propagation
2025-Apr-24 19:44:13 (2025-Apr-25 02:44:13 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1504.97MB/3395.33MB/1554.78MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Apr-24 19:44:13 (2025-Apr-25 02:44:13 GMT)
 ... Calculating switching power
2025-Apr-24 19:44:13 (2025-Apr-25 02:44:13 GMT): 10%
2025-Apr-24 19:44:13 (2025-Apr-25 02:44:13 GMT): 20%
2025-Apr-24 19:44:13 (2025-Apr-25 02:44:13 GMT): 30%
2025-Apr-24 19:44:13 (2025-Apr-25 02:44:13 GMT): 40%
2025-Apr-24 19:44:13 (2025-Apr-25 02:44:13 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-24 19:44:14 (2025-Apr-25 02:44:14 GMT): 60%
2025-Apr-24 19:44:14 (2025-Apr-25 02:44:14 GMT): 70%
2025-Apr-24 19:44:14 (2025-Apr-25 02:44:14 GMT): 80%
2025-Apr-24 19:44:14 (2025-Apr-25 02:44:14 GMT): 90%

Finished Calculating power
2025-Apr-24 19:44:14 (2025-Apr-25 02:44:14 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1504.97MB/3395.33MB/1554.78MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1504.97MB/3395.33MB/1554.78MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1504.97MB/3395.33MB/1554.78MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1504.97MB/3395.33MB/1554.78MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Apr-24 19:44:14 (2025-Apr-25 02:44:14 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top_0_obf
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.16681359 	   55.0542%
Total Switching Power:       6.17878100 	   41.6525%
Total Leakage Power:         0.48852816 	    3.2933%
Total Power:                14.83412276
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         4.055      0.4083      0.0379       4.501       30.34
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   5.123e-06
Combinational                      4.112        5.77      0.4506       10.33       69.66
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              8.167       6.179      0.4885       14.83         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      8.167       6.179      0.4885       14.83         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                     U4555 (CKND6):          0.02272
*              Highest Leakage Power:                 us12/U160 (ND3D8):        0.0002891
*                Total Cap:      1.07706e-10 F
*                Total instances in design: 16427
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1511.16MB/3398.83MB/1554.78MB)

OptDebug: End of Power Reclaim:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.143|  0.000|
|reg2reg   |-0.107|-12.729|
|HEPG      |-0.107|-12.729|
|All Paths |-0.107|-12.729|
+----------+------+-------+

End: Power Optimization (cpu=0:02:17, real=0:02:17, mem=1855.65M, totSessionCpu=0:55:21).
**optDesign ... cpu = 0:53:05, real = 0:53:02, mem = 1490.5M, totSessionCpu=0:55:21 **
Register exp ratio and priority group on 242 nets on 16854 nets : 
z=7 : 242 nets

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'aes_cipher_top_0_obf' of instances=16427 and nets=16876 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top_0_obf.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1838.293M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1839.09)
Total number of fetched objects 16889
End delay calculation. (MEM=1866.29 CPU=0:00:02.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1866.29 CPU=0:00:03.1 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:55:25 mem=1866.3M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 16426 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 16426
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 242 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.06% H + 0.05% V. EstWL: 2.025540e+04um
[NR-eGR] Layer group 2: route 16184 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.436102e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         2( 0.01%)   ( 0.01%) 
[NR-eGR]      M7 ( 7)        36( 0.16%)   ( 0.16%) 
[NR-eGR]      M8 ( 8)        11( 0.05%)   ( 0.05%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        51( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 1874.30 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:53:10, real = 0:53:07, mem = 1486.0M, totSessionCpu=0:55:26 **
** Profile ** Start :  cpu=0:00:00.0, mem=1823.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1823.3M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1833.3M
** Profile ** Total reports :  cpu=0:00:00.3, mem=1825.3M
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1482.09MB/3242.41MB/1554.78MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1482.09MB/3242.41MB/1554.78MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1482.09MB/3242.41MB/1554.78MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Apr-24 19:44:21 (2025-Apr-25 02:44:21 GMT)
2025-Apr-24 19:44:21 (2025-Apr-25 02:44:21 GMT): 10%
2025-Apr-24 19:44:21 (2025-Apr-25 02:44:21 GMT): 20%
2025-Apr-24 19:44:21 (2025-Apr-25 02:44:21 GMT): 30%
2025-Apr-24 19:44:21 (2025-Apr-25 02:44:21 GMT): 40%
2025-Apr-24 19:44:21 (2025-Apr-25 02:44:21 GMT): 50%
2025-Apr-24 19:44:21 (2025-Apr-25 02:44:21 GMT): 60%
2025-Apr-24 19:44:21 (2025-Apr-25 02:44:21 GMT): 70%
2025-Apr-24 19:44:21 (2025-Apr-25 02:44:21 GMT): 80%
2025-Apr-24 19:44:21 (2025-Apr-25 02:44:21 GMT): 90%

Finished Levelizing
2025-Apr-24 19:44:21 (2025-Apr-25 02:44:21 GMT)

Starting Activity Propagation
2025-Apr-24 19:44:21 (2025-Apr-25 02:44:21 GMT)
2025-Apr-24 19:44:21 (2025-Apr-25 02:44:21 GMT): 10%
2025-Apr-24 19:44:21 (2025-Apr-25 02:44:21 GMT): 20%
2025-Apr-24 19:44:21 (2025-Apr-25 02:44:21 GMT): 30%

Finished Activity Propagation
2025-Apr-24 19:44:21 (2025-Apr-25 02:44:21 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1482.73MB/3242.41MB/1554.78MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Apr-24 19:44:21 (2025-Apr-25 02:44:21 GMT)
 ... Calculating switching power
2025-Apr-24 19:44:21 (2025-Apr-25 02:44:21 GMT): 10%
2025-Apr-24 19:44:21 (2025-Apr-25 02:44:21 GMT): 20%
2025-Apr-24 19:44:21 (2025-Apr-25 02:44:21 GMT): 30%
2025-Apr-24 19:44:22 (2025-Apr-25 02:44:22 GMT): 40%
2025-Apr-24 19:44:22 (2025-Apr-25 02:44:22 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-24 19:44:22 (2025-Apr-25 02:44:22 GMT): 60%
2025-Apr-24 19:44:22 (2025-Apr-25 02:44:22 GMT): 70%
2025-Apr-24 19:44:22 (2025-Apr-25 02:44:22 GMT): 80%
2025-Apr-24 19:44:22 (2025-Apr-25 02:44:22 GMT): 90%

Finished Calculating power
2025-Apr-24 19:44:22 (2025-Apr-25 02:44:22 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1482.73MB/3242.41MB/1554.78MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1482.73MB/3242.41MB/1554.78MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1482.73MB/3242.41MB/1554.78MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1482.73MB/3242.41MB/1554.78MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Apr-24 19:44:22 (2025-Apr-25 02:44:22 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: aes_cipher_top_0_obf

*

*	Power Domain used: 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/aes_cipher_top_0_obf_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.16679674 	   55.0542%
Total Switching Power:       6.17878100 	   41.6525%
Total Leakage Power:         0.48852816 	    3.2933%
Total Power:                14.83410591
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         4.055      0.4083      0.0379       4.501       30.34
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   5.123e-06
Combinational                      4.112        5.77      0.4506       10.33       69.66
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              8.167       6.179      0.4885       14.83         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      8.167       6.179      0.4885       14.83         100
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1489.16MB/3245.91MB/1554.78MB)


Output file is ./timingReports/aes_cipher_top_0_obf_preCTS.power.
** Profile ** DRVs :  cpu=0:00:03.0, mem=1840.2M

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.107  | -0.107  |  0.144  |
|           TNS (ns):| -12.774 | -12.774 |  0.000  |
|    Violating Paths:|   163   |   163   |    0    |
|          All Paths:|   985   |   405   |   887   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.479%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1840.2M
**optDesign ... cpu = 0:53:14, real = 0:53:11, mem = 1484.8M, totSessionCpu=0:55:29 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
cleaningup cpe interface
Removing temporary dont_use automatically set for cells with technology sites with no row.
Disable CTE adjustment.
cleaningup cpe interface
**place_opt_design ... cpu = 0:54:58, real = 0:54:58, mem = 1776.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPESI-3014        212  The RC network is incomplete for net %s....
WARNING   IMPSP-5140          12  Global net connect rules have not been c...
WARNING   IMPSP-315           12  Found %d instances insts with no PG Term...
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-665         493  %s : Net has unplaced terms or is connec...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 737 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:54:58.2/0:54:57.2 (1.0), totSession cpu/real = 0:55:29.4/0:55:52.4 (1.0), mem = 1776.2M
<CMD> saveDesign placement.enc
#% Begin save design ... (date=04/24 19:44:25, mem=1406.4M)
% Begin Save ccopt configuration ... (date=04/24 19:44:25, mem=1406.4M)
% End Save ccopt configuration ... (date=04/24 19:44:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1406.6M, current mem=1406.6M)
% Begin Save netlist data ... (date=04/24 19:44:25, mem=1406.6M)
Writing Binary DB to placement.enc.dat/aes_cipher_top_0_obf.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/24 19:44:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=1406.6M, current mem=1406.6M)
Saving symbol-table file ...
Saving congestion map file placement.enc.dat/aes_cipher_top_0_obf.route.congmap.gz ...
% Begin Save AAE data ... (date=04/24 19:44:25, mem=1407.1M)
Saving AAE Data ...
% End Save AAE data ... (date=04/24 19:44:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1407.2M, current mem=1407.2M)
Saving preference file placement.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/24 19:44:26, mem=1407.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/24 19:44:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=1407.6M, current mem=1407.6M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/24 19:44:26, mem=1407.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/24 19:44:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=1407.6M, current mem=1407.6M)
% Begin Save routing data ... (date=04/24 19:44:26, mem=1407.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1775.8M) ***
% End Save routing data ... (date=04/24 19:44:26, total cpu=0:00:00.2, real=0:00:00.0, peak res=1407.8M, current mem=1407.8M)
Saving property file placement.enc.dat/aes_cipher_top_0_obf.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1778.8M) ***
Saving rc congestion map placement.enc.dat/aes_cipher_top_0_obf.congmap.gz ...
% Begin Save power constraints data ... (date=04/24 19:44:27, mem=1407.8M)
% End Save power constraints data ... (date=04/24 19:44:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1407.8M, current mem=1407.8M)
Cmin Cmax
Generated self-contained design placement.enc.dat
#% End save design ... (date=04/24 19:44:27, total cpu=0:00:01.3, real=0:00:02.0, peak res=1407.8M, current mem=1404.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ../../desdir/constraints/aes_cipher_top_0_obf.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ../../desdir/constraints/aes_cipher_top_0_obf.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=04/24 19:44:28, mem=1373.3M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:55:31.7/0:55:56.1 (1.0), mem = 1778.4M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          14.7
setDesignMode -process                         65
setExtractRCMode -coupling_c_th                0.1
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                1
setExtractRCMode -total_c_th                   0
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setOptMode -activeHoldViews                    { BC_VIEW }
setOptMode -activeSetupViews                   { WC_VIEW }
setOptMode -autoSetupViews                     { WC_VIEW}
setOptMode -autoTDGRSetupViews                 { WC_VIEW}
setOptMode -drcMargin                          0
setOptMode -effort                             high
setOptMode -fixDrc                             true
setOptMode -fixFanoutLoad                      true
setOptMode -leakageToDynamicRatio              0.5
setOptMode -optimizeFF                         true
setOptMode -powerEffort                        high
setOptMode -preserveAllSequential              true
setOptMode -restruct                           true
setOptMode -setupTargetSlack                   0
setOptMode -verbose                            true
setPlaceMode -place_global_cong_effort         medium
setPlaceMode -place_global_reorder_scan        false
setPlaceMode -timingDriven                     true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 554 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/CON was created. It contains 554 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...

Begin checking placement ... (start mem=1788.7M, init mem=1797.5M)
*info: Placed = 16427         
*info: Unplaced = 0           
Placement Density:88.48%(47186/53330)
Placement Density (including fixed std cells):88.48%(47186/53330)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=1797.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.3)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.3 real=0:00:00.3)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.3 real=0:00:00.3)
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Starting Activity Propagation
2025-Apr-24 19:44:31 (2025-Apr-25 02:44:31 GMT)
2025-Apr-24 19:44:31 (2025-Apr-25 02:44:31 GMT): 10%
2025-Apr-24 19:44:31 (2025-Apr-25 02:44:31 GMT): 20%
2025-Apr-24 19:44:31 (2025-Apr-25 02:44:31 GMT): 30%

Finished Activity Propagation
2025-Apr-24 19:44:31 (2025-Apr-25 02:44:31 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 554 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 554 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1817.82 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 16426 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 16426
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 242 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.06% H + 0.05% V. EstWL: 2.025540e+04um
[NR-eGR] Layer group 2: route 16184 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.436102e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         2( 0.01%)   ( 0.01%) 
[NR-eGR]      M7 ( 7)        36( 0.16%)   ( 0.16%) 
[NR-eGR]      M8 ( 8)        11( 0.05%)   ( 0.05%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        51( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0   52452 
[NR-eGR]  M2  (2V)         73494   70366 
[NR-eGR]  M3  (3H)         90896   11006 
[NR-eGR]  M4  (4V)         46170    4639 
[NR-eGR]  M5  (5H)         18474    1741 
[NR-eGR]  M6  (6V)          5071    1197 
[NR-eGR]  M7  (7H)         10161    1472 
[NR-eGR]  M8  (8V)         10433       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       254699  142873 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 353921um
[NR-eGR] Total length: 254699um, number of vias: 142873
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2375um, number of vias: 1588
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.77 sec, Real: 0.76 sec, Curr Mem: 1825.58 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.8 real=0:00:00.8)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.3)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    update_io_latency: 0 (default: true)
  Private non-default CCOpt properties:
    cloning_copy_activity: 1 (default: false)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 52520.400um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       554
  Delay constrained sinks:     554
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
Primary reporting skew groups are:
skew_group clk/CON with 554 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.7)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.8 real=0:00:02.8)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing optimal clock node locations...
    Computing optimal clock node locations done.
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
          Clock tree timing engine global stage delay update for WC:setup.late...
          Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=70.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=70.560um^2
      hp wire lengths  : top=0.000um, trunk=152.800um, leaf=924.000um, total=1076.800um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 7 
    Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.3)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:55:38 mem=1822.5M) ***
Total net bbox length = 3.547e+05 (1.721e+05 1.827e+05) (ext = 1.343e+05)
Move report: Detail placement moves 209 insts, mean move: 3.71 um, max move: 15.80 um 
	Max move on inst (U7549): (152.60, 132.40) --> (159.40, 141.40)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1827.8MB
Summary Report:
Instances move: 209 (out of 16434 movable)
Instances flipped: 0
Mean displacement: 3.71 um
Max displacement: 15.80 um (Instance: U7549) (152.6, 132.4) -> (159.4, 141.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 3.555e+05 (1.725e+05 1.830e+05) (ext = 1.343e+05)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1827.8MB
*** Finished refinePlace (0:55:39 mem=1827.8M) ***
    ClockRefiner summary
    All clock instances: Moved 7, flipped 3 and cell swapped 0 (out of a total of 561).
    The largest move was 3.6 um for CTS_ccl_a_buf_00005.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.8)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [3.4,3.5)               1
    [3.5,3.6)               1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------
         3.6         (106.000,94.600)     (106.000,91.000)     CTS_ccl_a_buf_00005 (a lib_cell CKBD16) at (106.000,91.000), in power domain auto-default
         3.4         (104.200,94.600)     (107.600,94.600)     CTS_ccl_a_buf_00007 (a lib_cell CKBD16) at (107.600,94.600), in power domain auto-default
         0           (108.507,91.718)     (108.507,91.718)     CTS_ccl_a_buf_00005 (a lib_cell CKBD16) at (106.000,91.000), in power domain auto-default
         0           (102.507,95.317)     (102.507,95.317)     CTS_ccl_a_buf_00006 (a lib_cell CKBD16) at (100.000,94.600), in power domain auto-default
         0           (106.707,156.518)    (106.707,156.518)    CTS_ccl_a_buf_00004 (a lib_cell CKBD16) at (104.200,155.800), in power domain auto-default
         0           (143.907,134.917)    (143.907,134.917)    CTS_ccl_a_buf_00002 (a lib_cell CKBD16) at (141.400,134.200), in power domain auto-default
         0           (158.107,109.718)    (158.107,109.718)    CTS_ccl_a_buf_00003 (a lib_cell CKBD16) at (155.600,109.000), in power domain auto-default
         0           (113.507,192.518)    (113.507,192.518)    CTS_ccl_a_buf_00001 (a lib_cell CKBD16) at (111.000,191.800), in power domain auto-default
         0           (110.108,95.317)     (110.108,95.317)     CTS_ccl_a_buf_00007 (a lib_cell CKBD16) at (107.600,94.600), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:01.0 real=0:00:01.0)
    Clock DAG stats after 'Clustering':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=70.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=70.560um^2
      cell capacitance : b=0.038pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.038pF
      sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.448pF, total=0.479pF
      wire lengths     : top=0.000um, trunk=190.381um, leaf=2606.793um, total=2797.174um
      hp wire lengths  : top=0.000um, trunk=156.400um, leaf=923.400um, total=1079.800um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=2 avg=0.025ns sd=0.030ns min=0.004ns max=0.046ns {2 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=6 avg=0.098ns sd=0.002ns min=0.097ns max=0.101ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 5 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 7 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.138, max=0.152, avg=0.145, sd=0.003], skew [0.014 vs 0.057], 100% {0.138, 0.152} (wid=0.017 ws=0.016) (gid=0.139 gs=0.003)
    Skew group summary after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.138, max=0.152, avg=0.145, sd=0.003], skew [0.014 vs 0.057], 100% {0.138, 0.152} (wid=0.017 ws=0.016) (gid=0.139 gs=0.003)
    Legalizer API calls during this step: 68 succeeded with high effort: 68 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:01.2 real=0:00:01.3)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         8 (unrouted=8, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 17267 (unrouted=842, trialRouted=16425, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=414, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 8 nets for routing of which 8 have one or more fixed wires.
(ccopt eGR): Start to route 8 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 16432 nets ( ignored 16425 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 7 clock nets ( 7 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 7
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.709000e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.132000e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.553200e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.401000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0   52465 
[NR-eGR]  M2  (2V)         72718   69980 
[NR-eGR]  M3  (3H)         91049   11336 
[NR-eGR]  M4  (4V)         47189    4650 
[NR-eGR]  M5  (5H)         18504    1741 
[NR-eGR]  M6  (6V)          5071    1197 
[NR-eGR]  M7  (7H)         10161    1472 
[NR-eGR]  M8  (8V)         10433       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       255126  142841 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 355465um
[NR-eGR] Total length: 255126um, number of vias: 142841
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2801um, number of vias: 1556
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0   567 
[NR-eGR]  M2  (2V)           418   638 
[NR-eGR]  M3  (3H)          1329   340 
[NR-eGR]  M4  (4V)          1024    11 
[NR-eGR]  M5  (5H)            31     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  M7  (7H)             0     0 
[NR-eGR]  M8  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         2801  1556 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1080um
[NR-eGR] Total length: 2801um, number of vias: 1556
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2801um, number of vias: 1556
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 1823.84 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:00.3)
    Routing using eGR only done.
Net route status summary:
  Clock:         8 (unrouted=1, trialRouted=0, noStatus=0, routed=7, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 17267 (unrouted=842, trialRouted=16425, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=414, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #3 [begin] : totSession cpu/real = 0:55:39.4/0:56:03.8 (1.0), mem = 1823.8M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 7  Num Prerouted Wires = 1576
[NR-eGR] Read 16432 nets ( ignored 7 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 16425
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 242 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.07% H + 0.05% V. EstWL: 2.027880e+04um
[NR-eGR] Layer group 2: route 16183 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.422008e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         2( 0.01%)   ( 0.01%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         2( 0.01%)   ( 0.01%) 
[NR-eGR]      M7 ( 7)        38( 0.17%)   ( 0.17%) 
[NR-eGR]      M8 ( 8)        11( 0.05%)   ( 0.05%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        53( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.38 seconds, mem = 1836.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0   52465 
[NR-eGR]  M2  (2V)         72410   70034 
[NR-eGR]  M3  (3H)         90620   11477 
[NR-eGR]  M4  (4V)         47457    4839 
[NR-eGR]  M5  (5H)         19399    1763 
[NR-eGR]  M6  (6V)          5399    1197 
[NR-eGR]  M7  (7H)         10188    1483 
[NR-eGR]  M8  (8V)         10452       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       255926  143258 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 355465um
[NR-eGR] Total length: 255926um, number of vias: 143258
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.42 seconds, mem = 1827.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.8, real=0:00:01.0)
*** IncrReplace #3 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:55:40.3/0:56:04.7 (1.0), mem = 1827.6M
    Congestion Repair done. (took cpu=0:00:00.9 real=0:00:00.9)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.4 real=0:00:01.4)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'aes_cipher_top_0_obf' of instances=16434 and nets=17275 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top_0_obf.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1827.609M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
    misc counts      : r=1, pp=0
    cell areas       : b=70.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=70.560um^2
    cell capacitance : b=0.038pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.038pF
    sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.450pF, total=0.481pF
    wire lengths     : top=0.000um, trunk=190.381um, leaf=2606.793um, total=2797.174um
    hp wire lengths  : top=0.000um, trunk=156.400um, leaf=923.400um, total=1079.800um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=2 avg=0.025ns sd=0.030ns min=0.004ns max=0.046ns {2 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=6 avg=0.099ns sd=0.002ns min=0.097ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 5 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 7 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.137, max=0.152, avg=0.145, sd=0.003], skew [0.015 vs 0.057], 100% {0.137, 0.152} (wid=0.017 ws=0.016) (gid=0.139 gs=0.003)
  Skew group summary after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.137, max=0.152, avg=0.145, sd=0.003], skew [0.015 vs 0.057], 100% {0.137, 0.152} (wid=0.017 ws=0.016) (gid=0.139 gs=0.003)
  CongRepair After Initial Clustering done. (took cpu=0:00:01.9 real=0:00:01.9)
  Stage::Clustering done. (took cpu=0:00:03.2 real=0:00:03.2)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=70.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=70.560um^2
      cell capacitance : b=0.038pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.038pF
      sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.450pF, total=0.481pF
      wire lengths     : top=0.000um, trunk=190.381um, leaf=2606.793um, total=2797.174um
      hp wire lengths  : top=0.000um, trunk=156.400um, leaf=923.400um, total=1079.800um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=2 avg=0.025ns sd=0.030ns min=0.004ns max=0.046ns {2 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=6 avg=0.099ns sd=0.002ns min=0.097ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 5 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 7 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.137, max=0.152], skew [0.015 vs 0.057]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.137, max=0.152], skew [0.015 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=70.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=70.560um^2
      cell capacitance : b=0.038pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.038pF
      sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.450pF, total=0.481pF
      wire lengths     : top=0.000um, trunk=190.381um, leaf=2606.793um, total=2797.174um
      hp wire lengths  : top=0.000um, trunk=156.400um, leaf=923.400um, total=1079.800um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=2 avg=0.025ns sd=0.030ns min=0.004ns max=0.046ns {2 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=6 avg=0.099ns sd=0.002ns min=0.097ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 5 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 7 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.137, max=0.152, avg=0.145, sd=0.003], skew [0.015 vs 0.057], 100% {0.137, 0.152} (wid=0.017 ws=0.016) (gid=0.139 gs=0.003)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.137, max=0.152, avg=0.145, sd=0.003], skew [0.015 vs 0.057], 100% {0.137, 0.152} (wid=0.017 ws=0.016) (gid=0.139 gs=0.003)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      misc counts      : r=1, pp=0
      cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.450pF, total=0.481pF
      wire lengths     : top=0.000um, trunk=189.182um, leaf=2606.295um, total=2795.476um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=926.200um, total=926.200um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=6 avg=0.099ns sd=0.002ns min=0.097ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 5 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 6 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.076, max=0.091], skew [0.015 vs 0.057]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.076, max=0.091], skew [0.015 vs 0.057]
    Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      misc counts      : r=1, pp=0
      cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.450pF, total=0.481pF
      wire lengths     : top=0.000um, trunk=189.182um, leaf=2606.295um, total=2795.476um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=926.200um, total=926.200um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=6 avg=0.099ns sd=0.002ns min=0.097ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 5 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 6 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.076, max=0.091], skew [0.015 vs 0.057]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.076, max=0.091], skew [0.015 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      misc counts      : r=1, pp=0
      cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.450pF, total=0.481pF
      wire lengths     : top=0.000um, trunk=189.182um, leaf=2606.295um, total=2795.476um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=926.200um, total=926.200um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=6 avg=0.099ns sd=0.002ns min=0.097ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 5 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 6 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.076, max=0.091], skew [0.015 vs 0.057]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.076, max=0.091], skew [0.015 vs 0.057]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      misc counts      : r=1, pp=0
      cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.450pF, total=0.481pF
      wire lengths     : top=0.000um, trunk=189.182um, leaf=2606.295um, total=2795.476um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=926.200um, total=926.200um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=6 avg=0.099ns sd=0.002ns min=0.097ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 5 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 6 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.076, max=0.091], skew [0.015 vs 0.057]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.076, max=0.091], skew [0.015 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      misc counts      : r=1, pp=0
      cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.034pF, leaf=0.445pF, total=0.479pF
      wire lengths     : top=0.000um, trunk=205.881um, leaf=2577.694um, total=2783.575um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=924.700um, total=924.700um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=6 avg=0.098ns sd=0.001ns min=0.096ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 6 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086, avg=0.083, sd=0.002], skew [0.010 vs 0.057], 100% {0.076, 0.086} (wid=0.011 ws=0.011) (gid=0.076 gs=0.002)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086, avg=0.083, sd=0.002], skew [0.010 vs 0.057], 100% {0.076, 0.086} (wid=0.011 ws=0.011) (gid=0.076 gs=0.002)
    Legalizer API calls during this step: 80 succeeded with high effort: 80 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.1 real=0:00:01.1)
  CCOpt::Phase::Construction done. (took cpu=0:00:04.3 real=0:00:04.3)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      misc counts      : r=1, pp=0
      cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.034pF, leaf=0.445pF, total=0.479pF
      wire lengths     : top=0.000um, trunk=205.881um, leaf=2577.694um, total=2783.575um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=924.700um, total=924.700um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=6 avg=0.098ns sd=0.001ns min=0.096ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 6 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086], skew [0.010 vs 0.057]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086], skew [0.010 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      misc counts      : r=1, pp=0
      cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.034pF, leaf=0.445pF, total=0.479pF
      wire lengths     : top=0.000um, trunk=205.881um, leaf=2577.694um, total=2783.575um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=924.700um, total=924.700um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=6 avg=0.098ns sd=0.001ns min=0.096ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 6 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086], skew [0.010 vs 0.057]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086], skew [0.010 vs 0.057]
    Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      misc counts      : r=1, pp=0
      cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.034pF, leaf=0.445pF, total=0.479pF
      wire lengths     : top=0.000um, trunk=205.881um, leaf=2577.694um, total=2783.575um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=924.700um, total=924.700um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=6 avg=0.098ns sd=0.001ns min=0.096ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 6 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086, avg=0.083, sd=0.002], skew [0.010 vs 0.057], 100% {0.076, 0.086} (wid=0.011 ws=0.011) (gid=0.076 gs=0.002)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086, avg=0.083, sd=0.002], skew [0.010 vs 0.057], 100% {0.076, 0.086} (wid=0.011 ws=0.011) (gid=0.076 gs=0.002)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 8 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
          misc counts      : r=1, pp=0
          cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
          cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
          sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.034pF, leaf=0.445pF, total=0.479pF
          wire lengths     : top=0.000um, trunk=205.881um, leaf=2577.694um, total=2783.575um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=924.700um, total=924.700um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=6 avg=0.098ns sd=0.001ns min=0.096ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 6 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
          misc counts      : r=1, pp=0
          cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
          cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
          sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.034pF, leaf=0.445pF, total=0.479pF
          wire lengths     : top=0.000um, trunk=205.881um, leaf=2577.694um, total=2783.575um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=924.700um, total=924.700um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=6 avg=0.098ns sd=0.001ns min=0.096ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 6 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
          misc counts      : r=1, pp=0
          cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
          cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
          sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.034pF, leaf=0.445pF, total=0.479pF
          wire lengths     : top=0.000um, trunk=205.881um, leaf=2577.694um, total=2783.575um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=924.700um, total=924.700um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=6 avg=0.098ns sd=0.001ns min=0.096ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 6 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      misc counts      : r=1, pp=0
      cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.034pF, leaf=0.445pF, total=0.479pF
      wire lengths     : top=0.000um, trunk=205.881um, leaf=2577.694um, total=2783.575um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=924.700um, total=924.700um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=6 avg=0.098ns sd=0.001ns min=0.096ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 6 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
    misc counts      : r=1, pp=0
    cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
    cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
    sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.034pF, leaf=0.445pF, total=0.479pF
    wire lengths     : top=0.000um, trunk=205.881um, leaf=2577.694um, total=2783.575um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=924.700um, total=924.700um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=6 avg=0.098ns sd=0.001ns min=0.096ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 6 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.076, max=0.086], skew [0.010 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.076, max=0.086], skew [0.010 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      misc counts      : r=1, pp=0
      cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.034pF, leaf=0.445pF, total=0.479pF
      wire lengths     : top=0.000um, trunk=205.881um, leaf=2577.694um, total=2783.575um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=924.700um, total=924.700um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=6 avg=0.098ns sd=0.001ns min=0.096ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 6 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086], skew [0.010 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086], skew [0.010 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
          misc counts      : r=1, pp=0
          cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
          cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
          sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.034pF, leaf=0.445pF, total=0.479pF
          wire lengths     : top=0.000um, trunk=205.881um, leaf=2577.694um, total=2783.575um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=924.700um, total=924.700um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=6 avg=0.098ns sd=0.001ns min=0.096ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 6 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      misc counts      : r=1, pp=0
      cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.034pF, leaf=0.445pF, total=0.479pF
      wire lengths     : top=0.000um, trunk=205.881um, leaf=2577.694um, total=2783.575um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=924.700um, total=924.700um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=6 avg=0.098ns sd=0.001ns min=0.096ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 6 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086], skew [0.010 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086], skew [0.010 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      misc counts      : r=1, pp=0
      cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.034pF, leaf=0.445pF, total=0.479pF
      wire lengths     : top=0.000um, trunk=205.881um, leaf=2577.694um, total=2783.575um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=924.700um, total=924.700um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=6 avg=0.098ns sd=0.001ns min=0.096ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 6 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086], skew [0.010 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086], skew [0.010 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      misc counts      : r=1, pp=0
      cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.034pF, leaf=0.445pF, total=0.479pF
      wire lengths     : top=0.000um, trunk=205.881um, leaf=2577.694um, total=2783.575um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=924.700um, total=924.700um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=6 avg=0.098ns sd=0.001ns min=0.096ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 6 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086, avg=0.083, sd=0.002], skew [0.010 vs 0.057], 100% {0.076, 0.086} (wid=0.011 ws=0.011) (gid=0.076 gs=0.002)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086, avg=0.083, sd=0.002], skew [0.010 vs 0.057], 100% {0.076, 0.086} (wid=0.011 ws=0.011) (gid=0.076 gs=0.002)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
    misc counts      : r=1, pp=0
    cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
    cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
    sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.034pF, leaf=0.445pF, total=0.479pF
    wire lengths     : top=0.000um, trunk=205.881um, leaf=2577.694um, total=2783.575um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=924.700um, total=924.700um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.105ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=6 avg=0.098ns sd=0.001ns min=0.096ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CKBD16: 6 
  Primary reporting skew groups before polishing:
    skew_group clk/CON: insertion delay [min=0.076, max=0.086], skew [0.011 vs 0.057]
  Skew group summary before polishing:
    skew_group clk/CON: insertion delay [min=0.076, max=0.086], skew [0.011 vs 0.057]
  Merging balancing drivers for power...
    Tried: 8 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      misc counts      : r=1, pp=0
      cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.034pF, leaf=0.445pF, total=0.479pF
      wire lengths     : top=0.000um, trunk=205.881um, leaf=2577.694um, total=2783.575um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=924.700um, total=924.700um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=6 avg=0.098ns sd=0.001ns min=0.096ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 6 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086], skew [0.011 vs 0.057]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086], skew [0.011 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      misc counts      : r=1, pp=0
      cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.034pF, leaf=0.445pF, total=0.479pF
      wire lengths     : top=0.000um, trunk=205.881um, leaf=2577.694um, total=2783.575um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=924.700um, total=924.700um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=6 avg=0.098ns sd=0.001ns min=0.096ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 6 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086, avg=0.083, sd=0.002], skew [0.011 vs 0.057], 100% {0.076, 0.086} (wid=0.011 ws=0.011) (gid=0.076 gs=0.002)
    Skew group summary after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086, avg=0.083, sd=0.002], skew [0.011 vs 0.057], 100% {0.076, 0.086} (wid=0.011 ws=0.011) (gid=0.076 gs=0.002)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 84 succeeded with high effort: 84 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.4 real=0:00:00.4)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 84 succeeded with high effort: 84 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.4 real=0:00:00.4)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      misc counts      : r=1, pp=0
      cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.445pF, total=0.475pF
      wire lengths     : top=0.000um, trunk=180.582um, leaf=2581.993um, total=2762.574um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=928.100um, total=928.100um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.105ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=6 avg=0.098ns sd=0.001ns min=0.096ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CKBD16: 6 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086, avg=0.083, sd=0.002], skew [0.010 vs 0.057], 100% {0.076, 0.086} (wid=0.012 ws=0.011) (gid=0.076 gs=0.003)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086, avg=0.083, sd=0.002], skew [0.010 vs 0.057], 100% {0.076, 0.086} (wid=0.012 ws=0.011) (gid=0.076 gs=0.003)
    Legalizer API calls during this step: 228 succeeded with high effort: 228 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:01.0 real=0:00:01.0)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.528pF fall=0.527pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      misc counts      : r=1, pp=0
      cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.445pF, total=0.475pF
      wire lengths     : top=0.000um, trunk=180.582um, leaf=2581.993um, total=2762.574um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=928.100um, total=928.100um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=6 avg=0.098ns sd=0.001ns min=0.096ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 6 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086, avg=0.083, sd=0.002], skew [0.010 vs 0.057], 100% {0.076, 0.086} (wid=0.012 ws=0.011) (gid=0.076 gs=0.003)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086, avg=0.083, sd=0.002], skew [0.010 vs 0.057], 100% {0.076, 0.086} (wid=0.012 ws=0.011) (gid=0.076 gs=0.003)
    Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      misc counts      : r=1, pp=0
      cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.445pF, total=0.475pF
      wire lengths     : top=0.000um, trunk=180.582um, leaf=2581.993um, total=2762.574um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=928.100um, total=928.100um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=6 avg=0.098ns sd=0.001ns min=0.096ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 6 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086, avg=0.083, sd=0.002], skew [0.010 vs 0.057], 100% {0.076, 0.086} (wid=0.012 ws=0.011) (gid=0.076 gs=0.003)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086, avg=0.083, sd=0.002], skew [0.010 vs 0.057], 100% {0.076, 0.086} (wid=0.012 ws=0.011) (gid=0.076 gs=0.003)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=7, filtered=7, permitted=6, cannotCompute=1, computed=5, moveTooSmall=5, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=16, accepted=2
        Max accepted move=26.800um, total accepted move=51.600um, average move=25.800um
        Move for wirelength. considered=7, filtered=7, permitted=6, cannotCompute=1, computed=5, moveTooSmall=6, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=23, accepted=1
        Max accepted move=16.200um, total accepted move=16.200um, average move=16.200um
        Move for wirelength. considered=7, filtered=7, permitted=6, cannotCompute=1, computed=5, moveTooSmall=6, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=23, accepted=1
        Max accepted move=7.600um, total accepted move=7.600um, average move=7.600um
        Legalizer API calls during this step: 67 succeeded with high effort: 67 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.3 real=0:00:00.3)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=7, filtered=7, permitted=6, cannotCompute=6, computed=0, moveTooSmall=8, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=7, filtered=7, permitted=6, cannotCompute=0, computed=6, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=5, accepted=1
        Max accepted move=0.200um, total accepted move=0.200um, average move=0.200um
        Move for wirelength. considered=7, filtered=7, permitted=6, cannotCompute=5, computed=1, moveTooSmall=0, resolved=0, predictFail=5, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
        misc counts      : r=1, pp=0
        cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
        cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
        sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.444pF, total=0.472pF
        wire lengths     : top=0.000um, trunk=167.538um, leaf=2572.493um, total=2740.032um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=923.700um, total=923.700um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
        Leaf  : target=0.105ns count=6 avg=0.098ns sd=0.001ns min=0.096ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 6 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.076, max=0.086, avg=0.082, sd=0.002], skew [0.010 vs 0.057], 100% {0.076, 0.086} (wid=0.010 ws=0.009) (gid=0.076 gs=0.001)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.076, max=0.086, avg=0.082, sd=0.002], skew [0.010 vs 0.057], 100% {0.076, 0.086} (wid=0.010 ws=0.009) (gid=0.076 gs=0.001)
      Legalizer API calls during this step: 95 succeeded with high effort: 95 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.4 real=0:00:00.4)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 8 , Succeeded = 0 , Constraints Broken = 6 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      misc counts      : r=1, pp=0
      cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.444pF, total=0.472pF
      wire lengths     : top=0.000um, trunk=167.538um, leaf=2572.493um, total=2740.032um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=923.700um, total=923.700um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=6 avg=0.098ns sd=0.001ns min=0.096ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 6 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086, avg=0.082, sd=0.002], skew [0.010 vs 0.057], 100% {0.076, 0.086} (wid=0.010 ws=0.009) (gid=0.076 gs=0.001)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.076, max=0.086, avg=0.082, sd=0.002], skew [0.010 vs 0.057], 100% {0.076, 0.086} (wid=0.010 ws=0.009) (gid=0.076 gs=0.001)
    Legalizer API calls during this step: 95 succeeded with high effort: 95 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.5 real=0:00:00.5)
  Total capacitance is (rise=1.000pF fall=0.999pF), of which (rise=0.472pF fall=0.472pF) is wire, and (rise=0.528pF fall=0.527pF) is gate.
  Stage::Polishing done. (took cpu=0:00:01.6 real=0:00:01.6)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 6 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:55:44 mem=1821.8M) ***
Total net bbox length = 3.555e+05 (1.725e+05 1.830e+05) (ext = 1.343e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1821.8MB
Summary Report:
Instances move: 0 (out of 16433 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.555e+05 (1.725e+05 1.830e+05) (ext = 1.343e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1821.8MB
*** Finished refinePlace (0:55:44 mem=1821.8M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 560).
  Restoring pStatusCts on 6 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:02.3 real=0:00:02.3)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         7 (unrouted=7, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 17267 (unrouted=842, trialRouted=16425, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=414, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 7 nets for routing of which 7 have one or more fixed wires.
(ccopt eGR): Start to route 7 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 16432 nets ( ignored 16425 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 7 clock nets ( 7 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 7
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.669400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0   52464 
[NR-eGR]  M2  (2V)         72421   70036 
[NR-eGR]  M3  (3H)         90621   11471 
[NR-eGR]  M4  (4V)         47425    4830 
[NR-eGR]  M5  (5H)         19369    1763 
[NR-eGR]  M6  (6V)          5399    1197 
[NR-eGR]  M7  (7H)         10188    1483 
[NR-eGR]  M8  (8V)         10452       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       255875  143244 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 355455um
[NR-eGR] Total length: 255875um, number of vias: 143244
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2751um, number of vias: 1542
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0   566 
[NR-eGR]  M2  (2V)           429   640 
[NR-eGR]  M3  (3H)          1329   334 
[NR-eGR]  M4  (4V)           992     2 
[NR-eGR]  M5  (5H)             0     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  M7  (7H)             0     0 
[NR-eGR]  M8  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         2751  1542 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1069um
[NR-eGR] Total length: 2751um, number of vias: 1542
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2751um, number of vias: 1542
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.22 sec, Curr Mem: 1822.64 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:00.3)
      Routing using eGR only done.
Net route status summary:
  Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=7, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 17267 (unrouted=842, trialRouted=16425, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=414, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'aes_cipher_top_0_obf' of instances=16433 and nets=17274 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top_0_obf.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1822.641M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.5)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
          misc counts      : r=1, pp=0
          cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
          cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
          sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.437pF, total=0.465pF
          wire lengths     : top=0.000um, trunk=167.538um, leaf=2567.200um, total=2734.738um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=923.700um, total=923.700um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=6 avg=0.097ns sd=0.001ns min=0.095ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 6 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.076, max=0.086, avg=0.082, sd=0.002], skew [0.010 vs 0.057], 100% {0.076, 0.086} (wid=0.010 ws=0.009) (gid=0.076 gs=0.002)
        Skew group summary eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.076, max=0.086, avg=0.082, sd=0.002], skew [0.010 vs 0.057], 100% {0.076, 0.086} (wid=0.010 ws=0.009) (gid=0.076 gs=0.002)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
            misc counts      : r=1, pp=0
            cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
            cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
            sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.437pF, total=0.465pF
            wire lengths     : top=0.000um, trunk=167.538um, leaf=2567.200um, total=2734.738um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=923.700um, total=923.700um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.105ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
            Leaf  : target=0.105ns count=6 avg=0.097ns sd=0.001ns min=0.095ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CKBD16: 6 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/CON: insertion delay [min=0.076, max=0.086], skew [0.010 vs 0.057]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/CON: insertion delay [min=0.076, max=0.086], skew [0.010 vs 0.057]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 6, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
            misc counts      : r=1, pp=0
            cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
            cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
            sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.437pF, total=0.465pF
            wire lengths     : top=0.000um, trunk=167.538um, leaf=2567.200um, total=2734.738um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=923.700um, total=923.700um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.105ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
            Leaf  : target=0.105ns count=6 avg=0.097ns sd=0.001ns min=0.095ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CKBD16: 6 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/CON: insertion delay [min=0.076, max=0.086], skew [0.010 vs 0.057]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/CON: insertion delay [min=0.076, max=0.086], skew [0.010 vs 0.057]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 7, tested: 7, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
            misc counts      : r=1, pp=0
            cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
            cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
            sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.437pF, total=0.465pF
            wire lengths     : top=0.000um, trunk=167.538um, leaf=2567.200um, total=2734.738um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=923.700um, total=923.700um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.105ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
            Leaf  : target=0.105ns count=6 avg=0.097ns sd=0.001ns min=0.095ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CKBD16: 6 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/CON: insertion delay [min=0.076, max=0.086], skew [0.010 vs 0.057]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/CON: insertion delay [min=0.076, max=0.086], skew [0.010 vs 0.057]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
          misc counts      : r=1, pp=0
          cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
          cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
          sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.437pF, total=0.465pF
          wire lengths     : top=0.000um, trunk=167.538um, leaf=2567.200um, total=2734.738um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=923.700um, total=923.700um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=6 avg=0.097ns sd=0.001ns min=0.095ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 6 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.076, max=0.086, avg=0.082, sd=0.002], skew [0.010 vs 0.057], 100% {0.076, 0.086} (wid=0.010 ws=0.009) (gid=0.076 gs=0.002)
        Skew group summary before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.076, max=0.086, avg=0.082, sd=0.002], skew [0.010 vs 0.057], 100% {0.076, 0.086} (wid=0.010 ws=0.009) (gid=0.076 gs=0.002)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 6 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:55:45 mem=1822.8M) ***
Total net bbox length = 3.555e+05 (1.725e+05 1.830e+05) (ext = 1.343e+05)
Move report: Detail placement moves 102 insts, mean move: 3.09 um, max move: 11.60 um 
	Max move on inst (U6044): (153.80, 139.60) --> (154.60, 150.40)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1828.1MB
Summary Report:
Instances move: 102 (out of 16433 movable)
Instances flipped: 0
Mean displacement: 3.09 um
Max displacement: 11.60 um (Instance: U6044) (153.8, 139.6) -> (154.6, 150.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 3.558e+05 (1.726e+05 1.832e+05) (ext = 1.343e+05)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1828.1MB
*** Finished refinePlace (0:55:46 mem=1828.1M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 560).
  Restoring pStatusCts on 6 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.8 real=0:00:01.7)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=7, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 17267 (unrouted=842, trialRouted=16425, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=414, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 7 nets for routing of which 7 have one or more fixed wires.
(ccopt eGR): Start to route 7 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 16432 nets ( ignored 16425 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 7 clock nets ( 7 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 7
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.669400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0   52464 
[NR-eGR]  M2  (2V)         72421   70036 
[NR-eGR]  M3  (3H)         90621   11471 
[NR-eGR]  M4  (4V)         47425    4830 
[NR-eGR]  M5  (5H)         19369    1763 
[NR-eGR]  M6  (6V)          5399    1197 
[NR-eGR]  M7  (7H)         10188    1483 
[NR-eGR]  M8  (8V)         10452       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       255875  143244 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 355770um
[NR-eGR] Total length: 255875um, number of vias: 143244
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2751um, number of vias: 1542
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0   566 
[NR-eGR]  M2  (2V)           429   640 
[NR-eGR]  M3  (3H)          1329   334 
[NR-eGR]  M4  (4V)           992     2 
[NR-eGR]  M5  (5H)             0     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  M7  (7H)             0     0 
[NR-eGR]  M8  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         2751  1542 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1069um
[NR-eGR] Total length: 2751um, number of vias: 1542
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2751um, number of vias: 1542
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 1822.98 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.3 real=0:00:00.3)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 7 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=04/24 19:44:43, mem=1439.2M)

globalDetailRoute

#Start globalDetailRoute on Thu Apr 24 19:44:43 2025
#
#num needed restored net=0
#need_extraction net=0 (total=17274)
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 2751 um.
#Total half perimeter of net bounding box = 1076 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 429 um.
#Total wire length on LAYER M3 = 1329 um.
#Total wire length on LAYER M4 = 992 um.
#Total wire length on LAYER M5 = 1 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 1542
#Up-Via Summary (total 1542):
#           
#-----------------------
# M1                566
# M2                640
# M3                334
# M4                  2
#-----------------------
#                  1542 
#
#Start routing data preparation on Thu Apr 24 19:44:43 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 17272 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1452.65 (MB), peak = 1556.66 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:38, elapsed time = 00:00:38, memory = 1456.62 (MB), peak = 1556.66 (MB)
#Data initialization: cpu:00:00:38, real:00:00:38, mem:1.4 GB, peak:1.5 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#      414 ( 0         pin),   9736 ( 2         pin),   2981 ( 3         pin),
#     1386 ( 4         pin),   1042 ( 5         pin),    637 ( 6         pin),
#      389 ( 7         pin),    275 ( 8         pin),    160 ( 9         pin),
#      223 (10-19      pin),     16 (20-29      pin),      6 (30-39      pin),
#        1 (40-49      pin),      1 (50-59      pin),      1 (80-89      pin),
#        4 (90-99      pin),      2 (100-199    pin),      0 (>=2000     pin).
#Total: 17274 nets, 7 fully global routed, 7 clocks, 7 nets have extra space,
#       7 nets have layer range, 7 nets have weight, 7 nets have avoid detour,
#       7 nets have priority.
#
#Nets in 1 layer range:
#   (M3, M4) :        7 ( 0.0%)
#
#Nets in 1 priority group:
#  clock:        7 ( 0.0%)
#
#7 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
#
#Net length summary:
#Layer   H-Len   V-Len         Total       #Up-Via
#-------------------------------------------------
#   M1       0       0       0(  0%)     566( 37%)
#   M2       0     429     429( 16%)     640( 42%)
#   M3    1329       0    1329( 48%)     334( 22%)
#   M4       0     992     992( 36%)       2(  0%)
#   M5       0       0       0(  0%)       0(  0%)
#   M6       0       0       0(  0%)       0(  0%)
#   M7       0       0       0(  0%)       0(  0%)
#   M8       0       0       0(  0%)       0(  0%)
#-------------------------------------------------
#         1329    1421    2750          1542      
#
#Net length and overlap summary:
#Layer   H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#---------------------------------------------------------------------------------------------
#   M1       1       0       1(  0%)     566( 39%)       0(  0%)      0(  0.0%)      0(  0.0%)
#   M2       0     471     471( 17%)     612( 42%)       0(  0%)      0(  0.0%)      0(  0.0%)
#   M3    1329       0    1329( 48%)     282( 19%)       0(  0%)      0(  0.0%)      0(  0.0%)
#   M4       0     953     953( 35%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#   M5       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#   M6       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#   M7       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#   M8       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#---------------------------------------------------------------------------------------------
#         1330    1424    2755          1460             0            0              0        
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.17 (MB)
#Total memory = 1467.96 (MB)
#Peak memory = 1556.66 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 372
#  Total number of overlap segments     =   0 (  0.0%)
#  Total number of assigned segments    = 372 (100.0%)
#  Total number of shifted segments     =   3 (  0.8%)
#  Average movement of shifted segments =   9.67 tracks
#
#  Total number of overlaps             =   0
#  Total length of overlaps             =   0 um
#
#End assignment summary.
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 2654 um.
#Total half perimeter of net bounding box = 1076 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 371 um.
#Total wire length on LAYER M3 = 1330 um.
#Total wire length on LAYER M4 = 953 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 1460
#Up-Via Summary (total 1460):
#           
#-----------------------
# M1                566
# M2                612
# M3                282
#-----------------------
#                  1460 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:38
#Elapsed time = 00:00:38
#Increased memory = 26.00 (MB)
#Total memory = 1466.71 (MB)
#Peak memory = 1556.66 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1472.73 (MB), peak = 1556.66 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 2874 um.
#Total half perimeter of net bounding box = 1076 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 168 um.
#Total wire length on LAYER M3 = 1554 um.
#Total wire length on LAYER M4 = 1151 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 1542
#Total number of multi-cut vias = 6 (  0.4%)
#Total number of single cut vias = 1536 ( 99.6%)
#Up-Via Summary (total 1542):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               559 ( 98.9%)         6 (  1.1%)        565
# M2               537 (100.0%)         0 (  0.0%)        537
# M3               440 (100.0%)         0 (  0.0%)        440
#-----------------------------------------------------------
#                 1536 ( 99.6%)         6 (  0.4%)       1542 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 6.04 (MB)
#Total memory = 1472.75 (MB)
#Peak memory = 1556.66 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 6.05 (MB)
#Total memory = 1472.76 (MB)
#Peak memory = 1556.66 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:43
#Elapsed time = 00:00:43
#Increased memory = 42.15 (MB)
#Total memory = 1481.46 (MB)
#Peak memory = 1556.66 (MB)
#Number of warnings = 1
#Total number of warnings = 1
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Apr 24 19:45:26 2025
#
% End globalDetailRoute (date=04/24 19:45:26, total cpu=0:00:43.0, real=0:00:43.0, peak res=1483.3M, current mem=1481.4M)
        NanoRoute done. (took cpu=0:00:43.1 real=0:00:43.0)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 7 net(s)
Set FIXED placed status on 6 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1843.75 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 7  Num Prerouted Wires = 1509
[NR-eGR] Read 16432 nets ( ignored 7 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 16425
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 242 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.07% H + 0.07% V. EstWL: 2.028420e+04um
[NR-eGR] Layer group 2: route 16183 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.425446e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         2( 0.01%)   ( 0.01%) 
[NR-eGR]      M3 ( 3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         2( 0.01%)   ( 0.01%) 
[NR-eGR]      M7 ( 7)        37( 0.16%)   ( 0.16%) 
[NR-eGR]      M8 ( 8)        15( 0.07%)   ( 0.07%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        57( 0.04%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             1   52463 
[NR-eGR]  M2  (2V)         72520   70023 
[NR-eGR]  M3  (3H)         90472   11575 
[NR-eGR]  M4  (4V)         47532    4886 
[NR-eGR]  M5  (5H)         19881    1745 
[NR-eGR]  M6  (6V)          5297    1197 
[NR-eGR]  M7  (7H)         10184    1481 
[NR-eGR]  M8  (8V)         10452       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       256339  143370 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 355770um
[NR-eGR] Total length: 256339um, number of vias: 143370
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.83 sec, Real: 0.83 sec, Curr Mem: 1850.51 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.9 real=0:00:00.9)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=7, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 17267 (unrouted=842, trialRouted=16425, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=414, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:44.3 real=0:00:44.3)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'aes_cipher_top_0_obf' of instances=16433 and nets=17274 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top_0_obf.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1845.512M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
    misc counts      : r=1, pp=0
    cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
    cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
    sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.464pF, total=0.492pF
    wire lengths     : top=0.000um, trunk=167.538um, leaf=2690.400um, total=2857.939um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=923.700um, total=923.700um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=6 avg=0.099ns sd=0.001ns min=0.097ns max=0.100ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 4 <= 0.100ns, 2 <= 0.105ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 6 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.077, max=0.086, avg=0.083, sd=0.002], skew [0.009 vs 0.057], 100% {0.077, 0.086} (wid=0.010 ws=0.009) (gid=0.078 gs=0.001)
  Skew group summary after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.077, max=0.086, avg=0.083, sd=0.002], skew [0.009 vs 0.057], 100% {0.077, 0.086} (wid=0.010 ws=0.009) (gid=0.078 gs=0.001)
  CCOpt::Phase::Routing done. (took cpu=0:00:44.9 real=0:00:44.8)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 7, tested: 7, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
        misc counts      : r=1, pp=0
        cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
        cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
        sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.464pF, total=0.492pF
        wire lengths     : top=0.000um, trunk=167.538um, leaf=2690.400um, total=2857.939um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=923.700um, total=923.700um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.105ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
        Leaf  : target=0.105ns count=6 avg=0.099ns sd=0.001ns min=0.097ns max=0.100ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 4 <= 0.100ns, 2 <= 0.105ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CKBD16: 6 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/CON: insertion delay [min=0.077, max=0.086], skew [0.009 vs 0.057]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/CON: insertion delay [min=0.077, max=0.086], skew [0.009 vs 0.057]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 7, tested: 7, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
        misc counts      : r=1, pp=0
        cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
        cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
        sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.464pF, total=0.492pF
        wire lengths     : top=0.000um, trunk=167.538um, leaf=2690.400um, total=2857.939um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=923.700um, total=923.700um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.105ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
        Leaf  : target=0.105ns count=6 avg=0.099ns sd=0.001ns min=0.097ns max=0.100ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 4 <= 0.100ns, 2 <= 0.105ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CKBD16: 6 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/CON: insertion delay [min=0.077, max=0.086], skew [0.009 vs 0.057]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/CON: insertion delay [min=0.077, max=0.086], skew [0.009 vs 0.057]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 7, nets tested: 7, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      misc counts      : r=1, pp=0
      cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.464pF, total=0.492pF
      wire lengths     : top=0.000um, trunk=167.538um, leaf=2690.400um, total=2857.939um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=923.700um, total=923.700um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=6 avg=0.099ns sd=0.001ns min=0.097ns max=0.100ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 4 <= 0.100ns, 2 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 6 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.077, max=0.086, avg=0.083, sd=0.002], skew [0.009 vs 0.057], 100% {0.077, 0.086} (wid=0.010 ws=0.009) (gid=0.078 gs=0.001)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.077, max=0.086, avg=0.083, sd=0.002], skew [0.009 vs 0.057], 100% {0.077, 0.086} (wid=0.010 ws=0.009) (gid=0.078 gs=0.001)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
        misc counts      : r=1, pp=0
        cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
        cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
        sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.464pF, total=0.492pF
        wire lengths     : top=0.000um, trunk=167.538um, leaf=2690.400um, total=2857.939um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=923.700um, total=923.700um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.105ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
        Leaf  : target=0.105ns count=6 avg=0.099ns sd=0.001ns min=0.097ns max=0.100ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 4 <= 0.100ns, 2 <= 0.105ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CKBD16: 6 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/CON: insertion delay [min=0.077, max=0.086, avg=0.083, sd=0.002], skew [0.009 vs 0.057], 100% {0.077, 0.086} (wid=0.010 ws=0.009) (gid=0.078 gs=0.001)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/CON: insertion delay [min=0.077, max=0.086, avg=0.083, sd=0.002], skew [0.009 vs 0.057], 100% {0.077, 0.086} (wid=0.010 ws=0.009) (gid=0.078 gs=0.001)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=7, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 17267 (unrouted=842, trialRouted=16425, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=414, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
    misc counts      : r=1, pp=0
    cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
    cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
    sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.464pF, total=0.492pF
    wire lengths     : top=0.000um, trunk=167.538um, leaf=2690.400um, total=2857.939um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=923.700um, total=923.700um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=6 avg=0.099ns sd=0.001ns min=0.097ns max=0.100ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 4 <= 0.100ns, 2 <= 0.105ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 6 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.077, max=0.086, avg=0.083, sd=0.002], skew [0.009 vs 0.057], 100% {0.077, 0.086} (wid=0.010 ws=0.009) (gid=0.078 gs=0.001)
  Skew group summary after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.077, max=0.086, avg=0.083, sd=0.002], skew [0.009 vs 0.057], 100% {0.077, 0.086} (wid=0.010 ws=0.009) (gid=0.078 gs=0.001)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.3 real=0:00:00.3)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ------------------------------------------------------------
  Cell type                     Count    Area      Capacitance
  ------------------------------------------------------------
  Buffers                         6      60.480       0.033
  Inverters                       0       0.000       0.000
  Integrated Clock Gates          0       0.000       0.000
  Non-Integrated Clock Gates      0       0.000       0.000
  Clock Logic                     0       0.000       0.000
  All                             6      60.480       0.033
  ------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      167.538
  Leaf      2690.400
  Total     2857.939
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk         0.000
  Leaf        923.700
  Total       923.700
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.033    0.028    0.061
  Leaf     0.495    0.464    0.959
  Total    0.528    0.492    1.020
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   554     0.495     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       1       0.005       0.000      0.005    0.005    {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}         -
  Leaf        0.105       6       0.099       0.001      0.097    0.100    {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 4 <= 0.100ns, 2 <= 0.105ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name      Type      Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  CKBD16    buffer      6        60.480
  ---------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.077     0.086     0.009       0.057         0.009           0.008           0.083        0.002     100% {0.077, 0.086}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.077     0.086     0.009       0.057         0.009           0.008           0.083        0.002     100% {0.077, 0.086}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:00.5 real=0:00:00.5)
Clock DAG stats after update timingGraph:
  cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
  misc counts      : r=1, pp=0
  cell areas       : b=60.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=60.480um^2
  cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
  sink capacitance : count=554, total=0.495pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.464pF, total=0.492pF
  wire lengths     : top=0.000um, trunk=167.538um, leaf=2690.400um, total=2857.939um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=923.700um, total=923.700um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
  Leaf  : target=0.105ns count=6 avg=0.099ns sd=0.001ns min=0.097ns max=0.100ns {0 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 4 <= 0.100ns, 2 <= 0.105ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 6 
Primary reporting skew groups after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.077, max=0.086, avg=0.083, sd=0.002], skew [0.009 vs 0.057], 100% {0.077, 0.086} (wid=0.010 ws=0.009) (gid=0.078 gs=0.001)
Skew group summary after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.077, max=0.086, avg=0.083, sd=0.002], skew [0.009 vs 0.057], 100% {0.077, 0.086} (wid=0.010 ws=0.009) (gid=0.078 gs=0.001)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.5 real=0:00:00.5)
Runtime done. (took cpu=0:01:00 real=0:01:00.0)
Runtime Summary
===============
Clock Runtime:  (12%) Core CTS           7.01 (Init 2.09, Construction 1.66, Implementation 2.14, eGRPC 0.31, PostConditioning 0.28, Other 0.52)
Clock Runtime:  (81%) CTS services      46.87 (RefinePlace 1.63, EarlyGlobalClock 0.80, NanoRoute 43.02, ExtractRC 1.43, TimingAnalysis 0.00)
Clock Runtime:   (5%) Other CTS          3.30 (Init 1.08, CongRepair/EGR-DP 1.72, TimingUpdate 0.50, Other 0.00)
Clock Runtime: (100%) Total             57.18

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1497.8M, totSessionCpu=0:56:32 **
**WARN: (IMPOPT-576):	493 nets have unplaced terms. 
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** InitOpt #2 [begin] : totSession cpu/real = 0:56:31.9/0:56:56.2 (1.0), mem = 1853.3M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ld : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	done : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[127] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[126] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[125] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[124] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[123] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[122] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[121] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[120] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[119] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[118] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[117] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[116] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[115] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[114] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[113] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[112] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Starting Levelizing
2025-Apr-24 19:45:31 (2025-Apr-25 02:45:31 GMT)
2025-Apr-24 19:45:31 (2025-Apr-25 02:45:31 GMT): 10%
2025-Apr-24 19:45:31 (2025-Apr-25 02:45:31 GMT): 20%
2025-Apr-24 19:45:31 (2025-Apr-25 02:45:31 GMT): 30%
2025-Apr-24 19:45:31 (2025-Apr-25 02:45:31 GMT): 40%
2025-Apr-24 19:45:32 (2025-Apr-25 02:45:32 GMT): 50%
2025-Apr-24 19:45:32 (2025-Apr-25 02:45:32 GMT): 60%
2025-Apr-24 19:45:32 (2025-Apr-25 02:45:32 GMT): 70%
2025-Apr-24 19:45:32 (2025-Apr-25 02:45:32 GMT): 80%
2025-Apr-24 19:45:32 (2025-Apr-25 02:45:32 GMT): 90%

Finished Levelizing
2025-Apr-24 19:45:32 (2025-Apr-25 02:45:32 GMT)

Starting Activity Propagation
2025-Apr-24 19:45:32 (2025-Apr-25 02:45:32 GMT)
2025-Apr-24 19:45:32 (2025-Apr-25 02:45:32 GMT): 10%
2025-Apr-24 19:45:32 (2025-Apr-25 02:45:32 GMT): 20%
2025-Apr-24 19:45:32 (2025-Apr-25 02:45:32 GMT): 30%

Finished Activity Propagation
2025-Apr-24 19:45:32 (2025-Apr-25 02:45:32 GMT)
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1486.5M, totSessionCpu=0:56:41 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1850.3M)
Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=2000.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=2000.6M
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2000.65)
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[103]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[99]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[82]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[77]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 16895
End delay calculation. (MEM=1980.15 CPU=0:00:02.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1980.15 CPU=0:00:02.9 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:56:46 mem=1980.1M)
** Profile ** Overall slacks :  cpu=0:00:04.1, mem=1980.1M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1995.4M

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.227  | -0.227  |  0.209  |
|           TNS (ns):| -24.172 | -24.172 |  0.000  |
|    Violating Paths:|   180   |   180   |    0    |
|          All Paths:|   985   |   405   |   887   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.593%
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1995.4M
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1582.4M, totSessionCpu=0:56:46 **
*** InitOpt #2 [finish] : cpu/real = 0:00:14.1/0:00:14.1 (1.0), totSession cpu/real = 0:56:46.0/0:57:10.3 (1.0), mem = 1920.4M
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 16433

Instance distribution across the VT partitions:

 LVT : inst = 9183 (55.9%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 9183 (55.9%)

 HVT : inst = 7250 (44.1%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 7250 (44.1%)

Reporting took 0 sec
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:56:46.6/0:57:10.9 (1.0), mem = 1920.4M
+--------+---------+--------+---------+--------+------------+--------+
|  WNS   | All WNS |  TNS   | All TNS |   M7   | Real Time  |  Mem   |
+--------+---------+--------+---------+--------+------------+--------+
|  -0.227|   -0.227| -24.100|  -24.100|     242|   0:00:00.0| 1920.41|
|  -0.227|   -0.227| -23.900|  -23.900|     197|   0:00:00.0| 1982.17|
|  -0.227|   -0.227| -23.900|  -23.900|     197|   0:00:00.0| 1982.17|
|  -0.227|   -0.227| -23.900|  -23.900|     197|   0:00:00.0| 1982.17|
+--------+---------+--------+---------+--------+------------+--------+

Updated routing constraints on 45 nets.
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |          7 | default  |
| M7 (z=7)  |        197 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:56:47.0/0:57:11.3 (1.0), mem = 1982.2M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 1982.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1982.2M) ***
*** Starting optimizing excluded clock nets MEM= 1982.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1982.2M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:56:47.0/0:57:11.3 (1.0), mem = 1982.2M
Info: 7 nets with fixed/cover wires excluded.
Info: 7 clock nets excluded from IPO operation.
(I,S,L,T): WC_VIEW: 8.28521, 6.54314, 0.390419, 15.2188
(I,S,L) ClockInsts: WC_VIEW: 0.176801, 0.658571, 0.00133676
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.176801, 0.658571, 0.00133676
(I,S,L,T): WC_VIEW: 8.28521, 6.54314, 0.390419, 15.2188
(I,S,L) ClockInsts: WC_VIEW: 0.176801, 0.658571, 0.00133676
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.176801, 0.658571, 0.00133676
*** DrvOpt #4 [finish] : cpu/real = 0:00:03.6/0:00:03.6 (1.0), totSession cpu/real = 0:56:50.7/0:57:15.0 (1.0), mem = 1935.2M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 89, Num usable cells 780
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 780
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 7 nets with fixed/cover wires excluded.
Info: 7 clock nets excluded from IPO operation.
*** GlobalOpt #2 [begin] : totSession cpu/real = 0:56:51.2/0:57:15.4 (1.0), mem = 1935.2M
(I,S,L,T): WC_VIEW: 8.28521, 6.54314, 0.390419, 15.2188
(I,S,L) ClockInsts: WC_VIEW: 0.176801, 0.658571, 0.00133676
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.176801, 0.658571, 0.00133676
*info: 7 clock nets excluded
*info: 2 special nets excluded.
*info: 22 no-driver nets excluded.
*info: 7 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.227  TNS Slack -23.959 
+--------+--------+---------+------------+--------+----------+---------+----------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+--------+---------+------------+--------+----------+---------+----------------------+
|  -0.227| -23.959|   88.59%|   0:00:01.0| 1998.4M|   WC_VIEW|  reg2reg| sa13_reg_1_/D        |
|  -0.227| -23.743|   88.61%|   0:00:17.0| 2044.8M|   WC_VIEW|  reg2reg| sa13_reg_1_/D        |
|  -0.227| -23.743|   88.61%|   0:00:01.0| 2051.4M|   WC_VIEW|  reg2reg| sa13_reg_1_/D        |
|  -0.227| -23.743|   88.61%|   0:00:01.0| 2055.8M|   WC_VIEW|  reg2reg| sa13_reg_1_/D        |
|  -0.207| -24.158|   88.67%|   0:00:11.0| 2055.8M|   WC_VIEW|  reg2reg| sa10_reg_3_/D        |
|  -0.207| -23.913|   88.60%|   0:00:17.0| 2060.3M|   WC_VIEW|  reg2reg| sa10_reg_3_/D        |
|  -0.207| -23.913|   88.60%|   0:00:01.0| 2060.3M|   WC_VIEW|  reg2reg| sa10_reg_3_/D        |
|  -0.207| -23.913|   88.60%|   0:00:01.0| 2060.3M|   WC_VIEW|  reg2reg| sa10_reg_3_/D        |
|  -0.202| -22.889|   88.63%|   0:00:01.0| 2060.3M|   WC_VIEW|  reg2reg| sa11_reg_2_/D        |
|  -0.202| -22.829|   88.62%|   0:00:05.0| 2053.8M|   WC_VIEW|  reg2reg| sa11_reg_2_/D        |
|  -0.202| -22.829|   88.62%|   0:00:00.0| 2060.4M|   WC_VIEW|  reg2reg| sa11_reg_2_/D        |
|  -0.202| -22.829|   88.62%|   0:00:01.0| 2060.4M|   WC_VIEW|  reg2reg| sa11_reg_2_/D        |
|  -0.205| -23.399|   88.63%|   0:00:01.0| 2060.4M|   WC_VIEW|  reg2reg| sa10_reg_3_/D        |
|  -0.205| -23.364|   88.63%|   0:00:03.0| 2060.4M|   WC_VIEW|  reg2reg| sa10_reg_3_/D        |
|  -0.205| -23.364|   88.63%|   0:00:00.0| 2060.4M|   WC_VIEW|  reg2reg| sa10_reg_3_/D        |
|  -0.205| -23.364|   88.63%|   0:00:01.0| 2060.4M|   WC_VIEW|  reg2reg| sa10_reg_3_/D        |
|  -0.202| -22.563|   88.65%|   0:00:01.0| 2060.4M|   WC_VIEW|  reg2reg| sa11_reg_2_/D        |
|  -0.202| -22.563|   88.65%|   0:00:02.0| 2060.4M|   WC_VIEW|  reg2reg| sa11_reg_2_/D        |
|  -0.202| -22.563|   88.65%|   0:00:01.0| 2060.4M|   WC_VIEW|  reg2reg| sa11_reg_2_/D        |
|  -0.202| -22.563|   88.65%|   0:00:00.0| 2060.4M|   WC_VIEW|  reg2reg| sa11_reg_2_/D        |
|  -0.205| -23.254|   88.65%|   0:00:01.0| 2060.4M|   WC_VIEW|  reg2reg| sa10_reg_3_/D        |
|  -0.205| -22.480|   88.57%|   0:00:05.0| 2060.4M|   WC_VIEW|  reg2reg| sa10_reg_3_/D        |
+--------+--------+---------+------------+--------+----------+---------+----------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:01:12 real=0:01:13 mem=2060.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:01:12 real=0:01:13 mem=2060.4M) ***
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |          7 | default  |
| M7 (z=7)  |        163 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.204  TNS Slack -22.480 
(I,S,L,T): WC_VIEW: 8.26826, 6.50883, 0.390379, 15.1675
(I,S,L) ClockInsts: WC_VIEW: 0.176795, 0.656649, 0.00133676
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.176795, 0.656649, 0.00133676
*** GlobalOpt #2 [finish] : cpu/real = 0:01:17.3/0:01:17.1 (1.0), totSession cpu/real = 0:58:08.4/0:58:32.6 (1.0), mem = 1965.4M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -0.205
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 89, Num usable cells 780
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 780
Info: 7 nets with fixed/cover wires excluded.
Info: 7 clock nets excluded from IPO operation.

Begin: Area Power Optimization
Begin: Area Power Reclaim Optimization
*** AreaOpt #10 [begin] : totSession cpu/real = 0:58:08.7/0:58:32.9 (1.0), mem = 2022.6M
(I,S,L,T): WC_VIEW: 8.26826, 6.50883, 0.390379, 15.1675
(I,S,L) ClockInsts: WC_VIEW: 0.176795, 0.656649, 0.00133676
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.176795, 0.656649, 0.00133676
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.204  TNS Slack -22.480 Density 88.57
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   88.57%|        -|  -0.204| -22.480|   0:00:00.0| 2024.6M|
|   88.46%|       77|  -0.205| -22.342|   0:00:05.0| 2051.3M|
|   88.46%|        2|  -0.205| -22.343|   0:00:01.0| 2051.3M|
|   88.46%|      146|  -0.177| -20.756|   0:00:01.0| 2051.3M|
|   88.39%|       23|  -0.177| -20.769|   0:00:02.0| 2051.3M|
Dumping Information for Job ...
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[99]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.

|   86.98%|      922|  -0.170| -20.706|   0:00:08.0| 2051.3M|
|   86.95%|       14|  -0.170| -20.705|   0:00:01.0| 2051.3M|
|   86.95%|        1|  -0.170| -20.704|   0:00:00.0| 2051.3M|
|   86.95%|        0|  -0.170| -20.704|   0:00:00.0| 2051.3M|
|   86.95%|        8|  -0.170| -20.704|   0:00:02.0| 2051.3M|
|   86.95%|        2|  -0.170| -20.703|   0:00:00.0| 2051.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.171  TNS Slack -20.703 Density 86.95
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |          7 | default  |
| M7 (z=7)  |         15 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:22.7) (real = 0:00:23.0) **
(I,S,L,T): WC_VIEW: 8.1802, 6.32247, 0.381475, 14.8841
(I,S,L) ClockInsts: WC_VIEW: 0.176795, 0.656649, 0.00133676
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.176795, 0.656649, 0.00133676
*** AreaOpt #10 [finish] : cpu/real = 0:00:22.8/0:00:22.8 (1.0), totSession cpu/real = 0:58:31.6/0:58:55.7 (1.0), mem = 2051.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:23, real=0:00:23, mem=1967.18M, totSessionCpu=0:58:32).
skipped the cell partition in DRV
#InfoCS: Num dontuse cells 89, Num usable cells 780
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 780
Begin: GigaOpt Optimization in WNS mode
Info: 7 nets with fixed/cover wires excluded.
Info: 7 clock nets excluded from IPO operation.
*** WnsOpt #3 [begin] : totSession cpu/real = 0:58:32.1/0:58:56.3 (1.0), mem = 1967.2M
(I,S,L,T): WC_VIEW: 8.1802, 6.32247, 0.381475, 14.8841
(I,S,L) ClockInsts: WC_VIEW: 0.176795, 0.656649, 0.00133676
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.176795, 0.656649, 0.00133676
*info: 7 clock nets excluded
*info: 2 special nets excluded.
*info: 22 no-driver nets excluded.
*info: 7 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.171 TNS Slack -20.703 Density 86.95
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.224|  0.000|
|reg2reg   |-0.171|-20.703|
|HEPG      |-0.171|-20.703|
|All Paths |-0.171|-20.703|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.171ns TNS -20.703ns; HEPG WNS -0.171ns TNS -20.703ns; all paths WNS -0.171ns TNS -20.703ns; Real time 0:03:04
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.171|   -0.171| -20.703|  -20.703|   86.95%|   0:00:00.0| 2024.4M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
Dumping Information for Job 571 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[86]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.161|   -0.161| -19.858|  -19.858|   86.96%|   0:00:04.0| 2090.7M|   WC_VIEW|  reg2reg| sa11_reg_2_/D        |
|  -0.161|   -0.161| -20.249|  -20.249|   86.96%|   0:00:01.0| 2090.7M|   WC_VIEW|  reg2reg| sa10_reg_3_/D        |
|  -0.157|   -0.157| -20.206|  -20.206|   86.96%|   0:00:04.0| 2090.7M|   WC_VIEW|  reg2reg| sa10_reg_4_/D        |
|  -0.154|   -0.154| -19.774|  -19.774|   86.97%|   0:00:01.0| 2090.7M|   WC_VIEW|  reg2reg| sa11_reg_2_/D        |
Dumping Information for Job 326 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[50]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.150|   -0.150| -19.664|  -19.664|   86.96%|   0:00:05.0| 2090.7M|   WC_VIEW|  reg2reg| sa21_reg_0_/D        |
Dumping Information for Job 710 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[100]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[100]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[100]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[100]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 874 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[100]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.150|   -0.150| -19.599|  -19.599|   86.95%|   0:00:10.0| 2090.7M|   WC_VIEW|  reg2reg| sa21_reg_0_/D        |
|  -0.150|   -0.150| -19.571|  -19.571|   86.95%|   0:00:03.0| 2090.7M|   WC_VIEW|  reg2reg| sa21_reg_0_/D        |
|  -0.143|   -0.143| -19.307|  -19.307|   87.04%|   0:00:01.0| 2090.7M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
Dumping Information for Job 1638 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[100]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[100]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1662 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[83]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1831 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[100]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2212 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[100]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.141|   -0.141| -19.142|  -19.142|   87.03%|   0:00:21.0| 2074.3M|   WC_VIEW|  reg2reg| sa02_reg_6_/D        |
Dumping Information for Job 110 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[82]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[82]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.141|   -0.141| -18.954|  -18.954|   87.05%|   0:00:17.0| 2093.4M|   WC_VIEW|  reg2reg| sa02_reg_6_/D        |
|  -0.141|   -0.141| -18.944|  -18.944|   87.06%|   0:00:01.0| 2093.4M|   WC_VIEW|  reg2reg| sa02_reg_6_/D        |
|  -0.134|   -0.134| -18.740|  -18.740|   87.15%|   0:00:01.0| 2093.4M|   WC_VIEW|  reg2reg| sa13_reg_3_/D        |
Dumping Information for Job 1928 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[50]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.134|   -0.134| -18.599|  -18.599|   87.16%|   0:00:43.0| 2096.0M|   WC_VIEW|  reg2reg| sa13_reg_3_/D        |
|  -0.134|   -0.134| -18.574|  -18.574|   87.17%|   0:00:03.0| 2096.0M|   WC_VIEW|  reg2reg| sa23_reg_2_/D        |
|  -0.134|   -0.134| -18.529|  -18.529|   87.17%|   0:00:09.0| 2096.0M|   WC_VIEW|  reg2reg| sa23_reg_2_/D        |
|  -0.132|   -0.132| -18.129|  -18.129|   87.38%|   0:00:02.0| 2096.0M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.132|   -0.132| -18.065|  -18.065|   87.38%|   0:00:01.0| 2096.0M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.127|   -0.127| -17.909|  -17.909|   87.43%|   0:00:01.0| 2096.0M|   WC_VIEW|  reg2reg| sa03_reg_0_/D        |
|  -0.127|   -0.127| -17.834|  -17.834|   87.44%|   0:00:05.0| 2096.0M|   WC_VIEW|  reg2reg| sa03_reg_0_/D        |
|  -0.134|   -0.134| -17.521|  -17.521|   87.64%|   0:00:03.0| 2096.0M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.125|   -0.125| -17.512|  -17.512|   87.64%|   0:00:01.0| 2096.0M|   WC_VIEW|  reg2reg| sa33_reg_4_/D        |
|  -0.125|   -0.125| -17.486|  -17.486|   87.65%|   0:00:02.0| 2096.0M|   WC_VIEW|  reg2reg| sa33_reg_4_/D        |
|  -0.125|   -0.125| -17.469|  -17.469|   87.65%|   0:00:01.0| 2096.0M|   WC_VIEW|  reg2reg| sa33_reg_4_/D        |
|  -0.123|   -0.123| -17.243|  -17.243|   87.78%|   0:00:02.0| 2096.0M|   WC_VIEW|  reg2reg| sa02_reg_0_/D        |
|  -0.123|   -0.123| -17.199|  -17.199|   87.78%|   0:00:03.0| 2096.0M|   WC_VIEW|  reg2reg| sa02_reg_0_/D        |
|  -0.123|   -0.123| -17.196|  -17.196|   87.78%|   0:00:00.0| 2096.0M|   WC_VIEW|  reg2reg| sa02_reg_0_/D        |
|  -0.123|   -0.123| -17.045|  -17.045|   87.89%|   0:00:10.0| 2115.1M|   WC_VIEW|  reg2reg| sa02_reg_0_/D        |
|  -0.121|   -0.121| -17.010|  -17.010|   87.92%|   0:00:01.0| 2115.1M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.121|   -0.121| -17.003|  -17.003|   87.92%|   0:00:01.0| 2115.1M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.122|   -0.122| -16.861|  -16.861|   88.03%|   0:00:07.0| 2115.1M|   WC_VIEW|  reg2reg| sa21_reg_6_/D        |
|  -0.120|   -0.120| -16.833|  -16.833|   88.05%|   0:00:01.0| 2115.1M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.120|   -0.120| -16.834|  -16.834|   88.06%|   0:00:01.0| 2115.1M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.120|   -0.120| -16.823|  -16.823|   88.06%|   0:00:01.0| 2115.1M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.120|   -0.120| -16.763|  -16.763|   88.10%|   0:00:03.0| 2115.1M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.120|   -0.120| -16.750|  -16.750|   88.10%|   0:00:00.0| 2115.1M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.121|   -0.121| -16.650|  -16.650|   88.30%|   0:00:08.0| 2115.1M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.122|   -0.122| -16.629|  -16.629|   88.34%|   0:00:02.0| 2115.1M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.122|   -0.122| -16.629|  -16.629|   88.36%|   0:00:00.0| 2115.1M|   WC_VIEW|  reg2reg| sa12_reg_4_/D        |
|  -0.122|   -0.122| -16.629|  -16.629|   88.36%|   0:00:00.0| 2115.1M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread Job [begin] : mem = 0.1M
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=0.0M
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 16788
End delay calculation. (MEM=0 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:02.9 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:04.0 totSessionCpu=0:00:04.0 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:03.9, mem=0.0M

------------------------------------------------------------------
     Design Initial Hold Timing
------------------------------------------------------------------

Hold views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.029  |  0.065  | -0.029  |
|           TNS (ns):| -1.332  |  0.000  | -1.332  |
|    Violating Paths:|   98    |    0    |   98    |
|          All Paths:|   533   |   405   |   393   |
+--------------------+---------+---------+---------+

Density: 88.361%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=0.0M
*** QThread Job [finish] : cpu/real = 0:00:04.2/0:00:04.2 (1.0), mem = 0.0M

_______________________________________________________________________
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.122|   -0.122| -16.629|  -16.629|   88.36%|   0:00:05.0| 2115.1M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
|  -0.122|   -0.122| -16.641|  -16.641|   88.41%|   0:00:07.0| 2115.1M|   WC_VIEW|  reg2reg| sa01_reg_2_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:03:07 real=0:03:07 mem=2115.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:07 real=0:03:07 mem=2115.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.224|  0.000|
|reg2reg   |-0.122|-16.641|
|HEPG      |-0.122|-16.641|
|All Paths |-0.122|-16.641|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.122ns TNS -16.640ns; HEPG WNS -0.122ns TNS -16.640ns; all paths WNS -0.122ns TNS -16.640ns; Real time 0:06:12
** GigaOpt Optimizer WNS Slack -0.122 TNS Slack -16.641 Density 88.41
Begin: Area Reclaim Optimization
*** AreaOpt #11 [begin] : totSession cpu/real = 1:01:43.3/1:02:07.4 (1.0), mem = 2115.1M
(I,S,L,T): WC_VIEW: 8.27574, 6.40679, 0.391204, 15.0737
(I,S,L) ClockInsts: WC_VIEW: 0.1768, 0.658296, 0.00133676
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.1768, 0.658296, 0.00133676
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.122  TNS Slack -16.641 Density 88.41
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   88.41%|        -|  -0.122| -16.641|   0:00:00.0| 2115.1M|
|   88.38%|        9|  -0.122| -16.640|   0:00:02.0| 2115.1M|
|   87.89%|      414|  -0.120| -16.581|   0:00:05.0| 2115.1M|
|   87.89%|        0|  -0.120| -16.581|   0:00:00.0| 2115.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.120  TNS Slack -16.581 Density 87.89
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |          7 | default  |
| M7 (z=7)  |         26 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:08.4) (real = 0:00:08.0) **
(I,S,L,T): WC_VIEW: 8.24274, 6.38001, 0.387793, 15.0105
(I,S,L) ClockInsts: WC_VIEW: 0.1768, 0.658296, 0.00133676
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.1768, 0.658296, 0.00133676
*** AreaOpt #11 [finish] : cpu/real = 0:00:08.6/0:00:08.6 (1.0), totSession cpu/real = 1:01:51.9/1:02:16.0 (1.0), mem = 2115.1M
End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:08, mem=2085.12M, totSessionCpu=1:01:52).
*** Starting refinePlace (1:01:52 mem=2081.1M) ***
Total net bbox length = 3.559e+05 (1.729e+05 1.830e+05) (ext = 1.343e+05)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 16317 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 3.102%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2081.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 4165 insts, mean move: 0.46 um, max move: 3.60 um 
	Max move on inst (us12/U450): (123.60, 24.40) --> (125.40, 22.60)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2083.4MB
Summary Report:
Instances move: 4165 (out of 16311 movable)
Instances flipped: 0
Mean displacement: 0.46 um
Max displacement: 3.60 um (Instance: us12/U450) (123.6, 24.4) -> (125.4, 22.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: ND3D1
Total net bbox length = 3.568e+05 (1.736e+05 1.832e+05) (ext = 1.343e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2083.4MB
*** Finished refinePlace (1:01:52 mem=2083.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2081.4M)


Density : 0.8789
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2081.4M) ***
** GigaOpt Optimizer WNS Slack -0.135 TNS Slack -16.659 Density 87.89
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.224|  0.000|
|reg2reg   |-0.135|-16.659|
|HEPG      |-0.135|-16.659|
|All Paths |-0.135|-16.659|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -0.135ns TNS -16.658ns; HEPG WNS -0.135ns TNS -16.658ns; all paths WNS -0.135ns TNS -16.658ns; Real time 0:06:21
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.135|   -0.135| -16.659|  -16.659|   87.89%|   0:00:00.0| 2081.4M|   WC_VIEW|  reg2reg| sa21_reg_2_/D        |
Dumping Information for Job 1642 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1686 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1943 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[86]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1088 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[84]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2279 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[50]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2292 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[50]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2542 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[99]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2694 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[99]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[99]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 3013 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[84]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 3177 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[84]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 4565 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[84]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 4660 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[83]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 5360 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[84]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 5425 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[84]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job ...
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[99]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.

|  -0.112|   -0.112| -15.710|  -15.710|   88.78%|   0:02:10.0| 2148.3M|   WC_VIEW|  reg2reg| sa20_reg_1_/D        |
Dumping Information for Job ...
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[99]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.

|  -0.109|   -0.109| -15.495|  -15.495|   89.02%|   0:00:02.0| 2148.3M|   WC_VIEW|  reg2reg| sa03_reg_6_/D        |
Dumping Information for Job 2025 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.109|   -0.109| -15.429|  -15.429|   89.03%|   0:00:22.0| 2108.3M|   WC_VIEW|  reg2reg| sa03_reg_6_/D        |
Dumping Information for Job 799 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[50]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.109|   -0.109| -15.408|  -15.408|   89.03%|   0:00:02.0| 2108.3M|   WC_VIEW|  reg2reg| sa03_reg_6_/D        |
|  -0.106|   -0.106| -15.226|  -15.226|   89.36%|   0:00:02.0| 2108.3M|   WC_VIEW|  reg2reg| sa10_reg_5_/D        |
Dumping Information for Job 2044 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.106|   -0.106| -15.173|  -15.173|   89.36%|   0:00:18.0| 2127.3M|   WC_VIEW|  reg2reg| sa10_reg_5_/D        |
|  -0.106|   -0.106| -15.169|  -15.169|   89.36%|   0:00:02.0| 2127.3M|   WC_VIEW|  reg2reg| sa10_reg_5_/D        |
|  -0.104|   -0.104| -14.902|  -14.902|   89.70%|   0:00:03.0| 2127.3M|   WC_VIEW|  reg2reg| sa03_reg_6_/D        |
Dumping Information for Job 1929 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2037 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[99]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.104|   -0.104| -14.845|  -14.845|   89.71%|   0:00:27.0| 2127.3M|   WC_VIEW|  reg2reg| sa03_reg_6_/D        |
Dumping Information for Job 1005 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[84]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.104|   -0.104| -14.832|  -14.832|   89.71%|   0:00:00.0| 2127.3M|   WC_VIEW|  reg2reg| sa03_reg_6_/D        |
|  -0.104|   -0.104| -14.556|  -14.556|   90.23%|   0:00:06.0| 2127.3M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.100|   -0.100| -14.458|  -14.458|   90.33%|   0:00:01.0| 2127.3M|   WC_VIEW|  reg2reg| sa11_reg_2_/D        |
|  -0.100|   -0.100| -14.400|  -14.400|   90.33%|   0:00:26.0| 2127.4M|   WC_VIEW|  reg2reg| sa11_reg_2_/D        |
Dumping Information for Job 913 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[71]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.100|   -0.100| -14.389|  -14.389|   90.33%|   0:00:02.0| 2127.4M|   WC_VIEW|  reg2reg| sa11_reg_2_/D        |
|  -0.098|   -0.098| -14.182|  -14.182|   90.78%|   0:00:05.0| 2127.4M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
Dumping Information for Job 1553 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[84]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2024 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[50]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2257 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2360 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[50]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.098|   -0.098| -14.135|  -14.135|   90.78%|   0:00:25.0| 2127.5M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.097|   -0.097| -13.790|  -13.790|   91.19%|   0:00:06.0| 2127.5M|   WC_VIEW|  reg2reg| sa23_reg_3_/D        |
|  -0.095|   -0.095| -13.735|  -13.735|   91.35%|   0:00:03.0| 2127.5M|   WC_VIEW|  reg2reg| sa31_reg_7_/D        |
Dumping Information for Job 1131 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[84]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[84]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.095|   -0.095| -13.722|  -13.722|   91.35%|   0:00:12.0| 2127.5M|   WC_VIEW|  reg2reg| sa31_reg_7_/D        |
|  -0.096|   -0.096| -13.471|  -13.471|   91.73%|   0:00:05.0| 2127.5M|   WC_VIEW|  reg2reg| sa03_reg_6_/D        |
|  -0.096|   -0.096| -13.431|  -13.431|   91.87%|   0:00:02.0| 2127.5M|   WC_VIEW|  reg2reg| sa03_reg_6_/D        |
|  -0.094|   -0.094| -13.425|  -13.425|   91.89%|   0:00:00.0| 2127.5M|   WC_VIEW|  reg2reg| sa11_reg_4_/D        |
|  -0.094|   -0.094| -13.358|  -13.358|   91.89%|   0:00:03.0| 2127.5M|   WC_VIEW|  reg2reg| sa11_reg_4_/D        |
Dumping Information for Job 375 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 391 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 403 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[43]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.092|   -0.092| -13.248|  -13.248|   92.03%|   0:00:04.0| 2127.5M|   WC_VIEW|  reg2reg| sa13_reg_7_/D        |
Dumping Information for Job ...
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[77]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.

|  -0.092|   -0.092| -13.182|  -13.182|   92.04%|   0:00:03.0| 2127.5M|   WC_VIEW|  reg2reg| sa13_reg_7_/D        |
Dumping Information for Job 340 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 382 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.092|   -0.092| -13.123|  -13.123|   92.20%|   0:00:08.0| 2127.5M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
Dumping Information for Job 510 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 515 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.092|   -0.092| -13.065|  -13.065|   92.32%|   0:00:02.0| 2127.5M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.092|   -0.092| -13.053|  -13.053|   92.32%|   0:00:00.0| 2127.5M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.093|   -0.093| -13.028|  -13.028|   92.42%|   0:00:03.0| 2127.5M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
|  -0.093|   -0.093| -13.053|  -13.053|   92.50%|   0:00:02.0| 2127.5M|   WC_VIEW|  reg2reg| sa32_reg_7_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
skewClock sized 0 and inserted 1 insts
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.091|   -0.091| -13.004|  -13.004|   92.50%|   0:00:03.0| 2127.5M|   WC_VIEW|  reg2reg| sa32_reg_0_/D        |
Dumping Information for Job 242 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[84]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[84]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.091|   -0.091| -12.985|  -12.985|   92.50%|   0:00:06.0| 2127.5M|   WC_VIEW|  reg2reg| sa32_reg_0_/D        |
|  -0.091|   -0.091| -12.946|  -12.946|   92.57%|   0:00:01.0| 2127.5M|   WC_VIEW|  reg2reg| sa03_reg_6_/D        |
|  -0.093|   -0.093| -12.946|  -12.946|   92.73%|   0:00:07.0| 2127.5M|   WC_VIEW|  reg2reg| sa03_reg_6_/D        |
|  -0.094|   -0.094| -12.959|  -12.959|   92.92%|   0:00:04.0| 2127.5M|   WC_VIEW|  reg2reg| sa03_reg_6_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:05:42 real=0:05:42 mem=2127.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:43 real=0:05:42 mem=2127.5M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.231|  0.000|
|reg2reg   |-0.094|-12.959|
|HEPG      |-0.094|-12.959|
|All Paths |-0.094|-12.959|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -0.094ns TNS -12.958ns; HEPG WNS -0.094ns TNS -12.958ns; all paths WNS -0.094ns TNS -12.958ns; Real time 0:12:04
** GigaOpt Optimizer WNS Slack -0.094 TNS Slack -12.959 Density 92.92
Begin: Area Reclaim Optimization
*** AreaOpt #12 [begin] : totSession cpu/real = 1:07:35.8/1:07:59.6 (1.0), mem = 2127.5M
(I,S,L,T): WC_VIEW: 8.62, 6.68464, 0.423243, 15.7279
(I,S,L) ClockInsts: WC_VIEW: 0.179599, 0.659817, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.179599, 0.659817, 0.00135647
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.094  TNS Slack -12.959 Density 92.92
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   92.92%|        -|  -0.094| -12.959|   0:00:00.0| 2127.5M|
|   92.90%|        8|  -0.094| -12.964|   0:00:02.0| 2127.5M|
|   92.13%|      559|  -0.091| -12.796|   0:00:05.0| 2127.5M|
|   92.13%|        4|  -0.091| -12.795|   0:00:01.0| 2127.5M|
|   92.13%|        0|  -0.091| -12.795|   0:00:00.0| 2127.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.091  TNS Slack -12.795 Density 92.13
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |          8 | default  |
| M7 (z=7)  |         31 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:09.1) (real = 0:00:09.0) **
(I,S,L,T): WC_VIEW: 8.5662, 6.64662, 0.417343, 15.6302
(I,S,L) ClockInsts: WC_VIEW: 0.179599, 0.659817, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.179599, 0.659817, 0.00135647
*** AreaOpt #12 [finish] : cpu/real = 0:00:09.3/0:00:09.3 (1.0), totSession cpu/real = 1:07:45.2/1:08:08.8 (1.0), mem = 2127.5M
End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=2106.49M, totSessionCpu=1:07:45).
*** Starting refinePlace (1:07:45 mem=2102.5M) ***
Total net bbox length = 3.595e+05 (1.751e+05 1.845e+05) (ext = 1.343e+05)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 16585 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 2.994%

Density distribution unevenness ratio = 3.157%
Move report: incrNP moves 16406 insts, mean move: 4.28 um, max move: 100.80 um 
	Max move on inst (FE_RC_2327_0): (144.40, 38.80) --> (137.20, 132.40)
Finished incrNP (cpu=0:00:11.6, real=0:00:12.0, mem=2124.3M)
End of Small incrNP (cpu=0:00:11.6, real=0:00:12.0)
Move report: Detail placement moves 11078 insts, mean move: 0.71 um, max move: 7.00 um 
	Max move on inst (u0/u1/U137): (106.60, 60.40) --> (111.80, 58.60)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2124.3MB
Summary Report:
Instances move: 16394 (out of 16579 movable)
Instances flipped: 118
Mean displacement: 4.34 um
Max displacement: 100.40 um (Instance: FE_RC_2327_0) (144.4, 38.8) -> (137.6, 132.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 3.571e+05 (1.764e+05 1.807e+05) (ext = 1.349e+05)
Runtime: CPU: 0:00:11.9 REAL: 0:00:12.0 MEM: 2124.3MB
*** Finished refinePlace (1:07:57 mem=2124.3M) ***
Finished re-routing un-routed nets (0:00:00.1 2110.3M)


Density : 0.9213
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:13.0 real=0:00:13.0 mem=2110.3M) ***
** GigaOpt Optimizer WNS Slack -0.112 TNS Slack -13.870 Density 92.13
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.239|  0.000|
|reg2reg   |-0.112|-13.870|
|HEPG      |-0.112|-13.870|
|All Paths |-0.112|-13.870|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 2: reg2reg* WNS -0.112ns TNS -13.870ns; HEPG WNS -0.112ns TNS -13.870ns; all paths WNS -0.112ns TNS -13.870ns; Real time 0:12:26
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.112|   -0.112| -13.870|  -13.870|   92.13%|   0:00:00.0| 2110.3M|   WC_VIEW|  reg2reg| sa23_reg_3_/D        |
Dumping Information for Job 345 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 533 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 890 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1007 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1038 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1057 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1099 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1210 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 421 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[50]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 779 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[79]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[79]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 802 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 982 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1232 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[79]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 264 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1645 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1694 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[101]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2012 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2047 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2095 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2167 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.094|   -0.094| -13.040|  -13.040|   92.25%|   0:00:58.0| 2150.1M|   WC_VIEW|  reg2reg| sa01_reg_4_/D        |
Dumping Information for Job ...
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.

|  -0.099|   -0.099| -12.846|  -12.846|   92.57%|   0:00:04.0| 2150.1M|   WC_VIEW|  reg2reg| sa23_reg_2_/D        |
|  -0.090|   -0.090| -12.822|  -12.822|   92.57%|   0:00:00.0| 2150.1M|   WC_VIEW|  reg2reg| sa00_reg_6_/D        |
Dumping Information for Job 1814 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[102]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1872 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 3028 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[101]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 3145 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[101]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.090|   -0.090| -12.736|  -12.736|   92.55%|   0:00:32.0| 2131.2M|   WC_VIEW|  reg2reg| sa22_reg_5_/D        |
Dumping Information for Job 1463 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[79]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[79]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[79]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.090|   -0.090| -12.674|  -12.674|   92.55%|   0:00:11.0| 2131.2M|   WC_VIEW|  reg2reg| sa22_reg_5_/D        |
|  -0.090|   -0.090| -12.569|  -12.569|   92.95%|   0:00:03.0| 2131.2M|   WC_VIEW|  reg2reg| sa11_reg_5_/D        |
Dumping Information for Job 1196 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1225 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[43]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1246 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.087|   -0.087| -12.444|  -12.444|   93.19%|   0:00:06.0| 2131.2M|   WC_VIEW|  reg2reg| sa32_reg_4_/D        |
Dumping Information for Job 1812 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[79]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[79]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[79]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[79]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[79]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[79]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[79]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1976 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2025 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2052 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[97]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[97]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[97]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2100 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[79]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[79]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[79]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[79]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2279 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2375 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.088|   -0.088| -12.389|  -12.389|   93.19%|   0:00:27.0| 2131.2M|   WC_VIEW|  reg2reg| sa11_reg_5_/D        |
Dumping Information for Job 707 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.088|   -0.088| -12.241|  -12.241|   93.51%|   0:00:06.0| 2131.2M|   WC_VIEW|  reg2reg| sa11_reg_5_/D        |
Dumping Information for Job 643 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.088|   -0.088| -12.148|  -12.148|   93.68%|   0:00:02.0| 2131.2M|   WC_VIEW|  reg2reg| sa11_reg_5_/D        |
|  -0.088|   -0.088| -12.125|  -12.125|   93.69%|   0:00:00.0| 2131.2M|   WC_VIEW|  reg2reg| sa11_reg_5_/D        |
Dumping Information for Job 2156 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job ...
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.

|  -0.089|   -0.089| -12.015|  -12.015|   93.97%|   0:00:14.0| 2131.2M|   WC_VIEW|  reg2reg| sa11_reg_5_/D        |
|  -0.090|   -0.090| -11.985|  -11.985|   94.14%|   0:00:03.0| 2131.2M|   WC_VIEW|  reg2reg| sa11_reg_5_/D        |
|  -0.090|   -0.090| -11.979|  -11.979|   94.15%|   0:00:01.0| 2131.2M|   WC_VIEW|  reg2reg| sa11_reg_5_/D        |
|  -0.090|   -0.090| -11.979|  -11.979|   94.17%|   0:00:00.0| 2131.2M|   WC_VIEW|  reg2reg| sa11_reg_5_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.090|   -0.090| -11.979|  -11.979|   94.17%|   0:00:00.0| 2131.2M|   WC_VIEW|  reg2reg| sa11_reg_5_/D        |
|  -0.090|   -0.090| -11.992|  -11.992|   94.36%|   0:00:03.0| 2131.2M|   WC_VIEW|  reg2reg| sa11_reg_5_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:02:50 real=0:02:50 mem=2131.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:51 real=0:02:50 mem=2131.2M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.236|  0.000|
|reg2reg   |-0.090|-11.992|
|HEPG      |-0.090|-11.992|
|All Paths |-0.090|-11.992|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 2: reg2reg* WNS -0.090ns TNS -11.992ns; HEPG WNS -0.090ns TNS -11.992ns; all paths WNS -0.090ns TNS -11.992ns; Real time 0:15:17
** GigaOpt Optimizer WNS Slack -0.090 TNS Slack -11.992 Density 94.36
Begin: Area Reclaim Optimization
*** AreaOpt #13 [begin] : totSession cpu/real = 1:10:49.3/1:11:12.9 (1.0), mem = 2131.2M
(I,S,L,T): WC_VIEW: 8.72054, 6.75281, 0.433213, 15.9066
(I,S,L) ClockInsts: WC_VIEW: 0.179598, 0.659542, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.179598, 0.659542, 0.00135647
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.090  TNS Slack -11.992 Density 94.36
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   94.36%|        -|  -0.090| -11.992|   0:00:00.0| 2131.2M|
|   94.31%|       18|  -0.090| -11.988|   0:00:02.0| 2131.2M|
|   93.64%|      508|  -0.084| -11.790|   0:00:05.0| 2131.2M|
|   93.64%|        0|  -0.084| -11.790|   0:00:01.0| 2131.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.084  TNS Slack -11.790 Density 93.64
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |          8 | default  |
| M7 (z=7)  |         33 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:09.6) (real = 0:00:10.0) **
(I,S,L,T): WC_VIEW: 8.67451, 6.71858, 0.428065, 15.8211
(I,S,L) ClockInsts: WC_VIEW: 0.179598, 0.659542, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.179598, 0.659542, 0.00135647
*** AreaOpt #13 [finish] : cpu/real = 0:00:09.8/0:00:09.7 (1.0), totSession cpu/real = 1:10:59.1/1:11:22.6 (1.0), mem = 2131.2M
End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=2118.24M, totSessionCpu=1:10:59).
*** Starting refinePlace (1:10:59 mem=2114.2M) ***
Total net bbox length = 3.581e+05 (1.768e+05 1.813e+05) (ext = 1.349e+05)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 16684 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 2.703%

Density distribution unevenness ratio = 3.441%
Move report: incrNP moves 16344 insts, mean move: 3.24 um, max move: 32.80 um 
	Max move on inst (us10/FE_RC_1192_0): (21.80, 71.20) --> (24.00, 40.60)
Finished incrNP (cpu=0:00:13.0, real=0:00:13.0, mem=2132.2M)
End of Small incrNP (cpu=0:00:13.0, real=0:00:13.0)
Move report: Detail placement moves 13592 insts, mean move: 1.21 um, max move: 9.60 um 
	Max move on inst (u0/u2/U4): (206.40, 172.00) --> (216.00, 172.00)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2138.8MB
Summary Report:
Instances move: 16388 (out of 16678 movable)
Instances flipped: 195
Mean displacement: 3.47 um
Max displacement: 32.40 um (Instance: us10/FE_RC_1192_0) (21.8, 71.2) -> (23.6, 40.6)
	Length: 10 sites, height: 1 rows, site name: core, cell type: NR4D1
Total net bbox length = 3.515e+05 (1.699e+05 1.817e+05) (ext = 1.353e+05)
Runtime: CPU: 0:00:15.2 REAL: 0:00:15.0 MEM: 2138.8MB
*** Finished refinePlace (1:11:14 mem=2138.8M) ***
Finished re-routing un-routed nets (0:00:00.0 2122.8M)


Density : 0.9364
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:16.3 real=0:00:16.0 mem=2122.8M) ***
** GigaOpt Optimizer WNS Slack -0.111 TNS Slack -12.230 Density 93.64
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.111|   -0.111| -12.230|  -12.230|   93.64%|   0:00:00.0| 2122.8M|   WC_VIEW|  reg2reg| u0/w_reg_3__20_/D    |
|  -0.087|   -0.087| -11.927|  -11.927|   93.87%|   0:00:28.0| 2122.9M|   WC_VIEW|  reg2reg| sa03_reg_6_/D        |
Dumping Information for Job 1431 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1588 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[96]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1690 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.085|   -0.085| -11.849|  -11.849|   93.86%|   0:00:17.0| 2141.9M|   WC_VIEW|  reg2reg| sa03_reg_6_/D        |
Dumping Information for Job 2163 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[83]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[83]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2186 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[87]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.085|   -0.085| -11.815|  -11.815|   93.87%|   0:00:26.0| 2161.0M|   WC_VIEW|  reg2reg| sa03_reg_6_/D        |
|  -0.085|   -0.085| -11.815|  -11.815|   93.87%|   0:00:00.0| 2161.0M|   WC_VIEW|  reg2reg| sa03_reg_6_/D        |
|  -0.088|   -0.088| -11.703|  -11.703|   94.21%|   0:00:03.0| 2161.0M|   WC_VIEW|  reg2reg| sa33_reg_3_/D        |
|  -0.083|   -0.083| -11.583|  -11.583|   94.26%|   0:00:00.0| 2161.0M|   WC_VIEW|  reg2reg| sa23_reg_2_/D        |
|  -0.082|   -0.082| -11.549|  -11.549|   94.26%|   0:00:28.0| 2161.0M|   WC_VIEW|  reg2reg| sa23_reg_5_/D        |
|  -0.082|   -0.082| -11.546|  -11.546|   94.26%|   0:00:06.0| 2161.0M|   WC_VIEW|  reg2reg| sa23_reg_5_/D        |
|  -0.082|   -0.082| -11.328|  -11.328|   94.68%|   0:00:03.0| 2161.0M|   WC_VIEW|  reg2reg| sa11_reg_5_/D        |
|  -0.082|   -0.082| -11.267|  -11.267|   94.68%|   0:00:12.0| 2161.0M|   WC_VIEW|  reg2reg| sa11_reg_5_/D        |
|  -0.082|   -0.082| -11.247|  -11.247|   94.69%|   0:00:01.0| 2161.0M|   WC_VIEW|  reg2reg| sa11_reg_5_/D        |
|  -0.082|   -0.082| -11.080|  -11.080|   94.92%|   0:00:07.0| 2145.1M|   WC_VIEW|  reg2reg| sa11_reg_5_/D        |
|  -0.078|   -0.078| -11.028|  -11.028|   94.98%|   0:00:01.0| 2145.1M|   WC_VIEW|  reg2reg| sa31_reg_5_/D        |
|  -0.078|   -0.078| -10.935|  -10.935|   94.99%|   0:00:07.0| 2145.1M|   WC_VIEW|  reg2reg| sa31_reg_5_/D        |
|  -0.078|   -0.078| -10.934|  -10.934|   94.99%|   0:00:01.0| 2145.1M|   WC_VIEW|  reg2reg| sa31_reg_5_/D        |
|  -0.078|   -0.078| -10.851|  -10.851|   95.02%|   0:00:06.0| 2145.1M|   WC_VIEW|  reg2reg| sa31_reg_5_/D        |
|  -0.078|   -0.078| -10.755|  -10.755|   95.02%|   0:00:02.0| 2145.1M|   WC_VIEW|  reg2reg| sa31_reg_5_/D        |
|  -0.078|   -0.078| -10.750|  -10.750|   95.02%|   0:00:05.0| 2145.1M|   WC_VIEW|  reg2reg| sa31_reg_5_/D        |
|  -0.078|   -0.078| -10.749|  -10.749|   95.03%|   0:00:01.0| 2145.1M|   WC_VIEW|  reg2reg| sa31_reg_5_/D        |
|  -0.078|   -0.078| -10.747|  -10.747|   95.03%|   0:00:00.0| 2145.1M|   WC_VIEW|  reg2reg| sa31_reg_5_/D        |
|  -0.078|   -0.078| -10.746|  -10.746|   95.03%|   0:00:01.0| 2145.1M|   WC_VIEW|  reg2reg| sa31_reg_5_/D        |
|  -0.078|   -0.078| -10.746|  -10.746|   95.03%|   0:00:00.0| 2145.1M|   WC_VIEW|  reg2reg| sa31_reg_5_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:02:35 real=0:02:35 mem=2145.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:35 real=0:02:35 mem=2145.1M) ***
*** Starting refinePlace (1:13:52 mem=2123.1M) ***
Total net bbox length = 3.525e+05 (1.704e+05 1.821e+05) (ext = 1.353e+05)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 16749 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 3416 insts, mean move: 5.88 um, max move: 65.00 um 
	Max move on inst (FE_RC_2183_0): (146.80, 112.60) --> (156.00, 56.80)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2126.1MB
Summary Report:
Instances move: 3416 (out of 16743 movable)
Instances flipped: 0
Mean displacement: 5.88 um
Max displacement: 65.00 um (Instance: FE_RC_2183_0) (146.8, 112.6) -> (156, 56.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 3.766e+05 (1.829e+05 1.937e+05) (ext = 1.352e+05)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2126.1MB
*** Finished refinePlace (1:13:52 mem=2126.1M) ***
Finished re-routing un-routed nets (0:00:00.1 2123.1M)


Density : 0.9503
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=2123.1M) ***
** GigaOpt Optimizer WNS Slack -0.435 TNS Slack -18.389 Density 95.03
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.083|  0.000|
|reg2reg   |-0.435|-18.389|
|HEPG      |-0.435|-18.389|
|All Paths |-0.435|-18.389|
+----------+------+-------+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |          8 | default  |
| M7 (z=7)  |         34 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:15:18 real=0:15:17 mem=2123.1M) ***

(I,S,L,T): WC_VIEW: 8.76926, 6.92217, 0.437076, 16.1285
(I,S,L) ClockInsts: WC_VIEW: 0.179599, 0.659817, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.179599, 0.659817, 0.00135647
*** WnsOpt #3 [finish] : cpu/real = 0:15:21.8/0:15:20.9 (1.0), totSession cpu/real = 1:13:53.9/1:14:17.2 (1.0), mem = 2019.1M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 89, Num usable cells 780
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 780
Begin: GigaOpt Optimization in TNS mode
Info: 7 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
*** TnsOpt #6 [begin] : totSession cpu/real = 1:13:54.0/1:14:17.3 (1.0), mem = 2019.1M
(I,S,L,T): WC_VIEW: 8.76926, 6.92217, 0.437076, 16.1285
(I,S,L) ClockInsts: WC_VIEW: 0.179599, 0.659817, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.179599, 0.659817, 0.00135647
*info: 8 clock nets excluded
*info: 2 special nets excluded.
*info: 22 no-driver nets excluded.
*info: 7 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.435 TNS Slack -18.389 Density 95.03
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.083|  0.000|
|reg2reg   |-0.435|-18.389|
|HEPG      |-0.435|-18.389|
|All Paths |-0.435|-18.389|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.435ns TNS -18.388ns; HEPG WNS -0.435ns TNS -18.388ns; all paths WNS -0.435ns TNS -18.388ns; Real time 0:18:25
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.435|   -0.435| -18.389|  -18.389|   95.03%|   0:00:00.0| 2078.3M|   WC_VIEW|  reg2reg| sa31_reg_0_/D        |
|  -0.394|   -0.394| -18.321|  -18.321|   95.04%|   0:00:04.0| 2107.5M|   WC_VIEW|  reg2reg| sa03_reg_7_/D        |
|  -0.394|   -0.394| -17.983|  -17.983|   95.04%|   0:00:00.0| 2107.5M|   WC_VIEW|  reg2reg| sa02_reg_5_/D        |
|  -0.394|   -0.394| -17.957|  -17.957|   95.03%|   0:00:02.0| 2145.6M|   WC_VIEW|  reg2reg| sa02_reg_5_/D        |
|  -0.394|   -0.394| -17.956|  -17.956|   95.03%|   0:00:02.0| 2145.6M|   WC_VIEW|  reg2reg| sa02_reg_5_/D        |
|  -0.394|   -0.394| -17.793|  -17.793|   95.02%|   0:00:01.0| 2145.6M|   WC_VIEW|  reg2reg| sa21_reg_0_/D        |
|  -0.394|   -0.394| -17.752|  -17.752|   95.02%|   0:00:01.0| 2145.6M|   WC_VIEW|  reg2reg| sa21_reg_0_/D        |
|  -0.394|   -0.394| -17.738|  -17.738|   95.02%|   0:00:00.0| 2145.6M|   WC_VIEW|  reg2reg| sa21_reg_0_/D        |
|  -0.394|   -0.394| -17.357|  -17.357|   95.01%|   0:00:02.0| 2145.6M|   WC_VIEW|  reg2reg| sa32_reg_4_/D        |
|  -0.394|   -0.394| -17.340|  -17.340|   95.01%|   0:00:00.0| 2145.6M|   WC_VIEW|  reg2reg| sa32_reg_4_/D        |
|  -0.394|   -0.394| -17.133|  -17.133|   95.01%|   0:00:01.0| 2145.6M|   WC_VIEW|  reg2reg| sa32_reg_3_/D        |
|  -0.394|   -0.394| -16.927|  -16.927|   95.01%|   0:00:02.0| 2145.6M|   WC_VIEW|  reg2reg| sa02_reg_1_/D        |
|  -0.394|   -0.394| -16.839|  -16.839|   95.01%|   0:00:02.0| 2145.6M|   WC_VIEW|  reg2reg| sa02_reg_1_/D        |
|  -0.394|   -0.394| -16.608|  -16.608|   95.01%|   0:00:02.0| 2145.6M|   WC_VIEW|  reg2reg| sa11_reg_5_/D        |
|  -0.394|   -0.394| -16.570|  -16.570|   95.02%|   0:00:01.0| 2145.6M|   WC_VIEW|  reg2reg| sa11_reg_6_/D        |
|  -0.394|   -0.394| -16.470|  -16.470|   95.01%|   0:00:01.0| 2145.6M|   WC_VIEW|  reg2reg| sa23_reg_5_/D        |
|  -0.394|   -0.394| -16.433|  -16.433|   95.03%|   0:00:00.0| 2145.6M|   WC_VIEW|  reg2reg| sa31_reg_3_/D        |
|  -0.394|   -0.394| -16.388|  -16.388|   95.03%|   0:00:06.0| 2145.6M|   WC_VIEW|  reg2reg| sa31_reg_3_/D        |
|  -0.394|   -0.394| -16.366|  -16.366|   95.04%|   0:00:00.0| 2145.6M|   WC_VIEW|  reg2reg| sa31_reg_2_/D        |
|  -0.394|   -0.394| -16.169|  -16.169|   95.04%|   0:00:04.0| 2145.6M|   WC_VIEW|  reg2reg| sa11_reg_6_/D        |
|  -0.394|   -0.394| -16.150|  -16.150|   95.04%|   0:00:01.0| 2145.6M|   WC_VIEW|  reg2reg| sa11_reg_6_/D        |
|  -0.394|   -0.394| -16.118|  -16.118|   95.04%|   0:00:03.0| 2145.6M|   WC_VIEW|  reg2reg| sa21_reg_1_/D        |
|  -0.394|   -0.394| -16.052|  -16.052|   95.05%|   0:00:00.0| 2145.6M|   WC_VIEW|  reg2reg| sa21_reg_1_/D        |
|  -0.394|   -0.394| -16.036|  -16.036|   95.05%|   0:00:06.0| 2145.6M|   WC_VIEW|  reg2reg| sa20_reg_4_/D        |
|  -0.394|   -0.394| -16.008|  -16.008|   95.05%|   0:00:03.0| 2145.6M|   WC_VIEW|  reg2reg| sa20_reg_1_/D        |
|  -0.394|   -0.394| -15.961|  -15.961|   95.05%|   0:00:03.0| 2145.6M|   WC_VIEW|  reg2reg| sa23_reg_3_/D        |
|  -0.394|   -0.394| -15.961|  -15.961|   95.05%|   0:00:03.0| 2145.6M|   WC_VIEW|  reg2reg| u0/w_reg_3__22_/D    |
|  -0.394|   -0.394| -15.924|  -15.924|   95.05%|   0:00:01.0| 2145.6M|   WC_VIEW|  reg2reg| u0/w_reg_3__24_/D    |
|  -0.394|   -0.394| -15.908|  -15.908|   95.05%|   0:00:02.0| 2145.6M|   WC_VIEW|  reg2reg| u0/w_reg_2__29_/DB   |
|  -0.394|   -0.394| -15.898|  -15.898|   95.05%|   0:00:00.0| 2145.6M|   WC_VIEW|  reg2reg| u0/w_reg_2__29_/DB   |
|  -0.394|   -0.394| -15.894|  -15.894|   95.05%|   0:00:01.0| 2145.6M|   WC_VIEW|  reg2reg| u0/w_reg_2__27_/DB   |
|  -0.394|   -0.394| -15.874|  -15.874|   95.05%|   0:00:00.0| 2145.6M|   WC_VIEW|  reg2reg| u0/w_reg_2__22_/DB   |
|  -0.394|   -0.394| -15.874|  -15.874|   95.06%|   0:00:03.0| 2145.6M|   WC_VIEW|  reg2reg| sa31_reg_0_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:57.5 real=0:00:57.0 mem=2145.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:57.6 real=0:00:57.0 mem=2145.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.106|  0.000|
|reg2reg   |-0.394|-15.874|
|HEPG      |-0.394|-15.874|
|All Paths |-0.394|-15.874|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.394ns TNS -15.874ns; HEPG WNS -0.394ns TNS -15.874ns; all paths WNS -0.394ns TNS -15.874ns; Real time 0:19:23
*** Starting refinePlace (1:14:56 mem=2107.6M) ***
Total net bbox length = 3.764e+05 (1.829e+05 1.935e+05) (ext = 1.352e+05)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 16740 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 2.166%

Density distribution unevenness ratio = 3.275%
Move report: incrNP moves 16418 insts, mean move: 3.91 um, max move: 62.00 um 
	Max move on inst (FE_RC_2183_0): (156.00, 56.80) --> (148.00, 110.80)
Finished incrNP (cpu=0:00:12.1, real=0:00:12.0, mem=2125.2M)
End of Small incrNP (cpu=0:00:12.1, real=0:00:12.0)
Move report: Detail placement moves 14308 insts, mean move: 1.32 um, max move: 14.60 um 
	Max move on inst (us23/FE_OCPC2105_n52): (41.20, 105.40) --> (41.40, 119.80)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2125.2MB
Summary Report:
Instances move: 16429 (out of 16734 movable)
Instances flipped: 64
Mean displacement: 4.07 um
Max displacement: 61.60 um (Instance: FE_RC_2183_0) (156, 56.8) -> (146.6, 109)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 3.534e+05 (1.709e+05 1.825e+05) (ext = 1.354e+05)
Runtime: CPU: 0:00:14.2 REAL: 0:00:14.0 MEM: 2125.2MB
*** Finished refinePlace (1:15:10 mem=2125.2M) ***
Finished re-routing un-routed nets (0:00:00.1 2110.2M)


Density : 0.9506
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:15.7 real=0:00:16.0 mem=2110.2M) ***
** GigaOpt Optimizer WNS Slack -0.160 TNS Slack -13.163 Density 95.06
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.221|  0.000|
|reg2reg   |-0.160|-13.163|
|HEPG      |-0.160|-13.163|
|All Paths |-0.160|-13.163|
+----------+------+-------+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |          8 | default  |
| M7 (z=7)  |         37 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:01:14 real=0:01:14 mem=2110.2M) ***

(I,S,L,T): WC_VIEW: 8.77373, 6.81072, 0.437825, 16.0223
(I,S,L) ClockInsts: WC_VIEW: 0.179599, 0.659817, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.179599, 0.659817, 0.00135647
*** TnsOpt #6 [finish] : cpu/real = 0:01:18.4/0:01:18.2 (1.0), totSession cpu/real = 1:15:12.4/1:15:35.5 (1.0), mem = 2024.1M
End: GigaOpt Optimization in TNS mode
Info: 7 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.

Begin: Area Power Optimization
Begin: Area Power Reclaim Optimization
*** AreaOpt #14 [begin] : totSession cpu/real = 1:15:12.9/1:15:35.9 (1.0), mem = 2081.4M
(I,S,L,T): WC_VIEW: 8.77373, 6.81072, 0.437825, 16.0223
(I,S,L) ClockInsts: WC_VIEW: 0.179599, 0.659817, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.179599, 0.659817, 0.00135647
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.160  TNS Slack -13.163 Density 95.06
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   95.06%|        -|  -0.160| -13.163|   0:00:00.0| 2081.4M|
|   95.06%|        2|  -0.160| -13.155|   0:00:01.0| 2106.5M|
|   95.06%|       11|  -0.160| -13.154|   0:00:01.0| 2106.5M|
|   94.98%|       29|  -0.160| -13.089|   0:00:02.0| 2106.5M|
|   93.94%|      744|  -0.150| -13.015|   0:00:07.0| 2106.5M|
|   93.91%|       11|  -0.150| -12.998|   0:00:01.0| 2107.6M|
|   93.91%|        0|  -0.150| -12.998|   0:00:00.0| 2107.6M|
|   93.91%|        1|  -0.150| -12.998|   0:00:01.0| 2107.6M|
|   93.91%|       10|  -0.150| -13.087|   0:00:01.0| 2107.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.150  TNS Slack -13.087 Density 93.91
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |          8 | default  |
| M7 (z=7)  |         16 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:15.6) (real = 0:00:16.0) **
*** Starting refinePlace (1:15:29 mem=2107.6M) ***
Total net bbox length = 3.535e+05 (1.710e+05 1.825e+05) (ext = 1.354e+05)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 16709 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 5 insts, mean move: 1.96 um, max move: 3.80 um 
	Max move on inst (FE_RC_2183_0): (146.60, 109.00) --> (150.40, 109.00)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2110.6MB
Summary Report:
Instances move: 5 (out of 16703 movable)
Instances flipped: 0
Mean displacement: 1.96 um
Max displacement: 3.80 um (Instance: FE_RC_2183_0) (146.6, 109) -> (150.4, 109)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 3.535e+05 (1.710e+05 1.825e+05) (ext = 1.354e+05)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2110.6MB
*** Finished refinePlace (1:15:29 mem=2110.6M) ***
Finished re-routing un-routed nets (0:00:00.0 2107.6M)


Density : 0.9391
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2107.6M) ***
(I,S,L,T): WC_VIEW: 8.70078, 6.75228, 0.429896, 15.883
(I,S,L) ClockInsts: WC_VIEW: 0.179599, 0.659817, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.179599, 0.659817, 0.00135647
*** AreaOpt #14 [finish] : cpu/real = 0:00:16.8/0:00:16.8 (1.0), totSession cpu/real = 1:15:29.7/1:15:52.7 (1.0), mem = 2107.6M
End: Area Reclaim Optimization (cpu=0:00:17, real=0:00:17, mem=2026.57M, totSessionCpu=1:15:30).
**optDesign ... cpu = 0:18:58, real = 0:18:57, mem = 1658.4M, totSessionCpu=1:15:30 **
** Profile ** Start :  cpu=0:00:00.0, mem=2024.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=2024.6M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2034.6M
** Profile ** DRVs :  cpu=0:00:00.3, mem=2072.7M

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.151  | -0.151  |  0.222  |
|           TNS (ns):| -13.087 | -13.087 |  0.000  |
|    Violating Paths:|   166   |   166   |    0    |
|          All Paths:|   985   |   405   |   887   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.915%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2072.7M
Info: 7 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1658.60MB/3497.73MB/1717.24MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1658.60MB/3497.73MB/1717.24MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1658.60MB/3497.73MB/1717.24MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Apr-24 20:04:26 (2025-Apr-25 03:04:26 GMT)
2025-Apr-24 20:04:26 (2025-Apr-25 03:04:26 GMT): 10%
2025-Apr-24 20:04:26 (2025-Apr-25 03:04:26 GMT): 20%
2025-Apr-24 20:04:26 (2025-Apr-25 03:04:26 GMT): 30%
2025-Apr-24 20:04:26 (2025-Apr-25 03:04:26 GMT): 40%
2025-Apr-24 20:04:26 (2025-Apr-25 03:04:26 GMT): 50%
2025-Apr-24 20:04:26 (2025-Apr-25 03:04:26 GMT): 60%
2025-Apr-24 20:04:26 (2025-Apr-25 03:04:26 GMT): 70%
2025-Apr-24 20:04:26 (2025-Apr-25 03:04:26 GMT): 80%
2025-Apr-24 20:04:26 (2025-Apr-25 03:04:26 GMT): 90%

Finished Levelizing
2025-Apr-24 20:04:26 (2025-Apr-25 03:04:26 GMT)

Starting Activity Propagation
2025-Apr-24 20:04:26 (2025-Apr-25 03:04:26 GMT)
2025-Apr-24 20:04:26 (2025-Apr-25 03:04:26 GMT): 10%
2025-Apr-24 20:04:26 (2025-Apr-25 03:04:26 GMT): 20%
2025-Apr-24 20:04:26 (2025-Apr-25 03:04:26 GMT): 30%

Finished Activity Propagation
2025-Apr-24 20:04:27 (2025-Apr-25 03:04:27 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1659.10MB/3497.73MB/1717.24MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Apr-24 20:04:27 (2025-Apr-25 03:04:27 GMT)
 ... Calculating switching power
2025-Apr-24 20:04:27 (2025-Apr-25 03:04:27 GMT): 10%
2025-Apr-24 20:04:27 (2025-Apr-25 03:04:27 GMT): 20%
2025-Apr-24 20:04:27 (2025-Apr-25 03:04:27 GMT): 30%
2025-Apr-24 20:04:27 (2025-Apr-25 03:04:27 GMT): 40%
2025-Apr-24 20:04:27 (2025-Apr-25 03:04:27 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-24 20:04:27 (2025-Apr-25 03:04:27 GMT): 60%
2025-Apr-24 20:04:27 (2025-Apr-25 03:04:27 GMT): 70%
2025-Apr-24 20:04:27 (2025-Apr-25 03:04:27 GMT): 80%
2025-Apr-24 20:04:28 (2025-Apr-25 03:04:28 GMT): 90%

Finished Calculating power
2025-Apr-24 20:04:28 (2025-Apr-25 03:04:28 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1659.10MB/3497.73MB/1717.24MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1659.10MB/3497.73MB/1717.24MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1659.10MB/3497.73MB/1717.24MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1659.10MB/3497.73MB/1717.24MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Apr-24 20:04:28 (2025-Apr-25 03:04:28 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top_0_obf
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.64891998 	   52.1674%
Total Switching Power:       7.39649055 	   44.6131%
Total Leakage Power:         0.53376598 	    3.2195%
Total Power:                16.57917652
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.974      0.4019     0.03807       4.413       26.62
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   4.584e-06
Combinational                      4.496       6.335      0.4943       11.32       68.31
Clock (Combinational)             0.1796      0.6598    0.001356      0.8408       5.071
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              8.649       7.396      0.5338       16.58         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      8.649       7.396      0.5338       16.58         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1796      0.6598    0.001356      0.8408       5.071
-----------------------------------------------------------------------------------------
Total                             0.1796      0.6598    0.001356      0.8408       5.071
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001180 usec 
Clock Toggle Rate:  1694.9152 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00006 (CKBD16):           0.1411
*              Highest Leakage Power:                 us13/U421 (ND3D8):        0.0002923
*                Total Cap:      1.18013e-10 F
*                Total instances in design: 16709
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1665.01MB/3497.73MB/1717.24MB)

OptDebug: Start of Power Reclaim:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.222|  0.000|
|reg2reg   |-0.150|-13.087|
|HEPG      |-0.150|-13.087|
|All Paths |-0.150|-13.087|
+----------+------+-------+


Phase 1 finished in (cpu = 0:00:20.4) (real = 0:00:21.0) **

Phase 2 finished in (cpu = 0:00:03.7) (real = 0:00:03.0) **
Finished Timing Update in (cpu = 0:00:26.7) (real = 0:00:27.0) **
OptDebug: End of Power Reclaim:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.232|  0.000|
|reg2reg   |-0.144|-13.881|
|HEPG      |-0.144|-13.881|
|All Paths |-0.144|-13.881|
+----------+------+-------+

End: Power Optimization (cpu=0:00:27, real=0:00:27, mem=2027.52M, totSessionCpu=1:16:00).
**optDesign ... cpu = 0:19:28, real = 0:19:27, mem = 1662.9M, totSessionCpu=1:16:00 **
Starting local wire reclaim
*** Starting refinePlace (1:16:00 mem=2027.5M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 16709 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
**WARN: [IO pin not placed] clk
**WARN: [IO pin not placed] rst
**WARN: [IO pin not placed] ld
**WARN: [IO pin not placed] done
**WARN: [IO pin not placed] key[127]
**WARN: [IO pin not placed] key[126]
**WARN: [IO pin not placed] key[125]
**WARN: [IO pin not placed] key[124]
**WARN: [IO pin not placed] key[123]
**WARN: [IO pin not placed] key[122]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 493 / 493 = 100.00%
*** Finished SKP initialization (cpu=0:00:00.9, real=0:00:01.0)***
Timing cost in AAE based: 697322.9510120803024620
Move report: Detail placement moves 2172 insts, mean move: 2.95 um, max move: 16.00 um 
	Max move on inst (FE_DBTC80_locking_key_85): (148.60, 64.00) --> (161.00, 67.60)
	Runtime: CPU: 0:00:20.2 REAL: 0:00:20.0 MEM: 2062.1MB
Summary Report:
Instances move: 2172 (out of 16703 movable)
Instances flipped: 0
Mean displacement: 2.95 um
Max displacement: 16.00 um (Instance: FE_DBTC80_locking_key_85) (148.6, 64) -> (161, 67.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Runtime: CPU: 0:00:20.2 REAL: 0:00:21.0 MEM: 2062.1MB
*** Finished refinePlace (1:16:20 mem=2062.1M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 7  Num Prerouted Wires = 1509
[NR-eGR] Read 16708 nets ( ignored 7 )
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 16700
[NR-eGR] Rule id: 1  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 16 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.308600e+03um
[NR-eGR] Layer group 2: route 16685 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.388294e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         4( 0.02%)   ( 0.02%) 
[NR-eGR]      M3 ( 3)         3( 0.01%)   ( 0.01%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             1   53092 
[NR-eGR]  M2  (2V)         75534   70329 
[NR-eGR]  M3  (3H)         94861   10285 
[NR-eGR]  M4  (4V)         52585    3548 
[NR-eGR]  M5  (5H)         22770     563 
[NR-eGR]  M6  (6V)          5243      88 
[NR-eGR]  M7  (7H)           612     107 
[NR-eGR]  M8  (8V)           726       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       252332  138012 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 353641um
[NR-eGR] Total length: 252332um, number of vias: 138012
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4um, number of vias: 6
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.92 sec, Real: 0.92 sec, Curr Mem: 2009.87 MB )
Extraction called for design 'aes_cipher_top_0_obf' of instances=16709 and nets=17158 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top_0_obf.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2009.871M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #3 [begin] : totSession cpu/real = 1:16:22.2/1:16:45.2 (1.0), mem = 2028.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |          8 | default  |
| M7 (z=7)  |         16 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 1:16:22.3/1:16:45.3 (1.0), mem = 2028.9M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2018.95)
Total number of fetched objects 17171
End delay calculation. (MEM=2037.35 CPU=0:00:02.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2037.35 CPU=0:00:02.7 REAL=0:00:03.0)
OPT: Doing preprocessing before recovery...
OptDebug: Start of preprocessForPowerRecovery:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.191|  0.000|
|reg2reg   |-0.125|-16.054|
|HEPG      |-0.125|-16.054|
|All Paths |-0.125|-16.054|
+----------+------+-------+

OptDebug: End of preprocessForPowerRecovery:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.191|  0.000|
|reg2reg   |-0.125|-16.054|
|HEPG      |-0.125|-16.054|
|All Paths |-0.125|-16.054|
+----------+------+-------+

Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #5 [begin] : totSession cpu/real = 1:16:27.4/1:16:50.4 (1.0), mem = 2072.9M
Info: 7 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
(I,S,L,T): WC_VIEW: 8.53093, 6.58939, 0.411599, 15.5319
(I,S,L) ClockInsts: WC_VIEW: 0.179612, 0.663866, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.179612, 0.663866, 0.00135647
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.12|   -16.05|       0|       0|       0| 91.98%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.12|   -16.05|       0|       0|       0| 91.98%| 0:00:00.0|  2092.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |          8 | default  |
| M7 (z=7)  |         16 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2092.0M) ***

(I,S,L,T): WC_VIEW: 8.53093, 6.58939, 0.411599, 15.5319
(I,S,L) ClockInsts: WC_VIEW: 0.179612, 0.663866, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.179612, 0.663866, 0.00135647
*** DrvOpt #5 [finish] : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 1:16:31.3/1:16:54.3 (1.0), mem = 2034.9M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.150 -> -0.125 (bump = -0.025)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -13.087 -> -16.054
Begin: GigaOpt TNS non-legal recovery
Info: 7 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
*** TnsOpt #7 [begin] : totSession cpu/real = 1:16:31.7/1:16:54.6 (1.0), mem = 2034.9M
(I,S,L,T): WC_VIEW: 8.53093, 6.58939, 0.411599, 15.5319
(I,S,L) ClockInsts: WC_VIEW: 0.179612, 0.663866, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.179612, 0.663866, 0.00135647
*info: 8 clock nets excluded
*info: 2 special nets excluded.
*info: 22 no-driver nets excluded.
*info: 7 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.125 TNS Slack -16.054 Density 91.98
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.191|  0.000|
|reg2reg   |-0.125|-16.054|
|HEPG      |-0.125|-16.054|
|All Paths |-0.125|-16.054|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.125ns TNS -16.055ns; HEPG WNS -0.125ns TNS -16.055ns; all paths WNS -0.125ns TNS -16.055ns; Real time 0:21:02
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.125|   -0.125| -16.054|  -16.054|   91.98%|   0:00:00.0| 2094.1M|   WC_VIEW|  reg2reg| sa11_reg_7_/D        |
Dumping Information for Job 1978 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[96]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2186 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[82]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2330 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[96]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2664 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[80]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[80]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[80]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[80]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.124|   -0.124| -15.514|  -15.514|   92.02%|   0:00:15.0| 2122.8M|   WC_VIEW|  reg2reg| sa21_reg_0_/D        |
|  -0.123|   -0.123| -15.385|  -15.385|   92.03%|   0:00:00.0| 2122.8M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
Dumping Information for Job 1229 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.123|   -0.123| -15.334|  -15.334|   92.03%|   0:00:11.0| 2122.8M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.116|   -0.116| -15.026|  -15.026|   92.15%|   0:00:02.0| 2122.8M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
Dumping Information for Job 1958 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[80]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.116|   -0.116| -14.836|  -14.836|   92.17%|   0:00:19.0| 2122.8M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.109|   -0.109| -14.597|  -14.597|   92.35%|   0:00:03.0| 2122.8M|   WC_VIEW|  reg2reg| sa10_reg_1_/D        |
Dumping Information for Job 2618 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2721 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2961 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[73]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[73]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[73]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.109|   -0.109| -14.448|  -14.448|   92.38%|   0:00:35.0| 2142.0M|   WC_VIEW|  reg2reg| sa10_reg_1_/D        |
|  -0.109|   -0.109| -14.447|  -14.447|   92.38%|   0:00:03.0| 2142.0M|   WC_VIEW|  reg2reg| sa10_reg_1_/D        |
|  -0.102|   -0.102| -13.829|  -13.829|   92.73%|   0:00:05.0| 2142.0M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
Dumping Information for Job 1242 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[104]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1822 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2085 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[50]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 3302 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 3305 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 3731 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[96]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[96]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.102|   -0.102| -13.669|  -13.669|   92.75%|   0:00:39.0| 2123.0M|   WC_VIEW|  reg2reg| sa21_reg_3_/D        |
|  -0.100|   -0.100| -13.355|  -13.355|   93.09%|   0:00:05.0| 2123.0M|   WC_VIEW|  reg2reg| sa11_reg_6_/D        |
Dumping Information for Job 1384 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[87]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1726 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[43]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[43]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[43]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1872 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[104]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2105 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2346 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[71]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[71]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2411 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.100|   -0.100| -13.330|  -13.330|   93.09%|   0:00:30.0| 2143.6M|   WC_VIEW|  reg2reg| sa11_reg_6_/D        |
|  -0.100|   -0.100| -13.327|  -13.327|   93.09%|   0:00:00.0| 2143.6M|   WC_VIEW|  reg2reg| sa11_reg_6_/D        |
|  -0.098|   -0.098| -12.956|  -12.956|   93.36%|   0:00:03.0| 2143.6M|   WC_VIEW|  reg2reg| sa33_reg_1_/D        |
Dumping Information for Job 564 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[83]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 859 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1012 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[83]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1101 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.098|   -0.098| -12.865|  -12.865|   93.51%|   0:00:14.0| 2143.6M|   WC_VIEW|  reg2reg| sa33_reg_1_/D        |
|  -0.098|   -0.098| -12.865|  -12.865|   93.51%|   0:00:00.0| 2143.6M|   WC_VIEW|  reg2reg| sa33_reg_1_/D        |
|  -0.098|   -0.098| -12.864|  -12.864|   93.51%|   0:00:03.0| 2143.6M|   WC_VIEW|  reg2reg| sa33_reg_1_/D        |
|  -0.098|   -0.098| -12.829|  -12.829|   93.58%|   0:00:01.0| 2143.6M|   WC_VIEW|  reg2reg| sa33_reg_1_/D        |
Dumping Information for Job 1185 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[96]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2094 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[83]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[83]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[83]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2264 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[99]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[99]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2344 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2475 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 2632 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 3559 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 3681 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.098|   -0.098| -12.561|  -12.561|   93.74%|   0:00:49.0| 2144.7M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
|  -0.098|   -0.098| -12.554|  -12.554|   93.75%|   0:00:00.0| 2144.7M|   WC_VIEW|  reg2reg| sa11_reg_0_/D        |
Dumping Information for Job 653 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[97]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 672 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[70]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1386 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[71]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.098|   -0.098| -11.964|  -11.964|   94.20%|   0:00:17.0| 2171.7M|   WC_VIEW|  reg2reg| sa33_reg_2_/D        |
Dumping Information for Job 9 **WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[73]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[73]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.098|   -0.098| -11.944|  -11.944|   94.21%|   0:00:01.0| 2171.7M|   WC_VIEW|  reg2reg| sa31_reg_3_/D        |
|  -0.098|   -0.098| -11.924|  -11.924|   94.21%|   0:00:00.0| 2171.7M|   WC_VIEW|  reg2reg| sa11_reg_4_/D        |
|  -0.098|   -0.098| -11.861|  -11.861|   94.22%|   0:00:04.0| 2171.7M|   WC_VIEW|  reg2reg| sa21_reg_7_/D        |
|  -0.098|   -0.098| -11.753|  -11.753|   94.23%|   0:00:03.0| 2171.7M|   WC_VIEW|  reg2reg| sa30_reg_7_/D        |
|  -0.098|   -0.098| -11.729|  -11.729|   94.22%|   0:00:00.0| 2171.7M|   WC_VIEW|  reg2reg| sa30_reg_7_/D        |
|  -0.098|   -0.098| -11.708|  -11.708|   94.23%|   0:00:01.0| 2171.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__9_/D     |
|  -0.098|   -0.098| -11.674|  -11.674|   94.23%|   0:00:02.0| 2171.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__29_/D    |
|  -0.098|   -0.098| -11.626|  -11.626|   94.24%|   0:00:00.0| 2171.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__10_/D    |
|  -0.098|   -0.098| -11.590|  -11.590|   94.24%|   0:00:01.0| 2171.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__7_/D     |
|  -0.098|   -0.098| -11.551|  -11.551|   94.24%|   0:00:00.0| 2171.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__16_/D    |
|  -0.098|   -0.098| -11.547|  -11.547|   94.24%|   0:00:01.0| 2171.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__16_/D    |
|  -0.098|   -0.098| -11.495|  -11.495|   94.25%|   0:00:01.0| 2171.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__0_/D     |
|  -0.098|   -0.098| -11.490|  -11.490|   94.25%|   0:00:01.0| 2171.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__10_/D    |
|  -0.098|   -0.098| -11.472|  -11.472|   94.27%|   0:00:01.0| 2171.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__0_/D     |
|  -0.098|   -0.098| -11.450|  -11.450|   94.28%|   0:00:01.0| 2171.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__22_/D    |
|  -0.098|   -0.098| -11.440|  -11.440|   94.29%|   0:00:01.0| 2171.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__7_/D     |
|  -0.098|   -0.098| -11.417|  -11.417|   94.29%|   0:00:01.0| 2171.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__0_/D     |
|  -0.098|   -0.098| -11.411|  -11.411|   94.31%|   0:00:00.0| 2171.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__7_/D     |
|  -0.098|   -0.098| -11.403|  -11.403|   94.31%|   0:00:00.0| 2171.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__7_/D     |
|  -0.098|   -0.098| -11.399|  -11.399|   94.32%|   0:00:02.0| 2153.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__0_/D     |
|  -0.098|   -0.098| -11.378|  -11.378|   94.33%|   0:00:01.0| 2153.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__26_/D    |
|  -0.098|   -0.098| -11.376|  -11.376|   94.33%|   0:00:00.0| 2153.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__26_/D    |
|  -0.098|   -0.098| -11.367|  -11.367|   94.33%|   0:00:00.0| 2153.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__17_/D    |
|  -0.098|   -0.098| -11.358|  -11.358|   94.34%|   0:00:00.0| 2153.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__2_/D     |
|  -0.098|   -0.098| -11.304|  -11.304|   94.34%|   0:00:00.0| 2153.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__7_/D     |
|  -0.098|   -0.098| -11.282|  -11.282|   94.34%|   0:00:00.0| 2153.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__13_/D    |
|  -0.098|   -0.098| -11.267|  -11.267|   94.35%|   0:00:02.0| 2153.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__18_/D    |
|  -0.098|   -0.098| -11.231|  -11.231|   94.35%|   0:00:01.0| 2153.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__29_/D    |
|  -0.098|   -0.098| -11.219|  -11.219|   94.35%|   0:00:01.0| 2153.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__17_/D    |
|  -0.098|   -0.098| -11.172|  -11.172|   94.35%|   0:00:02.0| 2153.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__7_/D     |
|  -0.098|   -0.098| -11.152|  -11.152|   94.37%|   0:00:00.0| 2153.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__9_/D     |
|  -0.098|   -0.098| -11.145|  -11.145|   94.37%|   0:00:03.0| 2153.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__29_/D    |
|  -0.098|   -0.098| -11.029|  -11.029|   94.44%|   0:00:00.0| 2153.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__0_/D     |
|  -0.098|   -0.098| -11.021|  -11.021|   94.45%|   0:00:01.0| 2153.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__0_/D     |
|  -0.098|   -0.098| -11.015|  -11.015|   94.45%|   0:00:00.0| 2153.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__30_/D    |
|  -0.098|   -0.098| -10.992|  -10.992|   94.45%|   0:00:01.0| 2136.2M|   WC_VIEW|  reg2reg| u0/w_reg_3__10_/D    |
|  -0.098|   -0.098| -10.968|  -10.968|   94.46%|   0:00:01.0| 2136.2M|   WC_VIEW|  reg2reg| u0/w_reg_3__23_/D    |
|  -0.098|   -0.098| -10.951|  -10.951|   94.46%|   0:00:01.0| 2136.2M|   WC_VIEW|  reg2reg| u0/w_reg_3__0_/D     |
|  -0.098|   -0.098| -10.951|  -10.951|   94.46%|   0:00:00.0| 2136.2M|   WC_VIEW|  reg2reg| u0/w_reg_3__17_/D    |
|  -0.098|   -0.098| -10.941|  -10.941|   94.46%|   0:00:02.0| 2136.2M|   WC_VIEW|  reg2reg| u0/w_reg_3__17_/D    |
|  -0.098|   -0.098| -10.940|  -10.940|   94.47%|   0:00:00.0| 2136.2M|   WC_VIEW|  reg2reg| u0/w_reg_3__17_/D    |
|  -0.098|   -0.098| -10.929|  -10.929|   94.47%|   0:00:00.0| 2136.2M|   WC_VIEW|  reg2reg| u0/w_reg_3__0_/D     |
|  -0.098|   -0.098| -10.913|  -10.913|   94.49%|   0:00:01.0| 2136.2M|   WC_VIEW|  reg2reg| u0/w_reg_3__16_/D    |
|  -0.098|   -0.098| -10.897|  -10.897|   94.49%|   0:00:02.0| 2155.3M|   WC_VIEW|  reg2reg| u0/w_reg_3__9_/D     |
|  -0.098|   -0.098| -10.894|  -10.894|   94.49%|   0:00:00.0| 2155.3M|   WC_VIEW|  reg2reg| u0/w_reg_3__9_/D     |
|  -0.098|   -0.098| -10.871|  -10.871|   94.53%|   0:00:00.0| 2155.3M|   WC_VIEW|  reg2reg| u0/w_reg_3__0_/D     |
|  -0.098|   -0.098| -10.866|  -10.866|   94.53%|   0:00:01.0| 2155.3M|   WC_VIEW|  reg2reg| u0/w_reg_3__7_/D     |
|  -0.098|   -0.098| -10.860|  -10.860|   94.53%|   0:00:00.0| 2155.3M|   WC_VIEW|  reg2reg| u0/w_reg_3__17_/D    |
|  -0.098|   -0.098| -10.856|  -10.856|   94.53%|   0:00:00.0| 2155.3M|   WC_VIEW|  reg2reg| u0/w_reg_3__5_/D     |
|  -0.098|   -0.098| -10.854|  -10.854|   94.53%|   0:00:00.0| 2155.3M|   WC_VIEW|  reg2reg| u0/w_reg_3__5_/D     |
|  -0.098|   -0.098| -10.837|  -10.837|   94.57%|   0:00:02.0| 2155.3M|   WC_VIEW|  reg2reg| u0/w_reg_3__30_/D    |
|  -0.098|   -0.098| -10.833|  -10.833|   94.57%|   0:00:01.0| 2155.3M|   WC_VIEW|  reg2reg| u0/w_reg_3__16_/D    |
|  -0.098|   -0.098| -10.832|  -10.832|   94.58%|   0:00:00.0| 2155.3M|   WC_VIEW|  reg2reg| u0/w_reg_3__0_/D     |
|  -0.098|   -0.098| -10.826|  -10.826|   94.58%|   0:00:00.0| 2155.3M|   WC_VIEW|  reg2reg| u0/w_reg_3__16_/D    |
|  -0.098|   -0.098| -10.823|  -10.823|   94.58%|   0:00:01.0| 2155.3M|        NA|       NA| NA                   |
|  -0.098|   -0.098| -10.823|  -10.823|   94.58%|   0:00:00.0| 2155.3M|   WC_VIEW|  reg2reg| sa10_reg_3_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:04:59 real=0:04:59 mem=2155.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:59 real=0:04:59 mem=2155.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.188|  0.000|
|reg2reg   |-0.098|-10.823|
|HEPG      |-0.098|-10.823|
|All Paths |-0.098|-10.823|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.098ns TNS -10.823ns; HEPG WNS -0.098ns TNS -10.823ns; all paths WNS -0.098ns TNS -10.823ns; Real time 0:26:01
Begin: Area Reclaim Optimization
*** AreaOpt #15 [begin] : totSession cpu/real = 1:21:34.1/1:21:56.7 (1.0), mem = 2155.3M
(I,S,L,T): WC_VIEW: 8.68313, 6.80161, 0.427557, 15.9123
(I,S,L) ClockInsts: WC_VIEW: 0.179615, 0.66469, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.179615, 0.66469, 0.00135647
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.098  TNS Slack -10.823 Density 94.58
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   94.58%|        -|  -0.098| -10.823|   0:00:00.0| 2155.3M|
|   94.52%|       17|  -0.098| -10.825|   0:00:02.0| 2155.3M|
|   93.35%|      678|  -0.096| -10.813|   0:00:06.0| 2155.3M|
|   93.35%|        2|  -0.096| -10.813|   0:00:01.0| 2155.3M|
|   93.35%|        0|  -0.096| -10.813|   0:00:00.0| 2155.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.096  TNS Slack -10.813 Density 93.35
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |          8 | default  |
| M7 (z=7)  |         38 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:10.0) (real = 0:00:10.0) **
(I,S,L,T): WC_VIEW: 8.59315, 6.73644, 0.419462, 15.749
(I,S,L) ClockInsts: WC_VIEW: 0.179615, 0.66469, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.179615, 0.66469, 0.00135647
*** AreaOpt #15 [finish] : cpu/real = 0:00:10.2/0:00:10.1 (1.0), totSession cpu/real = 1:21:44.3/1:22:06.9 (1.0), mem = 2155.3M
End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=2136.32M, totSessionCpu=1:21:44).
*** Starting refinePlace (1:21:44 mem=2136.3M) ***
Total net bbox length = 3.579e+05 (1.732e+05 1.847e+05) (ext = 1.354e+05)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 17031 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 2.790%

Density distribution unevenness ratio = 3.378%
Move report: incrNP moves 16812 insts, mean move: 4.03 um, max move: 81.40 um 
	Max move on inst (u0/FE_RC_2914_0): (108.40, 193.60) --> (134.00, 137.80)
Finished incrNP (cpu=0:00:11.8, real=0:00:12.0, mem=2159.0M)
End of Small incrNP (cpu=0:00:11.8, real=0:00:12.0)
Move report: Detail placement moves 13787 insts, mean move: 1.17 um, max move: 9.00 um 
	Max move on inst (us13/U469): (123.00, 226.00) --> (130.20, 227.80)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2159.0MB
Summary Report:
Instances move: 16807 (out of 17025 movable)
Instances flipped: 55
Mean displacement: 4.17 um
Max displacement: 80.80 um (Instance: u0/FE_RC_2914_0) (108.4, 193.6) -> (133.4, 137.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 3.515e+05 (1.699e+05 1.815e+05) (ext = 1.352e+05)
Runtime: CPU: 0:00:13.6 REAL: 0:00:14.0 MEM: 2159.0MB
*** Finished refinePlace (1:21:58 mem=2159.0M) ***
Finished re-routing un-routed nets (0:00:00.1 2141.0M)


Density : 0.9335
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:14.6 real=0:00:15.0 mem=2142.0M) ***
** GigaOpt Optimizer WNS Slack -0.127 TNS Slack -11.344 Density 93.35
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.127|   -0.127| -11.344|  -11.344|   93.35%|   0:00:00.0| 2142.0M|   WC_VIEW|  reg2reg| sa03_reg_7_/D        |
|  -0.108|   -0.108| -11.127|  -11.127|   93.36%|   0:00:04.0| 2143.5M|   WC_VIEW|  reg2reg| sa33_reg_4_/D        |
|  -0.108|   -0.108| -11.127|  -11.127|   93.36%|   0:00:00.0| 2143.5M|   WC_VIEW|  reg2reg| sa33_reg_4_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:03.8 real=0:00:04.0 mem=2143.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.8 real=0:00:04.0 mem=2143.5M) ***
** GigaOpt Optimizer WNS Slack -0.108 TNS Slack -11.127 Density 93.36
*** Starting refinePlace (1:22:04 mem=2143.5M) ***
Total net bbox length = 3.515e+05 (1.699e+05 1.815e+05) (ext = 1.352e+05)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 17031 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2143.5MB
Summary Report:
Instances move: 0 (out of 17025 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.515e+05 (1.699e+05 1.815e+05) (ext = 1.352e+05)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2143.5MB
*** Finished refinePlace (1:22:04 mem=2143.5M) ***
Finished re-routing un-routed nets (0:00:00.0 2143.5M)


Density : 0.9336
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2143.5M) ***
** GigaOpt Optimizer WNS Slack -0.108 TNS Slack -11.127 Density 93.36
HEPG TNS achieved -108226
Allowed TNS bump 294000
Current HEPG TNS -111274
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.188|  0.000|
|reg2reg   |-0.108|-11.127|
|HEPG      |-0.108|-11.127|
|All Paths |-0.108|-11.127|
+----------+------+-------+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |          8 | default  |
| M7 (z=7)  |         38 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:05:30 real=0:05:29 mem=2143.5M) ***

(I,S,L,T): WC_VIEW: 8.59345, 6.7037, 0.41956, 15.7167
(I,S,L) ClockInsts: WC_VIEW: 0.179615, 0.66469, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.179615, 0.66469, 0.00135647
*** TnsOpt #7 [finish] : cpu/real = 0:05:33.2/0:05:32.7 (1.0), totSession cpu/real = 1:22:04.8/1:22:27.3 (1.0), mem = 2058.4M
End: GigaOpt TNS non-legal recovery
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 7 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
*** TnsOpt #8 [begin] : totSession cpu/real = 1:22:04.9/1:22:27.4 (1.0), mem = 2058.4M
(I,S,L,T): WC_VIEW: 8.59345, 6.7037, 0.41956, 15.7167
(I,S,L) ClockInsts: WC_VIEW: 0.179615, 0.66469, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.179615, 0.66469, 0.00135647
*info: 8 clock nets excluded
*info: 2 special nets excluded.
*info: 22 no-driver nets excluded.
*info: 7 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.108 TNS Slack -11.127 Density 93.36
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.188|  0.000|
|reg2reg   |-0.108|-11.127|
|HEPG      |-0.108|-11.127|
|All Paths |-0.108|-11.127|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.108ns TNS -11.128ns; HEPG WNS -0.108ns TNS -11.128ns; all paths WNS -0.108ns TNS -11.128ns; Real time 0:26:34
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.108|   -0.108| -11.127|  -11.127|   93.36%|   0:00:00.0| 2117.6M|   WC_VIEW|  reg2reg| sa33_reg_4_/D        |
|  -0.108|   -0.108| -11.111|  -11.111|   93.36%|   0:00:01.0| 2141.2M|   WC_VIEW|  reg2reg| sa21_reg_0_/D        |
|  -0.108|   -0.108| -11.111|  -11.111|   93.36%|   0:00:01.0| 2141.2M|   WC_VIEW|  reg2reg| sa33_reg_4_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=2141.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:02.0 mem=2141.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.188|  0.000|
|reg2reg   |-0.108|-11.111|
|HEPG      |-0.108|-11.111|
|All Paths |-0.108|-11.111|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.108ns TNS -11.111ns; HEPG WNS -0.108ns TNS -11.111ns; all paths WNS -0.108ns TNS -11.111ns; Real time 0:26:37
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.188|  0.000|
|reg2reg   |-0.108|-11.111|
|HEPG      |-0.108|-11.111|
|All Paths |-0.108|-11.111|
+----------+------+-------+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |          8 | default  |
| M7 (z=7)  |         38 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:02.4 real=0:00:03.0 mem=2141.2M) ***

(I,S,L,T): WC_VIEW: 8.59389, 6.70403, 0.419604, 15.7175
(I,S,L) ClockInsts: WC_VIEW: 0.179615, 0.66469, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.179615, 0.66469, 0.00135647
*** TnsOpt #8 [finish] : cpu/real = 0:00:05.4/0:00:05.4 (1.0), totSession cpu/real = 1:22:10.3/1:22:32.7 (1.0), mem = 2059.2M
End: GigaOpt Optimization in post-eco TNS mode
Begin checking placement ... (start mem=2059.2M, init mem=2059.2M)
*info: Placed = 17031          (Fixed = 6)
*info: Unplaced = 0           
Placement Density:93.36%(49788/53330)
Placement Density (including fixed std cells):93.36%(49788/53330)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2059.2M)
Adjusting target slack by 0.0 ns for power optimization
**optDesign ... cpu = 0:25:39, real = 0:25:37, mem = 1678.5M, totSessionCpu=1:22:11 **
** Profile ** Start :  cpu=0:00:00.0, mem=2057.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=2049.9M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2059.9M
** Profile ** DRVs :  cpu=0:00:00.3, mem=2105.3M

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.108  | -0.108  |  0.188  |
|           TNS (ns):| -11.111 | -11.111 |  0.000  |
|    Violating Paths:|   146   |   146   |    0    |
|          All Paths:|   985   |   405   |   887   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.357%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2105.3M
Info: 7 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.

Begin: Power Optimization
             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Starting Levelizing
2025-Apr-24 20:11:06 (2025-Apr-25 03:11:06 GMT)
2025-Apr-24 20:11:06 (2025-Apr-25 03:11:06 GMT): 10%
2025-Apr-24 20:11:06 (2025-Apr-25 03:11:06 GMT): 20%
2025-Apr-24 20:11:06 (2025-Apr-25 03:11:06 GMT): 30%
2025-Apr-24 20:11:06 (2025-Apr-25 03:11:06 GMT): 40%
2025-Apr-24 20:11:06 (2025-Apr-25 03:11:06 GMT): 50%
2025-Apr-24 20:11:06 (2025-Apr-25 03:11:06 GMT): 60%
2025-Apr-24 20:11:06 (2025-Apr-25 03:11:06 GMT): 70%
2025-Apr-24 20:11:06 (2025-Apr-25 03:11:06 GMT): 80%
2025-Apr-24 20:11:06 (2025-Apr-25 03:11:06 GMT): 90%

Finished Levelizing
2025-Apr-24 20:11:06 (2025-Apr-25 03:11:06 GMT)

Starting Activity Propagation
2025-Apr-24 20:11:06 (2025-Apr-25 03:11:06 GMT)
2025-Apr-24 20:11:06 (2025-Apr-25 03:11:06 GMT): 10%
2025-Apr-24 20:11:07 (2025-Apr-25 03:11:07 GMT): 20%
2025-Apr-24 20:11:07 (2025-Apr-25 03:11:07 GMT): 30%

Finished Activity Propagation
2025-Apr-24 20:11:07 (2025-Apr-25 03:11:07 GMT)
OptDebug: Start of Power Reclaim:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.188|  0.000|
|reg2reg   |-0.108|-11.111|
|HEPG      |-0.108|-11.111|
|All Paths |-0.108|-11.111|
+----------+------+-------+

Begin: Core Power Optimization
*** PowerOpt #4 [begin] : totSession cpu/real = 1:22:12.8/1:22:35.3 (1.0), mem = 2132.4M
(I,S,L,T): WC_VIEW: 8.5619, 6.67842, 0.419604, 15.6599
(I,S,L) ClockInsts: WC_VIEW: 0.179615, 0.66469, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.179615, 0.66469, 0.00135647
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.108  TNS Slack -11.111 Density 93.36
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   93.36%|        -|  -0.108| -11.111|   0:00:00.0| 2132.4M|
|   93.36%|        6|  -0.108| -11.111|   0:00:02.0| 2151.5M|
|   93.36%|        4|  -0.108| -11.111|   0:00:02.0| 2151.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.108  TNS Slack -11.111 Density 93.36
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |          8 | default  |
| M7 (z=7)  |         38 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:05.4) (real = 0:00:06.0) **
(I,S,L,T): WC_VIEW: 8.56154, 6.67813, 0.419548, 15.6592
(I,S,L) ClockInsts: WC_VIEW: 0.179615, 0.66469, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.179615, 0.66469, 0.00135647
*** PowerOpt #4 [finish] : cpu/real = 0:00:05.6/0:00:05.6 (1.0), totSession cpu/real = 1:22:18.5/1:22:40.9 (1.0), mem = 2151.5M
*** Starting refinePlace (1:22:19 mem=2148.5M) ***
Total net bbox length = 3.515e+05 (1.699e+05 1.815e+05) (ext = 1.352e+05)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 17031 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2148.5MB
Summary Report:
Instances move: 0 (out of 17025 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.515e+05 (1.699e+05 1.815e+05) (ext = 1.352e+05)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2148.5MB
*** Finished refinePlace (1:22:19 mem=2148.5M) ***
Finished re-routing un-routed nets (0:00:00.0 2148.5M)


Density : 0.9336
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=2148.5M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2128.96)
Total number of fetched objects 17493
End delay calculation. (MEM=2156.16 CPU=0:00:02.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2156.16 CPU=0:00:02.9 REAL=0:00:03.0)
Checking setup slack degradation ...
OptDebug: End of Power Reclaim:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.188|  0.000|
|reg2reg   |-0.108|-11.119|
|HEPG      |-0.108|-11.119|
|All Paths |-0.108|-11.119|
+----------+------+-------+

End: Power Optimization (cpu=0:00:12, real=0:00:12, mem=2028.09M, totSessionCpu=1:22:24).
**optDesign ... cpu = 0:25:53, real = 0:25:51, mem = 1679.7M, totSessionCpu=1:22:24 **
Register exp ratio and priority group on 38 nets on 17458 nets : 
z=7 : 38 nets

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'aes_cipher_top_0_obf' of instances=17031 and nets=17480 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top_0_obf.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2006.727M)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2018.88)
Total number of fetched objects 17493
End delay calculation. (MEM=2062.83 CPU=0:00:02.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2062.83 CPU=0:00:02.9 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:04.0 totSessionCpu=1:22:29 mem=2062.8M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 7  Num Prerouted Wires = 1509
[NR-eGR] Read 17030 nets ( ignored 7 )
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 17022
[NR-eGR] Rule id: 1  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.551400e+03um
[NR-eGR] Layer group 2: route 16985 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.373534e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         5( 0.02%)   ( 0.02%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         3( 0.01%)   ( 0.01%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         9( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.40 sec, Real: 0.39 sec, Curr Mem: 2070.83 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:25:58, real = 0:25:56, mem = 1675.6M, totSessionCpu=1:22:29 **
** Profile ** Start :  cpu=0:00:00.0, mem=2023.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=2023.8M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2033.8M
** Profile ** Total reports :  cpu=0:00:00.3, mem=2025.8M
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1673.80MB/3450.85MB/1732.80MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1673.80MB/3450.85MB/1732.80MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1673.80MB/3450.85MB/1732.80MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Apr-24 20:11:25 (2025-Apr-25 03:11:25 GMT)
2025-Apr-24 20:11:25 (2025-Apr-25 03:11:25 GMT): 10%
2025-Apr-24 20:11:25 (2025-Apr-25 03:11:25 GMT): 20%
2025-Apr-24 20:11:25 (2025-Apr-25 03:11:25 GMT): 30%
2025-Apr-24 20:11:25 (2025-Apr-25 03:11:25 GMT): 40%
2025-Apr-24 20:11:25 (2025-Apr-25 03:11:25 GMT): 50%
2025-Apr-24 20:11:25 (2025-Apr-25 03:11:25 GMT): 60%
2025-Apr-24 20:11:25 (2025-Apr-25 03:11:25 GMT): 70%
2025-Apr-24 20:11:25 (2025-Apr-25 03:11:25 GMT): 80%
2025-Apr-24 20:11:25 (2025-Apr-25 03:11:25 GMT): 90%

Finished Levelizing
2025-Apr-24 20:11:25 (2025-Apr-25 03:11:25 GMT)

Starting Activity Propagation
2025-Apr-24 20:11:25 (2025-Apr-25 03:11:25 GMT)
2025-Apr-24 20:11:25 (2025-Apr-25 03:11:25 GMT): 10%
2025-Apr-24 20:11:25 (2025-Apr-25 03:11:25 GMT): 20%
2025-Apr-24 20:11:25 (2025-Apr-25 03:11:25 GMT): 30%

Finished Activity Propagation
2025-Apr-24 20:11:26 (2025-Apr-25 03:11:26 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1674.16MB/3450.85MB/1732.80MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Apr-24 20:11:26 (2025-Apr-25 03:11:26 GMT)
 ... Calculating switching power
2025-Apr-24 20:11:26 (2025-Apr-25 03:11:26 GMT): 10%
2025-Apr-24 20:11:26 (2025-Apr-25 03:11:26 GMT): 20%
2025-Apr-24 20:11:26 (2025-Apr-25 03:11:26 GMT): 30%
2025-Apr-24 20:11:26 (2025-Apr-25 03:11:26 GMT): 40%
2025-Apr-24 20:11:26 (2025-Apr-25 03:11:26 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-24 20:11:26 (2025-Apr-25 03:11:26 GMT): 60%
2025-Apr-24 20:11:26 (2025-Apr-25 03:11:26 GMT): 70%
2025-Apr-24 20:11:26 (2025-Apr-25 03:11:26 GMT): 80%
2025-Apr-24 20:11:26 (2025-Apr-25 03:11:26 GMT): 90%

Finished Calculating power
2025-Apr-24 20:11:27 (2025-Apr-25 03:11:27 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1674.16MB/3450.85MB/1732.80MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1674.16MB/3450.85MB/1732.80MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1674.16MB/3450.85MB/1732.80MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1674.16MB/3450.85MB/1732.80MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Apr-24 20:11:27 (2025-Apr-25 03:11:27 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: aes_cipher_top_0_obf

*

*	Power Domain used: 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/aes_cipher_top_0_obf_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.52534155 	   52.0131%
Total Switching Power:       7.34281672 	   44.7985%
Total Leakage Power:         0.52260103 	    3.1884%
Total Power:                16.39075930
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.971       0.405     0.03815       4.415       26.93
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   4.637e-06
Combinational                      4.374       6.273      0.4831       11.13       67.91
Clock (Combinational)             0.1796      0.6647    0.001356      0.8457       5.159
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              8.525       7.343      0.5226       16.39         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      8.525       7.343      0.5226       16.39         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1796      0.6647    0.001356      0.8457       5.159
-----------------------------------------------------------------------------------------
Total                             0.1796      0.6647    0.001356      0.8457       5.159
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001180 usec 
Clock Toggle Rate:  1694.9152 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1680.86MB/3454.35MB/1732.80MB)


Output file is ./timingReports/aes_cipher_top_0_obf_postCTS.power.
** Profile ** DRVs :  cpu=0:00:03.2, mem=2041.8M

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.108  | -0.108  |  0.187  |
|           TNS (ns):| -11.119 | -11.119 |  0.000  |
|    Violating Paths:|   146   |   146   |    0    |
|          All Paths:|   985   |   405   |   887   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.357%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2041.8M
**optDesign ... cpu = 0:26:01, real = 0:26:01, mem = 1676.0M, totSessionCpu=1:22:33 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPESI-3014        220  The RC network is incomplete for net %s....
WARNING   IMPSP-5140          10  Global net connect rules have not been c...
WARNING   IMPSP-315           10  Found %d instances insts with no PG Term...
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665         493  %s : Net has unplaced terms or is connec...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2231        1  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 747 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:27:01.5/0:27:00.6 (1.0), totSession cpu/real = 1:22:33.2/1:22:56.8 (1.0), mem = 2041.8M
#% End ccopt_design (date=04/24 20:11:29, total cpu=0:27:02, real=0:27:01, peak res=1793.8M, current mem=1597.9M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1563.5M, totSessionCpu=1:22:33 **
**WARN: (IMPOPT-576):	493 nets have unplaced terms. 
**INFO: User settings:
setDesignMode -process                   65
setExtractRCMode -coupling_c_th          0.1
setExtractRCMode -engine                 preRoute
setExtractRCMode -relative_c_th          1
setExtractRCMode -total_c_th             0
setUsefulSkewMode -ecoRoute              false
setDelayCalMode -enable_high_fanout      true
setDelayCalMode -engine                  aae
setDelayCalMode -ignoreNetLoad           false
setDelayCalMode -socv_accuracy_mode      low
setOptMode -activeSetupViews             { WC_VIEW }
setOptMode -autoSetupViews               { WC_VIEW}
setOptMode -autoTDGRSetupViews           { WC_VIEW}
setOptMode -drcMargin                    0
setOptMode -effort                       high
setOptMode -fixDrc                       true
setOptMode -fixFanoutLoad                true
setOptMode -leakageToDynamicRatio        0.5
setOptMode -optimizeFF                   true
setOptMode -powerEffort                  high
setOptMode -preserveAllSequential        false
setOptMode -restruct                     true
setOptMode -setupTargetSlack             0
setOptMode -verbose                      true
setPlaceMode -place_global_cong_effort   medium
setPlaceMode -place_global_reorder_scan  false
setPlaceMode -timingDriven               true
setAnalysisMode -analysisType            bcwc
setAnalysisMode -checkType               setup
setAnalysisMode -clkSrcPath              true
setAnalysisMode -clockPropagation        sdcControl
setAnalysisMode -usefulSkew              true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #1 [begin] : totSession cpu/real = 1:22:33.9/1:22:57.5 (1.0), mem = 1972.5M
*** InitOpt #3 [begin] : totSession cpu/real = 1:22:33.9/1:22:57.5 (1.0), mem = 1972.5M
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ld : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	done : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[127] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[126] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[125] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[124] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[123] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[122] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[121] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[120] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[119] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[118] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[117] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[116] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[115] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[114] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[113] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[112] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Starting Activity Propagation
2025-Apr-24 20:11:32 (2025-Apr-25 03:11:32 GMT)
2025-Apr-24 20:11:32 (2025-Apr-25 03:11:32 GMT): 10%
2025-Apr-24 20:11:32 (2025-Apr-25 03:11:32 GMT): 20%
2025-Apr-24 20:11:32 (2025-Apr-25 03:11:32 GMT): 30%

Finished Activity Propagation
2025-Apr-24 20:11:33 (2025-Apr-25 03:11:33 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1618.0M, totSessionCpu=1:22:42 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2009.9M)
*** InitOpt #3 [finish] : cpu/real = 0:00:08.7/0:00:08.7 (1.0), totSession cpu/real = 1:22:42.6/1:23:06.2 (1.0), mem = 2009.9M
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 388, Num usable cells 481
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 388, Num usable cells 481
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:22:44 mem=2009.9M ***
*** BuildHoldData #1 [begin] : totSession cpu/real = 1:22:43.7/1:23:07.3 (1.0), mem = 2009.9M
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2022.81)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[71]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 17493
End delay calculation. (MEM=2050.01 CPU=0:00:02.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2050.01 CPU=0:00:03.3 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:03.0 totSessionCpu=1:22:49 mem=2050.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:05.4 real=0:00:06.0 totSessionCpu=1:22:49 mem=2065.3M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2065.3M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=2065.3M
Done building hold timer [13695 node(s), 15864 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.1 real=0:00:07.0 totSessionCpu=1:22:50 mem=2065.3M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2053.76)
*** Calculating scaling factor for WC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 17493
End delay calculation. (MEM=2050.01 CPU=0:00:02.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2050.01 CPU=0:00:02.9 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:04.0 totSessionCpu=1:22:54 mem=2050.0M)
Done building cte setup timing graph (fixHold) cpu=0:00:10.2 real=0:00:11.0 totSessionCpu=1:22:54 mem=2050.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2050.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2050.0M

*Info: minBufDelay = 55.1 ps, libStdDelay = 27.9 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=2066.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=2066.0M
** Profile ** DRVs :  cpu=0:00:00.3, mem=2066.0M

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.108  | -0.108  |  0.187  |
|           TNS (ns):| -11.119 | -11.119 |  0.000  |
|    Violating Paths:|   146   |   146   |    0    |
|          All Paths:|   985   |   405   |   887   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.028  |  0.067  | -0.028  |
|           TNS (ns):| -1.298  |  0.000  | -1.298  |
|    Violating Paths:|   95    |    0    |   95    |
|          All Paths:|   533   |   405   |   393   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.357%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1654.6M, totSessionCpu=1:22:56 **
*** BuildHoldData #1 [finish] : cpu/real = 0:00:12.0/0:00:11.9 (1.0), totSession cpu/real = 1:22:55.7/1:23:19.2 (1.0), mem = 2009.0M
*** HoldOpt #1 [begin] : totSession cpu/real = 1:22:55.7/1:23:19.2 (1.0), mem = 2009.0M
(I,S,L,T): WC_VIEW: 8.56154, 6.67813, 0.419541, 15.6592
(I,S,L) ClockInsts: WC_VIEW: 0.179615, 0.66469, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.179615, 0.66469, 0.00135647
*info: Run optDesign holdfix with 1 thread.
Info: 7 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:13.9 real=0:00:14.0 totSessionCpu=1:22:58 mem=2160.9M density=93.357% ***
** Profile ** Start :  cpu=0:00:00.0, mem=2160.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=2160.9M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2160.9M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0278
      TNS :      -1.2983
      #VP :           95
  Density :      93.357%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:14.5 real=0:00:15.0 totSessionCpu=1:22:58 mem=2160.9M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0278
      TNS :      -1.2983
      #VP :           95
  Density :      93.357%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:14.5 real=0:00:15.0 totSessionCpu=1:22:58 mem=2160.9M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0278
      TNS :      -1.2983
      #VP :           95
  Density :      93.357%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:14.5 real=0:00:15.0 totSessionCpu=1:22:58 mem=2160.9M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst FE_PHC2501_n7680 (CKBD0) (r=144000)

    Added inst FE_PHC2502_N124 (CKBD0) (r=144000)

    Added inst FE_PHC2503_n7899 (CKBD0) (r=144000)

    Added inst FE_PHC2504_n7776 (CKBD0) (r=144000)

    Added inst FE_PHC2505_n7719 (CKBD0) (r=144000)

    Added inst FE_PHC2506_n7889 (CKBD0) (r=144000)

    Added inst FE_PHC2507_n7744 (CKBD0) (r=144000)

    Added inst FE_PHC2508_n7735 (CKBD0) (r=144000)

    Added inst FE_PHC2509_n7752 (CKBD0) (r=144000)

    Added inst FE_PHC2510_n7893 (CKBD0) (r=144000)

    Added inst FE_PHC2511_n7778 (CKBD0) (r=144000)

    Added inst FE_PHC2512_n7768 (CKBD0) (r=144000)

    Added inst FE_PHC2513_n7772 (CKBD0) (r=144000)

    Added inst FE_PHC2514_n7770 (CKBD0) (r=144000)

    Added inst FE_PHC2515_n7891 (CKBD0) (r=144000)

    Added inst FE_PHC2516_n7895 (CKBD0) (r=144000)

    Added inst FE_PHC2517_n7747 (CKBD0) (r=144000)

    Added inst FE_PHC2518_n7678 (CKBD0) (r=144000)

    Added inst FE_PHC2519_n7738 (CKBD0) (r=144000)

    Added inst FE_PHC2520_n7749 (CKBD0) (r=144000)

    Added inst FE_PHC2521_n7780 (CKBD0) (r=144000)

    Added inst FE_PHC2522_n7903 (CKBD0) (r=144000)

    Added inst FE_PHC2523_n7715 (CKBD0) (r=144000)

    Added inst FE_PHC2524_n7774 (CKBD0) (r=144000)

    Added inst FE_PHC2525_n7682 (CKBD0) (r=144000)

    Added inst FE_PHC2526_n7723 (CKBD0) (r=144000)

    Added inst FE_PHC2527_n7812 (CKBD0) (r=144000)

    Added inst FE_PHC2528_n7684 (CKBD0) (r=144000)

    Added inst FE_PHC2529_n7897 (CKBD0) (r=144000)

    Added inst FE_PHC2530_n7901 (CKBD0) (r=144000)

    Added inst FE_PHC2531_n7833 (CKBD0) (r=144000)

    Added inst FE_PHC2532_n7830 (CKBD0) (r=144000)

    Added inst FE_PHC2533_n6566 (CKBD0) (r=144000)

    Added inst FE_PHC2534_n7717 (CKBD0) (r=144000)

    Added inst FE_PHC2535_n7720 (CKBD0) (r=144000)

    Added inst FE_PHC2536_n7800 (CKBD0) (r=144000)

    Added inst FE_PHC2537_n7810 (CKBD0) (r=144000)

    Added inst FE_PHC2538_n7726 (CKBD0) (r=144000)

    Added inst FE_PHC2539_n4506 (CKBD0) (r=144000)

    Added inst FE_PHC2540_n7713 (CKBD0) (r=144000)

    Added inst FE_PHC2541_n7788 (CKBD0) (r=144000)

    Added inst FE_PHC2542_n7837 (CKBD0) (r=144000)

    Added inst FE_PHC2543_n7826 (CKBD0) (r=144000)

    Added inst FE_PHC2544_n4616 (CKBD0) (r=144000)

    Added inst FE_PHC2545_n7783 (CKBD0) (r=144000)

    Added inst FE_PHC2546_n7725 (CKBD0) (r=144000)

    Added inst FE_PHC2547_n7730 (CKBD0) (r=144000)

    Added inst FE_PHC2548_n7756 (CKBD0) (r=144000)

    Added inst FE_PHC2549_N109 (CKBD0) (r=144000)

    Added inst FE_PHC2550_n7728 (CKBD0) (r=144000)

    Added inst FE_PHC2551_n7766 (CKBD0) (r=144000)

    Added inst FE_PHC2552_n7824 (CKBD0) (r=144000)

    Added inst FE_PHC2553_n7797 (CKBD0) (r=144000)

    Added inst FE_PHC2554_n7732 (CKBD1) (r=144000)

    Added inst FE_PHC2555_N107 (CKBD0) (r=144000)

    Added inst FE_PHC2556_N108 (CKBD0) (r=144000)

    Added inst FE_PHC2557_n7759 (CKBD0) (r=144000)

    Added inst FE_PHC2558_n4843 (CKBD0) (r=144000)

    Added inst FE_PHC2559_n7852 (CKBD1) (r=144000)

    Added inst FE_PHC2560_n7740 (CKBD0) (r=144000)

    Added inst FE_PHC2561_N110 (BUFFD1) (r=144000)

    Added inst FE_PHC2562_n3937 (CKBD0) (r=144000)

    Added inst FE_PHC2563_n4079 (CKBD0) (r=144000)

    Added inst FE_PHC2564_N31094 (CKBD1) (r=144000)

    Added inst FE_PHC2565_n7377 (CKBD0) (r=144000)

    Added inst FE_PHC2566_n7356 (CKBD0) (r=144000)

    Added inst FE_PHC2567_n4607 (BUFFD1) (r=144000)

    Added inst FE_PHC2568_n3672 (CKBD0) (r=144000)

    Added inst FE_PHC2569_n6551 (CKBD1) (r=144000)

    Added inst FE_PHC2570_n6526 (BUFFD1) (r=144000)

    Added inst FE_PHC2571_n6518 (CKBD1) (r=144000)

    Added inst FE_PHC2572_n7846 (CKBD1) (r=144000)

    Added inst FE_PHC2573_N31087 (CKBD1) (r=144000)

    Added inst FE_PHC2574_n4611 (CKBD0) (r=144000)

    Added inst FE_PHC2575_n7848 (CKBD1) (r=144000)

    Added inst FE_PHC2576_n6552 (CKBD1) (r=144000)

    Added inst FE_PHC2577_n7843 (CKBD1) (r=144000)

    Added inst FE_PHC2578_n6548 (CKBD1) (r=144000)

    Added inst FE_PHC2579_N31092 (CKBD1) (r=144000)

    Added inst FE_PHC2580_n7849 (CKBD1) (r=144000)

    Added inst FE_PHC2581_N31093 (CKBD1) (r=144000)

    Added inst FE_PHC2582_n7851 (CKBD1) (r=144000)

    Added inst FE_PHC2583_n6525 (CKBD1) (r=144000)
    Committed inst U4434, resized cell NR2XD0 -> cell NR2D0
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0238
      TNS :      -0.1371
      #VP :           14
      TNS+:       1.1612/84 improved (0.0138 per commit, 89.440%)
  Density :      93.581%
------------------------------------------------------------------------------------------
 83 buffer added (phase total 83, total 83)
 1 inst resized (phase total 1, total 1)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.8 real=0:00:01.0
 accumulated cpu=0:00:15.4 real=0:00:16.0 totSessionCpu=1:22:59 mem=2180.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 98.82 %
    there are 84 full evals passed out of 85 
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...

    Added inst FE_PHC2584_N124 (CKBD0) (r=144000)

    Added inst FE_PHC2585_N31039 (CKBD1) (r=144000)
    Committed inst FE_PHC2564_N31094, resized cell CKBD1 -> cell BUFFD0
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0238
      TNS :      -0.1187
      #VP :           11
      TNS+:       0.0184/3 improved (0.0061 per commit, 13.421%)
  Density :      93.586%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 85, total 85)
 1 inst resized (phase total 2, total 2)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:00:15.4 real=0:00:16.0 totSessionCpu=1:22:59 mem=2180.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 3 full evals passed out of 3 
===========================================================================================

Starting Phase 1 Step 2 Iter 3 ...
===========================================================================================
  Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0238
      TNS :      -0.1187
      #VP :           11
  Density :      93.586%
------------------------------------------------------------------------------------------
 0 buffer added (phase total 85, total 85)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:15.4 real=0:00:16.0 totSessionCpu=1:22:59 mem=2180.0M
===========================================================================================


*info:    Total 85 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 2 instances resized for Phase I
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)
** Profile ** Start :  cpu=0:00:00.0, mem=2180.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=2180.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2188.0M

Phase II ......
Executing transform: AddBuffer
===========================================================================================
  Phase 2 : Step 1 Iter 0 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0238
      TNS :      -0.1187
      #VP :           11
  Density :      93.586%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:15.6 real=0:00:16.0 totSessionCpu=1:22:59 mem=2188.0M
===========================================================================================

Starting Phase 2 Step 1 Iter 1 ...

    Added inst FE_PHC2586_n7655 (CKBD1) (r=144000)

    Added inst FE_PHC2587_n7594 (CKBD1) (r=144000)

    Added inst FE_PHC2588_N294 (CKBD4) (r=144000)

    Added inst FE_PHC2589_N192 (CKBD4) (r=144000)
===========================================================================================
  Phase 2 : Step 1 Iter 1 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0238
      TNS :      -0.0909
      #VP :            8
      TNS+:       0.0278/4 improved (0.0070 per commit, 23.420%)
  Density :      93.604%
------------------------------------------------------------------------------------------
 4 buffer added (phase total 4, total 89)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.2 real=0:00:00.0
 accumulated cpu=0:00:15.8 real=0:00:16.0 totSessionCpu=1:23:00 mem=2188.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 40.00 %
    there are 4 full evals passed out of 10 
===========================================================================================

Starting Phase 2 Step 1 Iter 2 ...
===========================================================================================
  Phase 2 : Step 1 Iter 2 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0238
      TNS :      -0.0909
      #VP :            8
  Density :      93.604%
------------------------------------------------------------------------------------------
 0 buffer added (phase total 4, total 89)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:15.9 real=0:00:16.0 totSessionCpu=1:23:00 mem=2188.0M
===========================================================================================


*info:    Total 4 cells added for Phase II
*info:        in which 0 is ripple commits (0.000%)
** Profile ** Start :  cpu=0:00:00.0, mem=2188.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=2188.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2188.0M

Phase III ......
Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 3 : Step 1 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0238
      TNS :      -0.0909
      #VP :            8
  Density :      93.604%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:16.1 real=0:00:16.0 totSessionCpu=1:23:00 mem=2188.0M
===========================================================================================

Starting Phase 3 Step 1 Iter 1 ...
===========================================================================================
  Phase 3 : Step 1 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0238
      TNS :      -0.0909
      #VP :            8
  Density :      93.604%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:01.0
 accumulated cpu=0:00:16.2 real=0:00:17.0 totSessionCpu=1:23:00 mem=2181.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 0.00 %
    there are 0 full evals passed out of 4 
===========================================================================================

** Profile ** Start :  cpu=0:00:00.0, mem=2181.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=2181.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2189.0M

Phase IV ......
Executing transform: AddBuffer + Resize
===========================================================================================
  Phase 4 : Step 1 Iter 0 Summary (AddBuffer + Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0238
      TNS :      -0.0909
      #VP :            8
  Density :      93.604%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:16.4 real=0:00:17.0 totSessionCpu=1:23:00 mem=2189.0M
===========================================================================================

Starting Phase 4 Step 1 Iter 1 ...

    Added inst FE_PHC2590_n4877 (CKBD1) (r=144000)

    Added inst FE_PHC2591_N369 (CKBD1) (r=144000)

    Added inst FE_PHC2592_FE_RN_536_0 (CKBD4) (r=144000)
===========================================================================================
  Phase 4 : Step 1 Iter 1 Summary (AddBuffer + Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0177
      TNS :      -0.0578
      #VP :            6
      TNS+:       0.0331/3 improved (0.0110 per commit, 36.414%)
  Density :      93.615%
------------------------------------------------------------------------------------------
 3 buffer added (phase total 3, total 92)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.2 real=0:00:00.0
 accumulated cpu=0:00:16.5 real=0:00:17.0 totSessionCpu=1:23:00 mem=2189.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 20.00 %
    there are 3 full evals passed out of 15 
===========================================================================================

Starting Phase 4 Step 1 Iter 2 ...
===========================================================================================
  Phase 4 : Step 1 Iter 2 Summary (AddBuffer + Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0177
      TNS :      -0.0578
      #VP :            6
  Density :      93.615%
------------------------------------------------------------------------------------------
 0 buffer added (phase total 3, total 92)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:16.6 real=0:00:17.0 totSessionCpu=1:23:00 mem=2189.0M
===========================================================================================


*info:    Total 3 cells added for Phase IV
*info:        in which 0 is ripple commits (0.000%)
** Profile ** Start :  cpu=0:00:00.0, mem=2189.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=2189.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2189.0M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 21 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
*info:    16 net(s): Could not be fixed because of setup WNS degradation on specific instance.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because of no legal loc.
*info:    12 net(s): Could not be fixed because of setup WNS degradation on specific instance.
*info:     2 net(s): Could not be fixed because of hold slack degradation.

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:00:16.8 real=0:00:17.0 totSessionCpu=1:23:00 mem=2189.0M density=93.615% ***

*info:
*info: Added a total of 92 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            3 cells of type 'BUFFD1' used
*info:           65 cells of type 'CKBD0' used
*info:           21 cells of type 'CKBD1' used
*info:            3 cells of type 'CKBD4' used
*info:
*info: Total 2 instances resized
*info:       in which 0 FF resizing
*info:

*summary:      2 instances changed cell type
*	:      1 instance  changed cell type from 'CKBD1' to 'BUFFD0'
*	:      1 instance  changed cell type from 'NR2XD0' to 'NR2D0'
*** Starting refinePlace (1:23:01 mem=2186.0M) ***
Total net bbox length = 3.531e+05 (1.706e+05 1.824e+05) (ext = 1.352e+05)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 17123 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 27 insts, mean move: 2.71 um, max move: 6.80 um 
	Max move on inst (FE_OFC55_sa31_sub_7): (129.40, 190.00) --> (126.20, 186.40)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2191.4MB
Summary Report:
Instances move: 27 (out of 17117 movable)
Instances flipped: 0
Mean displacement: 2.71 um
Max displacement: 6.80 um (Instance: FE_OFC55_sa31_sub_7) (129.4, 190) -> (126.2, 186.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 3.531e+05 (1.707e+05 1.825e+05) (ext = 1.352e+05)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2191.4MB
*** Finished refinePlace (1:23:01 mem=2191.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2186.4M)


Density : 0.9362
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2186.4M) ***
** Profile ** Start :  cpu=0:00:00.0, mem=2186.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=2186.4M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2196.4M
*** Finish Post CTS Hold Fixing (cpu=0:00:18.0 real=0:00:18.0 totSessionCpu=1:23:02 mem=2196.4M density=93.615%) ***
(I,S,L,T): WC_VIEW: 8.58967, 6.70663, 0.420684, 15.717
(I,S,L) ClockInsts: WC_VIEW: 0.179615, 0.66469, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.179615, 0.66469, 0.00135647
**INFO: total 1848 insts, 1666 nets marked don't touch
**INFO: total 1848 insts, 1666 nets marked don't touch DB property
**INFO: total 1848 insts, 1666 nets unmarked don't touch

*** HoldOpt #1 [finish] : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 1:23:01.9/1:23:25.4 (1.0), mem = 2102.3M
*** Steiner Routed Nets: 14.496%; Threshold: 100; Threshold for Hold: 100
Re-routed 428 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
Extraction called for design 'aes_cipher_top_0_obf' of instances=17123 and nets=17572 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top_0_obf.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 2102.336M)
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2093.45)
Total number of fetched objects 17585
End delay calculation. (MEM=2120.65 CPU=0:00:02.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2120.65 CPU=0:00:03.0 REAL=0:00:03.0)
GigaOpt: WNS changes after routing: -0.107 -> -0.107 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.01395
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.107 -> -0.107 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
HighEffort PG TNS changes after trial route: -11.119 -> -11.320 (threshold = 8.1468)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

<optDesign CMD> Restore Using all VT Cells
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 7  Num Prerouted Wires = 1509
[NR-eGR] Read 17122 nets ( ignored 7 )
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 17114
[NR-eGR] Rule id: 1  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.551400e+03um
[NR-eGR] Layer group 2: route 17077 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.390022e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         4( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 0.37 sec, Curr Mem: 2135.91 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:34, real = 0:00:34, mem = 1677.4M, totSessionCpu=1:23:08 **
** Profile ** Start :  cpu=0:00:00.0, mem=2055.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=2055.4M
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2064.32)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[71]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 17585
End delay calculation. (MEM=2108.27 CPU=0:00:02.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2108.27 CPU=0:00:02.9 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=1:23:12 mem=2108.3M)
** Profile ** Overall slacks :  cpu=0:00:04.0, mem=2108.3M
** Profile ** Total reports :  cpu=0:00:00.1, mem=2063.3M
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2054.38)
*** Calculating scaling factor for WC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 17585
End delay calculation. (MEM=2113.59 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2113.59 CPU=0:00:02.9 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:04.0 totSessionCpu=1:23:16 mem=2113.6M)
** Profile ** Overall slacks :  cpu=0:00:04.1, mem=2113.6M
** Profile ** Total reports :  cpu=0:00:00.3, mem=2068.6M
** Profile ** DRVs :  cpu=0:00:00.6, mem=2082.0M

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.108  | -0.108  |  0.174  |
|           TNS (ns):| -11.320 | -11.320 |  0.000  |
|    Violating Paths:|   146   |   146   |    0    |
|          All Paths:|   985   |   405   |   887   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.018  |  0.067  | -0.018  |
|           TNS (ns):| -0.058  |  0.000  | -0.058  |
|    Violating Paths:|    6    |    0    |    6    |
|          All Paths:|   533   |   405   |   393   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.615%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2082.0M
**optDesign ... cpu = 0:00:44, real = 0:00:45, mem = 1705.8M, totSessionCpu=1:23:17 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
*** optDesign #1 [finish] : cpu/real = 0:00:43.1/0:00:44.0 (1.0), totSession cpu/real = 1:23:17.0/1:23:41.5 (1.0), mem = 2082.0M
<CMD> saveDesign cts.enc
#% Begin save design ... (date=04/24 20:12:14, mem=1642.8M)
% Begin Save ccopt configuration ... (date=04/24 20:12:14, mem=1642.8M)
% End Save ccopt configuration ... (date=04/24 20:12:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1643.3M, current mem=1643.3M)
% Begin Save netlist data ... (date=04/24 20:12:14, mem=1643.3M)
Writing Binary DB to cts.enc.dat/aes_cipher_top_0_obf.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/24 20:12:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1643.3M, current mem=1643.3M)
Saving symbol-table file ...
Saving congestion map file cts.enc.dat/aes_cipher_top_0_obf.route.congmap.gz ...
% Begin Save AAE data ... (date=04/24 20:12:14, mem=1643.7M)
Saving AAE Data ...
% End Save AAE data ... (date=04/24 20:12:14, total cpu=0:00:00.0, real=0:00:01.0, peak res=1643.7M, current mem=1643.7M)
Saving preference file cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/24 20:12:15, mem=1643.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/24 20:12:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1643.7M, current mem=1643.7M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/24 20:12:15, mem=1643.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/24 20:12:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1643.7M, current mem=1643.7M)
% Begin Save routing data ... (date=04/24 20:12:15, mem=1643.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=2027.5M) ***
% End Save routing data ... (date=04/24 20:12:16, total cpu=0:00:00.2, real=0:00:01.0, peak res=1643.9M, current mem=1643.9M)
Saving property file cts.enc.dat/aes_cipher_top_0_obf.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2030.5M) ***
#Saving pin access data to file cts.enc.dat/aes_cipher_top_0_obf.apa ...
#
Saving rc congestion map cts.enc.dat/aes_cipher_top_0_obf.congmap.gz ...
% Begin Save power constraints data ... (date=04/24 20:12:17, mem=1643.9M)
% End Save power constraints data ... (date=04/24 20:12:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1643.9M, current mem=1643.9M)
Cmin Cmax
Generated self-contained design cts.enc.dat
#% End save design ... (date=04/24 20:12:17, total cpu=0:00:02.1, real=0:00:04.0, peak res=1644.4M, current mem=1644.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=04/24 20:12:18, mem=1644.4M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1644.43 (MB), peak = 1743.50 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
**INFO: User settings:
setNanoRouteMode -drouteAllowMergedWireAtPin   false
setNanoRouteMode -drouteAutoStop               true
setNanoRouteMode -drouteFixAntenna             true
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          14.7
setNanoRouteMode -routeSelectedNetOnly         false
setNanoRouteMode -routeSiEffort                medium
setNanoRouteMode -routeWithSiDriven            true
setNanoRouteMode -routeWithSiPostRouteFix      false
setNanoRouteMode -routeWithTimingDriven        true
setDesignMode -process                         65
setExtractRCMode -coupling_c_th                0.1
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                1
setExtractRCMode -total_c_th                   0
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setSIMode -separate_delta_delay_on_data        true

#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2039.6M, init mem=2056.4M)
*info: Placed = 17123          (Fixed = 6)
*info: Unplaced = 0           
Placement Density:93.62%(49926/53330)
Placement Density (including fixed std cells):93.62%(49926/53330)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2056.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (7) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2056.4M) ***
#Start route 8 clock and analog nets...
% Begin globalDetailRoute (date=04/24 20:12:18, mem=1646.4M)

globalDetailRoute

#Start globalDetailRoute on Thu Apr 24 20:12:18 2025
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=17564
#need_extraction net=0 (total=17572)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 450 (skipped).
#Total number of nets with skipped attribute = 17114 (skipped).
#Total number of routable nets = 8.
#Total number of nets in the design = 17572.
#7 routable nets do not have any wires.
#1 routable net has routed wires.
#17114 skipped nets have only detail routed wires.
#7 nets will be global routed.
#7 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Thu Apr 24 20:12:19 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 17570 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1640.65 (MB), peak = 1743.50 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1644.09 (MB), peak = 1743.50 (MB)
#
#Finished routing data preparation on Thu Apr 24 20:12:56 2025
#
#Cpu time = 00:00:37
#Elapsed time = 00:00:37
#Increased memory = 7.89 (MB)
#Total memory = 1644.14 (MB)
#Peak memory = 1743.50 (MB)
#
#
#Start global routing on Thu Apr 24 20:12:56 2025
#
#
#Start global routing initialization on Thu Apr 24 20:12:56 2025
#
#Number of eco nets is 6
#
#Start global routing data preparation on Thu Apr 24 20:12:56 2025
#
#Start routing resource analysis on Thu Apr 24 20:12:56 2025
#
#Routing resource analysis is done on Thu Apr 24 20:12:56 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         367         983        8190    69.47%
#  M2             V        1359           1        8190     0.00%
#  M3             H        1349           1        8190     0.00%
#  M4             V        1359           1        8190     0.00%
#  M5             H        1350           0        8190     0.00%
#  M6             V        1360           0        8190     0.00%
#  M7             H         338           0        8190     0.00%
#  M8             V         340           0        8190     0.00%
#  --------------------------------------------------------------
#  Total                   7823       9.12%       65520     8.68%
#
#  8 nets (0.05%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Apr 24 20:12:56 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1645.45 (MB), peak = 1743.50 (MB)
#
#
#Global routing initialization is done on Thu Apr 24 20:12:56 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1645.81 (MB), peak = 1743.50 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1656.51 (MB), peak = 1743.50 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1656.66 (MB), peak = 1743.50 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1656.66 (MB), peak = 1743.50 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 450 (skipped).
#Total number of nets with skipped attribute = 17114 (skipped).
#Total number of routable nets = 8.
#Total number of nets in the design = 17572.
#
#8 routable nets have routed wires.
#17114 skipped nets have only detail routed wires.
#7 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  7               0  
#------------------------------------------------
#        Total                  7               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                  8           38                38           17076  
#-------------------------------------------------------------------------------
#        Total                  8           38                38           17076  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 3140 um.
#Total half perimeter of net bounding box = 970 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 97 um.
#Total wire length on LAYER M3 = 1913 um.
#Total wire length on LAYER M4 = 1131 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 1417
#Total number of multi-cut vias = 6 (  0.4%)
#Total number of single cut vias = 1411 ( 99.6%)
#Up-Via Summary (total 1417):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               529 ( 98.9%)         6 (  1.1%)        535
# M2               507 (100.0%)         0 (  0.0%)        507
# M3               375 (100.0%)         0 (  0.0%)        375
#-----------------------------------------------------------
#                 1411 ( 99.6%)         6 (  0.4%)       1417 
#
#Total number of involved priority nets 7
#Maximum src to sink distance for priority net 129.3
#Average of max src_to_sink distance for priority net 94.7
#Average of ave src_to_sink distance for priority net 51.9
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 12.71 (MB)
#Total memory = 1656.85 (MB)
#Peak memory = 1743.50 (MB)
#
#Finished global routing on Thu Apr 24 20:12:56 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1655.94 (MB), peak = 1743.50 (MB)
#Start Track Assignment.
#Done with 192 horizontal wires in 3 hboxes and 36 vertical wires in 3 hboxes.
#Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 3125 um.
#Total half perimeter of net bounding box = 970 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 97 um.
#Total wire length on LAYER M3 = 1901 um.
#Total wire length on LAYER M4 = 1127 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 1417
#Total number of multi-cut vias = 6 (  0.4%)
#Total number of single cut vias = 1411 ( 99.6%)
#Up-Via Summary (total 1417):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               529 ( 98.9%)         6 (  1.1%)        535
# M2               507 (100.0%)         0 (  0.0%)        507
# M3               375 (100.0%)         0 (  0.0%)        375
#-----------------------------------------------------------
#                 1411 ( 99.6%)         6 (  0.4%)       1417 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1656.19 (MB), peak = 1743.50 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:38
#Elapsed time = 00:00:38
#Increased memory = 19.94 (MB)
#Total memory = 1656.19 (MB)
#Peak memory = 1743.50 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.9% of the total area was rechecked for DRC, and 38.2% required routing.
#   number of violations = 0
#17117 out of 17123 instances (100.0%) need to be verified(marked ipoed), dirty area = 80.3%.
#   number of violations = 0
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1659.30 (MB), peak = 1743.50 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 3459 um.
#Total half perimeter of net bounding box = 970 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 137 um.
#Total wire length on LAYER M3 = 2068 um.
#Total wire length on LAYER M4 = 1251 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 1667
#Total number of multi-cut vias = 7 (  0.4%)
#Total number of single cut vias = 1660 ( 99.6%)
#Up-Via Summary (total 1667):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               562 ( 98.8%)         7 (  1.2%)        569
# M2               578 (100.0%)         0 (  0.0%)        578
# M3               520 (100.0%)         0 (  0.0%)        520
#-----------------------------------------------------------
#                 1660 ( 99.6%)         7 (  0.4%)       1667 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 3.11 (MB)
#Total memory = 1659.30 (MB)
#Peak memory = 1743.50 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1658.90 (MB), peak = 1743.50 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 3459 um.
#Total half perimeter of net bounding box = 970 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 137 um.
#Total wire length on LAYER M3 = 2068 um.
#Total wire length on LAYER M4 = 1251 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 1667
#Total number of multi-cut vias = 7 (  0.4%)
#Total number of single cut vias = 1660 ( 99.6%)
#Up-Via Summary (total 1667):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               562 ( 98.8%)         7 (  1.2%)        569
# M2               578 (100.0%)         0 (  0.0%)        578
# M3               520 (100.0%)         0 (  0.0%)        520
#-----------------------------------------------------------
#                 1660 ( 99.6%)         7 (  0.4%)       1667 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 3459 um.
#Total half perimeter of net bounding box = 970 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 137 um.
#Total wire length on LAYER M3 = 2068 um.
#Total wire length on LAYER M4 = 1251 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 1667
#Total number of multi-cut vias = 7 (  0.4%)
#Total number of single cut vias = 1660 ( 99.6%)
#Up-Via Summary (total 1667):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               562 ( 98.8%)         7 (  1.2%)        569
# M2               578 (100.0%)         0 (  0.0%)        578
# M3               520 (100.0%)         0 (  0.0%)        520
#-----------------------------------------------------------
#                 1660 ( 99.6%)         7 (  0.4%)       1667 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 2.79 (MB)
#Total memory = 1658.98 (MB)
#Peak memory = 1743.50 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:49
#Elapsed time = 00:00:49
#Increased memory = -35.07 (MB)
#Total memory = 1611.32 (MB)
#Peak memory = 1743.50 (MB)
#Number of warnings = 1
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Apr 24 20:13:07 2025
#
% End globalDetailRoute (date=04/24 20:13:07, total cpu=0:00:48.8, real=0:00:49.0, peak res=1684.5M, current mem=1611.2M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=04/24 20:13:07, mem=1611.2M)

globalDetailRoute

#Start globalDetailRoute on Thu Apr 24 20:13:07 2025
#
#Generating timing data, please wait...
#17550 total nets, 8 already routed, 8 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
**WARN: (IMPESI-3014):	The RC network is incomplete for net locking_key[99]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 17585
End delay calculation. (MEM=2084.77 CPU=0:00:02.4 REAL=0:00:03.0)
#Generating timing data took: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1610.95 (MB), peak = 1743.50 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=0
#need_extraction net=0 (total=17572)
#Start reading timing information from file .timing_file_5334.tif.gz ...
#Read in timing information for 493 ports, 17123 instances from timing file .timing_file_5334.tif.gz.
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Total number of trivial nets (e.g. < 2 pins) = 450 (skipped).
#Total number of routable nets = 17122.
#Total number of nets in the design = 17572.
#17114 routable nets do not have any wires.
#8 routable nets have routed wires.
#17114 nets will be global routed.
#38 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#8 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Thu Apr 24 20:13:14 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 17570 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1616.61 (MB), peak = 1743.50 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1620.04 (MB), peak = 1743.50 (MB)
#
#Finished routing data preparation on Thu Apr 24 20:13:16 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 7.41 (MB)
#Total memory = 1620.04 (MB)
#Peak memory = 1743.50 (MB)
#
#
#Start global routing on Thu Apr 24 20:13:16 2025
#
#
#Start global routing initialization on Thu Apr 24 20:13:16 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Apr 24 20:13:16 2025
#
#Start routing resource analysis on Thu Apr 24 20:13:16 2025
#
#Routing resource analysis is done on Thu Apr 24 20:13:16 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         367         983        8190    69.47%
#  M2             V        1353           7        8190     0.00%
#  M3             H        1337          13        8190     0.00%
#  M4             V        1353           7        8190     0.00%
#  M5             H        1350           0        8190     0.00%
#  M6             V        1360           0        8190     0.00%
#  M7             H         338           0        8190     0.00%
#  M8             V         340           0        8190     0.00%
#  --------------------------------------------------------------
#  Total                   7799       9.34%       65520     8.68%
#
#  8 nets (0.05%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Apr 24 20:13:16 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1620.96 (MB), peak = 1743.50 (MB)
#
#
#Global routing initialization is done on Thu Apr 24 20:13:16 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1621.87 (MB), peak = 1743.50 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1633.29 (MB), peak = 1743.50 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1663.08 (MB), peak = 1743.50 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1663.91 (MB), peak = 1743.50 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 450 (skipped).
#Total number of routable nets = 17122.
#Total number of nets in the design = 17572.
#
#17122 routable nets have routed wires.
#38 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#8 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           38                38           17076  
#------------------------------------------------------------
#        Total           38                38           17076  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                  8           38                38           17076  
#-------------------------------------------------------------------------------
#        Total                  8           38                38           17076  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            2(0.02%)   (0.02%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M1(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M2(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M3(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M5(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M6(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M7(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M8(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 235140 um.
#Total half perimeter of net bounding box = 242947 um.
#Total wire length on LAYER M1 = 248 um.
#Total wire length on LAYER M2 = 53987 um.
#Total wire length on LAYER M3 = 73705 um.
#Total wire length on LAYER M4 = 60789 um.
#Total wire length on LAYER M5 = 35250 um.
#Total wire length on LAYER M6 = 7404 um.
#Total wire length on LAYER M7 = 1368 um.
#Total wire length on LAYER M8 = 2388 um.
#Total number of vias = 99956
#Total number of multi-cut vias = 7 (  0.0%)
#Total number of single cut vias = 99949 (100.0%)
#Up-Via Summary (total 99956):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             50609 (100.0%)         7 (  0.0%)      50616
# M2             31118 (100.0%)         0 (  0.0%)      31118
# M3             11886 (100.0%)         0 (  0.0%)      11886
# M4              4929 (100.0%)         0 (  0.0%)       4929
# M5              1041 (100.0%)         0 (  0.0%)       1041
# M6               199 (100.0%)         0 (  0.0%)        199
# M7               167 (100.0%)         0 (  0.0%)        167
#-----------------------------------------------------------
#                99949 (100.0%)         7 (  0.0%)      99956 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 44.02 (MB)
#Total memory = 1664.06 (MB)
#Peak memory = 1743.50 (MB)
#
#Finished global routing on Thu Apr 24 20:13:30 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1663.11 (MB), peak = 1743.50 (MB)
#Start Track Assignment.
#Done with 19918 horizontal wires in 3 hboxes and 21537 vertical wires in 3 hboxes.
#Done with 4661 horizontal wires in 3 hboxes and 4073 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1           247.40 	  0.00%  	  0.00% 	  0.00%
# M2         53651.00 	  0.02%  	  0.00% 	  0.00%
# M3         70976.70 	  0.09%  	  0.00% 	  0.00%
# M4         59199.10 	  0.02%  	  0.00% 	  0.00%
# M5         35233.20 	  0.00%  	  0.00% 	  0.00%
# M6          7415.00 	  0.00%  	  0.00% 	  0.00%
# M7          1416.20 	  0.00%  	  0.00% 	  0.00%
# M8          2424.60 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      230563.21  	  0.04% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 231945 um.
#Total half perimeter of net bounding box = 242947 um.
#Total wire length on LAYER M1 = 248 um.
#Total wire length on LAYER M2 = 52911 um.
#Total wire length on LAYER M3 = 72315 um.
#Total wire length on LAYER M4 = 60226 um.
#Total wire length on LAYER M5 = 35104 um.
#Total wire length on LAYER M6 = 7378 um.
#Total wire length on LAYER M7 = 1373 um.
#Total wire length on LAYER M8 = 2391 um.
#Total number of vias = 99956
#Total number of multi-cut vias = 7 (  0.0%)
#Total number of single cut vias = 99949 (100.0%)
#Up-Via Summary (total 99956):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             50609 (100.0%)         7 (  0.0%)      50616
# M2             31118 (100.0%)         0 (  0.0%)      31118
# M3             11886 (100.0%)         0 (  0.0%)      11886
# M4              4929 (100.0%)         0 (  0.0%)       4929
# M5              1041 (100.0%)         0 (  0.0%)       1041
# M6               199 (100.0%)         0 (  0.0%)        199
# M7               167 (100.0%)         0 (  0.0%)        167
#-----------------------------------------------------------
#                99949 (100.0%)         7 (  0.0%)      99956 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1663.11 (MB), peak = 1743.50 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	61        51        112       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = 50.90 (MB)
#Total memory = 1663.52 (MB)
#Peak memory = 1743.50 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 32
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0        3        0        3
#	M2            5        4       19        0        1       29
#	Totals        5        4       19        3        1       32
#cpu time = 00:02:09, elapsed time = 00:02:08, memory = 1660.35 (MB), peak = 1743.50 (MB)
#start 1st optimization iteration ...
#   number of violations = 11
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        0        0
#	M2            4        7       11
#	Totals        4        7       11
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1660.61 (MB), peak = 1743.50 (MB)
#start 2nd optimization iteration ...
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0
#	M2            6        7        4        2       19
#	Totals        6        7        4        2       19
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1660.67 (MB), peak = 1743.50 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1659.50 (MB), peak = 1743.50 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 255093 um.
#Total half perimeter of net bounding box = 242947 um.
#Total wire length on LAYER M1 = 1601 um.
#Total wire length on LAYER M2 = 69438 um.
#Total wire length on LAYER M3 = 81629 um.
#Total wire length on LAYER M4 = 62037 um.
#Total wire length on LAYER M5 = 30551 um.
#Total wire length on LAYER M6 = 6444 um.
#Total wire length on LAYER M7 = 1213 um.
#Total wire length on LAYER M8 = 2178 um.
#Total number of vias = 108325
#Total number of multi-cut vias = 821 (  0.8%)
#Total number of single cut vias = 107504 ( 99.2%)
#Up-Via Summary (total 108325):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             51620 ( 98.6%)       717 (  1.4%)      52337
# M2             38345 (100.0%)         0 (  0.0%)      38345
# M3             12437 (100.0%)         0 (  0.0%)      12437
# M4              4161 (100.0%)         0 (  0.0%)       4161
# M5               726 ( 87.5%)       104 ( 12.5%)        830
# M6               124 (100.0%)         0 (  0.0%)        124
# M7                91 (100.0%)         0 (  0.0%)         91
#-----------------------------------------------------------
#               107504 ( 99.2%)       821 (  0.8%)     108325 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:14
#Elapsed time = 00:02:13
#Increased memory = -4.02 (MB)
#Total memory = 1659.50 (MB)
#Peak memory = 1743.50 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1659.57 (MB), peak = 1743.50 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 255093 um.
#Total half perimeter of net bounding box = 242947 um.
#Total wire length on LAYER M1 = 1601 um.
#Total wire length on LAYER M2 = 69438 um.
#Total wire length on LAYER M3 = 81629 um.
#Total wire length on LAYER M4 = 62037 um.
#Total wire length on LAYER M5 = 30551 um.
#Total wire length on LAYER M6 = 6444 um.
#Total wire length on LAYER M7 = 1213 um.
#Total wire length on LAYER M8 = 2178 um.
#Total number of vias = 108325
#Total number of multi-cut vias = 821 (  0.8%)
#Total number of single cut vias = 107504 ( 99.2%)
#Up-Via Summary (total 108325):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             51620 ( 98.6%)       717 (  1.4%)      52337
# M2             38345 (100.0%)         0 (  0.0%)      38345
# M3             12437 (100.0%)         0 (  0.0%)      12437
# M4              4161 (100.0%)         0 (  0.0%)       4161
# M5               726 ( 87.5%)       104 ( 12.5%)        830
# M6               124 (100.0%)         0 (  0.0%)        124
# M7                91 (100.0%)         0 (  0.0%)         91
#-----------------------------------------------------------
#               107504 ( 99.2%)       821 (  0.8%)     108325 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 255093 um.
#Total half perimeter of net bounding box = 242947 um.
#Total wire length on LAYER M1 = 1601 um.
#Total wire length on LAYER M2 = 69438 um.
#Total wire length on LAYER M3 = 81629 um.
#Total wire length on LAYER M4 = 62037 um.
#Total wire length on LAYER M5 = 30551 um.
#Total wire length on LAYER M6 = 6444 um.
#Total wire length on LAYER M7 = 1213 um.
#Total wire length on LAYER M8 = 2178 um.
#Total number of vias = 108325
#Total number of multi-cut vias = 821 (  0.8%)
#Total number of single cut vias = 107504 ( 99.2%)
#Up-Via Summary (total 108325):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             51620 ( 98.6%)       717 (  1.4%)      52337
# M2             38345 (100.0%)         0 (  0.0%)      38345
# M3             12437 (100.0%)         0 (  0.0%)      12437
# M4              4161 (100.0%)         0 (  0.0%)       4161
# M5               726 ( 87.5%)       104 ( 12.5%)        830
# M6               124 (100.0%)         0 (  0.0%)        124
# M7                91 (100.0%)         0 (  0.0%)         91
#-----------------------------------------------------------
#               107504 ( 99.2%)       821 (  0.8%)     108325 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Start Post Route via swapping...
#97.64% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1659.62 (MB), peak = 1743.50 (MB)
#CELL_VIEW aes_cipher_top_0_obf,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 255093 um.
#Total half perimeter of net bounding box = 242947 um.
#Total wire length on LAYER M1 = 1601 um.
#Total wire length on LAYER M2 = 69438 um.
#Total wire length on LAYER M3 = 81629 um.
#Total wire length on LAYER M4 = 62037 um.
#Total wire length on LAYER M5 = 30551 um.
#Total wire length on LAYER M6 = 6444 um.
#Total wire length on LAYER M7 = 1213 um.
#Total wire length on LAYER M8 = 2178 um.
#Total number of vias = 108325
#Total number of multi-cut vias = 74049 ( 68.4%)
#Total number of single cut vias = 34276 ( 31.6%)
#Up-Via Summary (total 108325):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             32612 ( 62.3%)     19725 ( 37.7%)      52337
# M2              1415 (  3.7%)     36930 ( 96.3%)      38345
# M3               235 (  1.9%)     12202 ( 98.1%)      12437
# M4                 9 (  0.2%)      4152 ( 99.8%)       4161
# M5                 1 (  0.1%)       829 ( 99.9%)        830
# M6                 0 (  0.0%)       124 (100.0%)        124
# M7                 4 (  4.4%)        87 ( 95.6%)         91
#-----------------------------------------------------------
#                34276 ( 31.6%)     74049 ( 68.4%)     108325 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1658.48 (MB), peak = 1743.50 (MB)
#CELL_VIEW aes_cipher_top_0_obf,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Apr 24 20:16:15 2025
#
#
#Start Post Route Wire Spread.
#Done with 2920 horizontal wires in 6 hboxes and 3112 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 257171 um.
#Total half perimeter of net bounding box = 242947 um.
#Total wire length on LAYER M1 = 1606 um.
#Total wire length on LAYER M2 = 69617 um.
#Total wire length on LAYER M3 = 82263 um.
#Total wire length on LAYER M4 = 62901 um.
#Total wire length on LAYER M5 = 30885 um.
#Total wire length on LAYER M6 = 6489 um.
#Total wire length on LAYER M7 = 1218 um.
#Total wire length on LAYER M8 = 2193 um.
#Total number of vias = 108325
#Total number of multi-cut vias = 74049 ( 68.4%)
#Total number of single cut vias = 34276 ( 31.6%)
#Up-Via Summary (total 108325):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             32612 ( 62.3%)     19725 ( 37.7%)      52337
# M2              1415 (  3.7%)     36930 ( 96.3%)      38345
# M3               235 (  1.9%)     12202 ( 98.1%)      12437
# M4                 9 (  0.2%)      4152 ( 99.8%)       4161
# M5                 1 (  0.1%)       829 ( 99.9%)        830
# M6                 0 (  0.0%)       124 (100.0%)        124
# M7                 4 (  4.4%)        87 ( 95.6%)         91
#-----------------------------------------------------------
#                34276 ( 31.6%)     74049 ( 68.4%)     108325 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1663.07 (MB), peak = 1743.50 (MB)
#CELL_VIEW aes_cipher_top_0_obf,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#   number of violations = 0
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1663.11 (MB), peak = 1743.50 (MB)
#CELL_VIEW aes_cipher_top_0_obf,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 257171 um.
#Total half perimeter of net bounding box = 242947 um.
#Total wire length on LAYER M1 = 1606 um.
#Total wire length on LAYER M2 = 69617 um.
#Total wire length on LAYER M3 = 82263 um.
#Total wire length on LAYER M4 = 62901 um.
#Total wire length on LAYER M5 = 30885 um.
#Total wire length on LAYER M6 = 6489 um.
#Total wire length on LAYER M7 = 1218 um.
#Total wire length on LAYER M8 = 2193 um.
#Total number of vias = 108325
#Total number of multi-cut vias = 74049 ( 68.4%)
#Total number of single cut vias = 34276 ( 31.6%)
#Up-Via Summary (total 108325):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             32612 ( 62.3%)     19725 ( 37.7%)      52337
# M2              1415 (  3.7%)     36930 ( 96.3%)      38345
# M3               235 (  1.9%)     12202 ( 98.1%)      12437
# M4                 9 (  0.2%)      4152 ( 99.8%)       4161
# M5                 1 (  0.1%)       829 ( 99.9%)        830
# M6                 0 (  0.0%)       124 (100.0%)        124
# M7                 4 (  4.4%)        87 ( 95.6%)         91
#-----------------------------------------------------------
#                34276 ( 31.6%)     74049 ( 68.4%)     108325 
#
#detailRoute Statistics:
#Cpu time = 00:02:54
#Elapsed time = 00:02:53
#Increased memory = -0.41 (MB)
#Total memory = 1663.11 (MB)
#Peak memory = 1743.50 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:03:22
#Elapsed time = 00:03:22
#Increased memory = 44.70 (MB)
#Total memory = 1655.89 (MB)
#Peak memory = 1743.50 (MB)
#Number of warnings = 1
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Apr 24 20:16:29 2025
#
% End globalDetailRoute (date=04/24 20:16:29, total cpu=0:03:22, real=0:03:22, peak res=1717.6M, current mem=1655.7M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:04:11, elapsed time = 00:04:11, memory = 1637.97 (MB), peak = 1743.50 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPESI-3014          1  The RC network is incomplete for net %s....
*** Message Summary: 2 warning(s), 0 error(s)

#% End routeDesign (date=04/24 20:16:29, total cpu=0:04:12, real=0:04:11, peak res=1717.6M, current mem=1638.0M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'aes_cipher_top_0_obf' of instances=17123 and nets=17572 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aes_cipher_top_0_obf.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_5334_ieng6-ece-08.ucsd.edu_cs241asp25bu_g7U2vY/aes_cipher_top_0_obf_5334_NwZ1A2.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2036.2M)
Extracted 10.0008% (CPU Time= 0:00:00.7  MEM= 2100.2M)
Extracted 20.0009% (CPU Time= 0:00:00.8  MEM= 2100.2M)
Extracted 30.0011% (CPU Time= 0:00:01.0  MEM= 2100.2M)
Extracted 40.0012% (CPU Time= 0:00:01.1  MEM= 2100.2M)
Extracted 50.0014% (CPU Time= 0:00:01.2  MEM= 2100.2M)
Extracted 60.0008% (CPU Time= 0:00:01.3  MEM= 2100.2M)
Extracted 70.0009% (CPU Time= 0:00:01.5  MEM= 2100.2M)
Extracted 80.0011% (CPU Time= 0:00:01.8  MEM= 2100.2M)
Extracted 90.0012% (CPU Time= 0:00:02.1  MEM= 2104.2M)
Extracted 100% (CPU Time= 0:00:02.6  MEM= 2104.2M)
Number of Extracted Resistors     : 275419
Number of Extracted Ground Cap.   : 270804
Number of Extracted Coupling Cap. : 459196
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2088.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.0  Real Time: 0:00:04.0  MEM: 2088.141M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1642.5M, totSessionCpu=1:27:35 **
**WARN: (IMPOPT-576):	493 nets have unplaced terms. 
**INFO: User settings:
setNanoRouteMode -drouteAllowMergedWireAtPin                    false
setNanoRouteMode -drouteAutoStop                                true
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           14.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeSelectedNetOnly                          false
setNanoRouteMode -routeSiEffort                                 medium
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setDesignMode -process                                          65
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        postRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { BC_VIEW }
setOptMode -activeSetupViews                                    { WC_VIEW }
setOptMode -autoHoldViews                                       { BC_VIEW}
setOptMode -autoSetupViews                                      { WC_VIEW}
setOptMode -autoTDGRSetupViews                                  { WC_VIEW}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -effort                                              high
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -leakageToDynamicRatio                               0.5
setOptMode -optimizeFF                                          true
setOptMode -powerEffort                                         high
setOptMode -preserveAllSequential                               false
setOptMode -restruct                                            true
setOptMode -setupTargetSlack                                    0
setOptMode -verbose                                             true
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_cong_effort                          medium
setPlaceMode -place_global_reorder_scan                         false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -usefulSkew                                     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #2 [begin] : totSession cpu/real = 1:27:35.4/1:28:01.3 (1.0), mem = 2072.2M
*** InitOpt #4 [begin] : totSession cpu/real = 1:27:35.4/1:28:01.3 (1.0), mem = 2072.2M
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ld : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	done : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[127] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[126] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[125] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[124] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[123] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[122] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[121] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[120] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[119] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[118] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[117] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[116] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[115] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[114] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[113] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[112] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
#################################################################################
# Design Stage: PostRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Starting Levelizing
2025-Apr-24 20:16:37 (2025-Apr-25 03:16:37 GMT)
2025-Apr-24 20:16:37 (2025-Apr-25 03:16:37 GMT): 10%
2025-Apr-24 20:16:37 (2025-Apr-25 03:16:37 GMT): 20%
2025-Apr-24 20:16:37 (2025-Apr-25 03:16:37 GMT): 30%
2025-Apr-24 20:16:37 (2025-Apr-25 03:16:37 GMT): 40%
2025-Apr-24 20:16:37 (2025-Apr-25 03:16:37 GMT): 50%
2025-Apr-24 20:16:37 (2025-Apr-25 03:16:37 GMT): 60%
2025-Apr-24 20:16:37 (2025-Apr-25 03:16:37 GMT): 70%
2025-Apr-24 20:16:37 (2025-Apr-25 03:16:37 GMT): 80%
2025-Apr-24 20:16:37 (2025-Apr-25 03:16:37 GMT): 90%

Finished Levelizing
2025-Apr-24 20:16:37 (2025-Apr-25 03:16:37 GMT)

Starting Activity Propagation
2025-Apr-24 20:16:37 (2025-Apr-25 03:16:37 GMT)
2025-Apr-24 20:16:37 (2025-Apr-25 03:16:37 GMT): 10%
2025-Apr-24 20:16:37 (2025-Apr-25 03:16:37 GMT): 20%
2025-Apr-24 20:16:37 (2025-Apr-25 03:16:37 GMT): 30%

Finished Activity Propagation
2025-Apr-24 20:16:37 (2025-Apr-25 03:16:37 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1705.3M, totSessionCpu=1:27:45 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2095.4M, init mem=2095.4M)
*info: Placed = 17123          (Fixed = 6)
*info: Unplaced = 0           
Placement Density:93.62%(49926/53330)
Placement Density (including fixed std cells):93.62%(49926/53330)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2095.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
*** InitOpt #4 [finish] : cpu/real = 0:00:09.9/0:00:09.9 (1.0), totSession cpu/real = 1:27:45.3/1:28:11.2 (1.0), mem = 2095.4M
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 17123

Instance distribution across the VT partitions:

 LVT : inst = 9689 (56.6%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 9689 (56.6%)

 HVT : inst = 7434 (43.4%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 7434 (43.4%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'aes_cipher_top_0_obf' of instances=17123 and nets=17572 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aes_cipher_top_0_obf.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_5334_ieng6-ece-08.ucsd.edu_cs241asp25bu_g7U2vY/aes_cipher_top_0_obf_5334_NwZ1A2.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2087.4M)
Extracted 10.0008% (CPU Time= 0:00:00.7  MEM= 2135.3M)
Extracted 20.0009% (CPU Time= 0:00:00.9  MEM= 2135.3M)
Extracted 30.0011% (CPU Time= 0:00:01.0  MEM= 2135.3M)
Extracted 40.0012% (CPU Time= 0:00:01.1  MEM= 2135.3M)
Extracted 50.0014% (CPU Time= 0:00:01.2  MEM= 2135.3M)
Extracted 60.0008% (CPU Time= 0:00:01.3  MEM= 2135.3M)
Extracted 70.0009% (CPU Time= 0:00:01.6  MEM= 2135.3M)
Extracted 80.0011% (CPU Time= 0:00:01.8  MEM= 2135.3M)
Extracted 90.0012% (CPU Time= 0:00:02.1  MEM= 2139.3M)
Extracted 100% (CPU Time= 0:00:02.7  MEM= 2139.3M)
Number of Extracted Resistors     : 275419
Number of Extracted Ground Cap.   : 270804
Number of Extracted Coupling Cap. : 459196
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2123.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.0  Real Time: 0:00:03.0  MEM: 2123.297M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*** BuildHoldData #2 [begin] : totSession cpu/real = 1:27:50.0/1:28:15.8 (1.0), mem = 2123.3M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2132.84 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2132.84)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 17585
End delay calculation. (MEM=2195.32 CPU=0:00:02.6 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2177.78 CPU=0:00:03.1 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:04.0 totSessionCpu=1:27:55 mem=2177.8M)
Done building cte hold timing graph (HoldAware) cpu=0:00:04.6 real=0:00:05.0 totSessionCpu=1:27:55 mem=2177.8M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2173.32)
*** Calculating scaling factor for WC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 17585
AAE_INFO-618: Total number of nets in the design is 17572,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2169.66 CPU=0:00:04.7 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2169.66 CPU=0:00:05.1 REAL=0:00:05.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2169.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2169.7M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2129.78)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 17585. 
Total number of fetched objects 17585
AAE_INFO-618: Total number of nets in the design is 17572,  19.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2172.46 CPU=0:00:02.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2172.46 CPU=0:00:02.8 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:10.3 real=0:00:10.0 totSessionCpu=1:28:06 mem=2172.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=2172.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=2172.5M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2172.5M
** Profile ** DRVs :  cpu=0:00:00.3, mem=2187.7M

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.122  | -0.122  |  0.222  |
|           TNS (ns):| -10.104 | -10.104 |  0.000  |
|    Violating Paths:|   154   |   154   |    0    |
|          All Paths:|   985   |   405   |   887   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.615%
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #2 [finish] : cpu/real = 0:00:16.5/0:00:16.4 (1.0), totSession cpu/real = 1:28:06.6/1:28:32.2 (1.0), mem = 2187.7M
**optDesign ... cpu = 0:00:32, real = 0:00:31, mem = 1764.4M, totSessionCpu=1:28:07 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
#InfoCS: Num dontuse cells 89, Num usable cells 780
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 780
*** ClockDrv #1 [begin] : totSession cpu/real = 1:28:07.7/1:28:33.3 (1.0), mem = 2174.3M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 17564 (unrouted=450, trialRouted=0, noStatus=0, routed=17114, fixed=0, [crossesIlmBoundary=0, tooFewTerms=22, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 7 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        primary_delay_corner: WC (default: )
        route_type is set for at least one object
        target_insertion_delay is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
        update_io_latency: 0 (default: true)
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        cloning_copy_activity: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 52520.400um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       554
      Delay constrained sinks:     554
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
    Primary reporting skew groups are:
    skew_group clk/CON with 554 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=61.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=61.920um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=816.700um, total=816.700um
    Clock DAG library cell distribution initial state {count}:
       Bufs: CKBD16: 6 CKBD1: 1 
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
    misc counts      : r=1, pp=0
    cell areas       : b=61.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=61.920um^2
    cell capacitance : b=0.034pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.034pF
    sink capacitance : count=554, total=0.496pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.024pF, leaf=0.493pF, total=0.518pF
    wire lengths     : top=0.000um, trunk=183.200um, leaf=3279.400um, total=3462.600um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=816.700um, total=816.700um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=7 avg=0.090ns sd=0.030ns min=0.023ns max=0.106ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 2 <= 0.100ns, 3 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CKBD16: 6 CKBD1: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.109, max=0.168, avg=0.115, sd=0.004], skew [0.059 vs 0.057*], 99.8% {0.109, 0.166} (wid=0.030 ws=0.010) (gid=0.140 gs=0.052)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ..**ERROR: (IMPCCOPT-2215):	The route/traversal graph for net 'clk' is not fully connected.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
.80% ...100% 
    CCOpt-PRO: considered: 8, tested: 8, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=61.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=61.920um^2
      cell capacitance : b=0.034pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.034pF
      sink capacitance : count=554, total=0.496pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.024pF, leaf=0.493pF, total=0.518pF
      wire lengths     : top=0.000um, trunk=183.200um, leaf=3279.400um, total=3462.600um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=816.700um, total=816.700um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.105ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=7 avg=0.090ns sd=0.030ns min=0.023ns max=0.106ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 2 <= 0.100ns, 3 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: CKBD16: 6 CKBD1: 1 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk/CON: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/CON: insertion delay [min=0.109, max=0.168], skew [0.059 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
    misc counts      : r=1, pp=0
    cell areas       : b=61.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=61.920um^2
    cell capacitance : b=0.034pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.034pF
    sink capacitance : count=554, total=0.496pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.024pF, leaf=0.493pF, total=0.518pF
    wire lengths     : top=0.000um, trunk=183.200um, leaf=3279.400um, total=3462.600um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=816.700um, total=816.700um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=7 avg=0.090ns sd=0.030ns min=0.023ns max=0.106ns {1 <= 0.063ns, 0 <= 0.084ns, 0 <= 0.094ns, 2 <= 0.100ns, 3 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CKBD16: 6 CKBD1: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.109, max=0.168, avg=0.115, sd=0.004], skew [0.059 vs 0.057*], 99.8% {0.109, 0.166} (wid=0.030 ws=0.010) (gid=0.140 gs=0.052)
PRO done.
Net route status summary:
  Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 17564 (unrouted=450, trialRouted=0, noStatus=0, routed=17114, fixed=0, [crossesIlmBoundary=0, tooFewTerms=22, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:01.7 real=0:00:01.7)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
*** ClockDrv #1 [finish] : cpu/real = 0:00:01.9/0:00:01.8 (1.0), totSession cpu/real = 1:28:09.5/1:28:35.2 (1.0), mem = 2180.9M
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 89, Num usable cells 780
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 780
**INFO: Start fixing DRV (Mem = 2176.95M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #6 [begin] : totSession cpu/real = 1:28:09.7/1:28:35.4 (1.0), mem = 2176.9M
Info: 8 clock nets excluded from IPO operation.
(I,S,L,T): WC_VIEW: 8.57604, 6.84334, 0.420684, 15.8401
(I,S,L) ClockInsts: WC_VIEW: 0.175802, 0.680283, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.175802, 0.680283, 0.00135647
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.12|   -10.10|       0|       0|       0| 93.62%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.12|   -10.10|       0|       0|       0| 93.62%| 0:00:00.0|  2345.7M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |          8 | default  |
| M7 (z=7)  |         38 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=2345.7M) ***

(I,S,L,T): WC_VIEW: 8.57604, 6.84334, 0.420684, 15.8401
(I,S,L) ClockInsts: WC_VIEW: 0.175802, 0.680283, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.175802, 0.680283, 0.00135647
*** DrvOpt #6 [finish] : cpu/real = 0:00:05.6/0:00:05.6 (1.0), totSession cpu/real = 1:28:15.4/1:28:41.0 (1.0), mem = 2280.7M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:41, real = 0:00:40, mem = 1871.2M, totSessionCpu=1:28:15 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 2280.71M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2280.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=2280.7M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2290.7M
** Profile ** DRVs :  cpu=0:00:00.3, mem=2328.9M

------------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.08min mem=2280.7M)
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.122  | -0.122  |  0.223  |
|           TNS (ns):| -10.102 | -10.102 |  0.000  |
|    Violating Paths:|   154   |   154   |    0    |
|          All Paths:|   985   |   405   |   887   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.615%
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2328.9M
**optDesign ... cpu = 0:00:41, real = 0:00:41, mem = 1871.6M, totSessionCpu=1:28:16 **
*** Timing NOT met, worst failing slack is -0.122
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 89, Num usable cells 780
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 780
Begin: GigaOpt Optimization in WNS mode
Info: 8 clock nets excluded from IPO operation.
*** WnsOpt #4 [begin] : totSession cpu/real = 1:28:16.2/1:28:41.9 (1.0), mem = 2309.5M
(I,S,L,T): WC_VIEW: 8.57604, 6.84334, 0.420684, 15.8401
(I,S,L) ClockInsts: WC_VIEW: 0.175802, 0.680283, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.175802, 0.680283, 0.00135647
*info: 8 clock nets excluded
*info: 2 special nets excluded.
*info: 22 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.122 TNS Slack -10.102 Density 93.62
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.223|  0.000|
|reg2reg   |-0.122|-10.102|
|HEPG      |-0.122|-10.102|
|All Paths |-0.122|-10.102|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.122|   -0.122| -10.102|  -10.102|   93.62%|   0:00:00.0| 2332.6M|   WC_VIEW|  reg2reg| sa31_reg_3_/D        |
|  -0.091|   -0.091|  -9.913|   -9.913|   93.59%|   0:00:06.0| 2400.3M|   WC_VIEW|  reg2reg| sa01_reg_6_/D        |
|  -0.089|   -0.089|  -9.874|   -9.874|   93.58%|   0:00:03.0| 2400.3M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.089|   -0.089|  -9.817|   -9.817|   93.58%|   0:00:01.0| 2400.3M|   WC_VIEW|  reg2reg| sa00_reg_6_/D        |
|  -0.086|   -0.086|  -9.616|   -9.616|   93.61%|   0:00:01.0| 2400.3M|   WC_VIEW|  reg2reg| sa13_reg_6_/D        |
|  -0.084|   -0.084|  -9.531|   -9.531|   93.62%|   0:00:03.0| 2426.8M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.084|   -0.084|  -9.498|   -9.498|   93.60%|   0:00:01.0| 2426.8M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.082|   -0.082|  -9.415|   -9.415|   93.66%|   0:00:02.0| 2429.9M|   WC_VIEW|  reg2reg| sa31_reg_4_/D        |
|  -0.081|   -0.081|  -9.365|   -9.365|   93.65%|   0:00:03.0| 2432.4M|   WC_VIEW|  reg2reg| sa21_reg_6_/D        |
|  -0.081|   -0.081|  -9.328|   -9.328|   93.65%|   0:00:01.0| 2432.4M|   WC_VIEW|  reg2reg| sa21_reg_6_/D        |
|  -0.079|   -0.079|  -9.161|   -9.161|   93.75%|   0:00:04.0| 2432.4M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.079|   -0.079|  -9.135|   -9.135|   93.74%|   0:00:02.0| 2432.4M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.078|   -0.078|  -9.049|   -9.049|   93.81%|   0:00:01.0| 2432.4M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.078|   -0.078|  -9.042|   -9.042|   93.81%|   0:00:01.0| 2432.4M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.078|   -0.078|  -8.965|   -8.965|   93.90%|   0:00:01.0| 2432.4M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.078|   -0.078|  -8.935|   -8.935|   93.96%|   0:00:05.0| 2432.4M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.078|   -0.078|  -8.909|   -8.909|   94.00%|   0:00:00.0| 2432.4M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.078|   -0.078|  -8.903|   -8.903|   94.03%|   0:00:01.0| 2432.4M|   WC_VIEW|  default| sa21_reg_5_/Q        |
|  -0.078|   -0.078|  -8.903|   -8.903|   94.03%|   0:00:00.0| 2432.4M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.078|   -0.078|  -8.903|   -8.903|   94.03%|   0:00:01.0| 2434.4M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.078|   -0.078|  -8.904|   -8.904|   94.05%|   0:00:01.0| 2434.4M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:36.7 real=0:00:37.0 mem=2434.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:36.7 real=0:00:37.0 mem=2434.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.223| 0.000|
|reg2reg   |-0.078|-8.904|
|HEPG      |-0.078|-8.904|
|All Paths |-0.078|-8.904|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.078 TNS Slack -8.904 Density 94.05
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 69 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.223| 0.000|
|reg2reg   |-0.078|-8.906|
|HEPG      |-0.078|-8.906|
|All Paths |-0.078|-8.906|
+----------+------+------+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |          8 | default  |
| M7 (z=7)  |         38 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:37.4 real=0:00:37.0 mem=2434.4M) ***
(I,S,L,T): WC_VIEW: 8.61117, 6.87092, 0.424803, 15.9069
(I,S,L) ClockInsts: WC_VIEW: 0.175805, 0.681107, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.175805, 0.681107, 0.00135647
*** WnsOpt #4 [finish] : cpu/real = 0:00:42.4/0:00:42.4 (1.0), totSession cpu/real = 1:28:58.6/1:29:24.2 (1.0), mem = 2322.3M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (1:28:59 mem=2322.3M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 17201 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 185 insts, mean move: 3.67 um, max move: 17.40 um 
	Max move on inst (us33/FE_OFC1372_n218): (258.40, 78.40) --> (261.40, 64.00)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2327.7MB
Summary Report:
Instances move: 185 (out of 17195 movable)
Instances flipped: 0
Mean displacement: 3.67 um
Max displacement: 17.40 um (Instance: us33/FE_OFC1372_n218) (258.4, 78.4) -> (261.4, 64)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2327.7MB
*** Finished refinePlace (1:28:59 mem=2327.7M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 89, Num usable cells 780
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 780
Begin: GigaOpt Optimization in TNS mode
Info: 8 clock nets excluded from IPO operation.
*** TnsOpt #9 [begin] : totSession cpu/real = 1:28:59.5/1:29:25.1 (1.0), mem = 2322.7M
(I,S,L,T): WC_VIEW: 8.61117, 6.87091, 0.424803, 15.9069
(I,S,L) ClockInsts: WC_VIEW: 0.175805, 0.681107, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.175805, 0.681107, 0.00135647
*info: 8 clock nets excluded
*info: 2 special nets excluded.
*info: 22 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.078 TNS Slack -8.906 Density 94.05
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.223| 0.000|
|reg2reg   |-0.078|-8.906|
|HEPG      |-0.078|-8.906|
|All Paths |-0.078|-8.906|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.078|   -0.078|  -8.906|   -8.906|   94.05%|   0:00:00.0| 2382.0M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.078|   -0.078|  -8.818|   -8.818|   94.09%|   0:00:14.0| 2430.7M|   WC_VIEW|  reg2reg| sa02_reg_3_/D        |
|  -0.078|   -0.078|  -8.846|   -8.846|   94.11%|   0:00:01.0| 2430.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__17_/D    |
|  -0.078|   -0.078|  -8.846|   -8.846|   94.11%|   0:00:00.0| 2430.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__17_/D    |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.078|   -0.078|  -8.846|   -8.846|   94.11%|   0:00:01.0| 2433.8M|   WC_VIEW|  reg2reg| u0/w_reg_3__17_/D    |
|  -0.078|   -0.078|  -8.836|   -8.836|   94.11%|   0:00:01.0| 2435.3M|   WC_VIEW|  reg2reg| u0/w_reg_3__15_/D    |
|  -0.078|   -0.078|  -8.832|   -8.832|   94.12%|   0:00:00.0| 2435.3M|   WC_VIEW|  reg2reg| u0/w_reg_3__22_/D    |
|  -0.078|   -0.078|  -8.827|   -8.827|   94.12%|   0:00:00.0| 2435.3M|   WC_VIEW|  reg2reg| u0/w_reg_3__22_/D    |
|  -0.078|   -0.078|  -8.827|   -8.827|   94.12%|   0:00:00.0| 2435.3M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:16.2 real=0:00:16.0 mem=2435.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:16.2 real=0:00:16.0 mem=2435.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.223| 0.000|
|reg2reg   |-0.078|-8.827|
|HEPG      |-0.078|-8.827|
|All Paths |-0.078|-8.827|
+----------+------+------+

Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 29 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.223| 0.000|
|reg2reg   |-0.078|-8.832|
|HEPG      |-0.078|-8.832|
|All Paths |-0.078|-8.832|
+----------+------+------+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |          8 | default  |
| M7 (z=7)  |         38 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:17.0 real=0:00:16.0 mem=2435.3M) ***
(I,S,L,T): WC_VIEW: 8.61605, 6.87601, 0.425389, 15.9174
(I,S,L) ClockInsts: WC_VIEW: 0.175804, 0.680832, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.175804, 0.680832, 0.00135647
*** TnsOpt #9 [finish] : cpu/real = 0:00:21.6/0:00:21.5 (1.0), totSession cpu/real = 1:29:21.0/1:29:46.6 (1.0), mem = 2324.2M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (1:29:21 mem=2324.2M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 17213 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2326.6MB
Summary Report:
Instances move: 0 (out of 17207 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2326.6MB
*** Finished refinePlace (1:29:22 mem=2326.6M) ***
End: GigaOpt Optimization in TNS mode
**INFO: flowCheckPoint #3 OptimizationPower
**optDesign ... cpu = 0:01:47, real = 0:01:47, mem = 1903.2M, totSessionCpu=1:29:22 **
** Profile ** Start :  cpu=0:00:00.0, mem=2322.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=2322.6M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2332.6M
** Profile ** DRVs :  cpu=0:00:00.3, mem=2368.7M

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.078  | -0.078  |  0.223  |
|           TNS (ns):| -8.832  | -8.832  |  0.000  |
|    Violating Paths:|   156   |   156   |    0    |
|          All Paths:|   985   |   405   |   887   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.119%
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2368.7M
Info: 8 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1903.28MB/3801.81MB/1937.41MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1903.28MB/3801.81MB/1937.41MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1903.28MB/3801.81MB/1937.41MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Apr-24 20:18:21 (2025-Apr-25 03:18:21 GMT)
2025-Apr-24 20:18:21 (2025-Apr-25 03:18:21 GMT): 10%
2025-Apr-24 20:18:21 (2025-Apr-25 03:18:21 GMT): 20%
2025-Apr-24 20:18:21 (2025-Apr-25 03:18:21 GMT): 30%
2025-Apr-24 20:18:21 (2025-Apr-25 03:18:21 GMT): 40%
2025-Apr-24 20:18:21 (2025-Apr-25 03:18:21 GMT): 50%
2025-Apr-24 20:18:21 (2025-Apr-25 03:18:21 GMT): 60%
2025-Apr-24 20:18:21 (2025-Apr-25 03:18:21 GMT): 70%
2025-Apr-24 20:18:21 (2025-Apr-25 03:18:21 GMT): 80%
2025-Apr-24 20:18:21 (2025-Apr-25 03:18:21 GMT): 90%

Finished Levelizing
2025-Apr-24 20:18:21 (2025-Apr-25 03:18:21 GMT)

Starting Activity Propagation
2025-Apr-24 20:18:21 (2025-Apr-25 03:18:21 GMT)
2025-Apr-24 20:18:21 (2025-Apr-25 03:18:21 GMT): 10%
2025-Apr-24 20:18:21 (2025-Apr-25 03:18:21 GMT): 20%
2025-Apr-24 20:18:21 (2025-Apr-25 03:18:21 GMT): 30%

Finished Activity Propagation
2025-Apr-24 20:18:22 (2025-Apr-25 03:18:22 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1903.57MB/3801.81MB/1937.41MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Apr-24 20:18:22 (2025-Apr-25 03:18:22 GMT)
 ... Calculating switching power
2025-Apr-24 20:18:22 (2025-Apr-25 03:18:22 GMT): 10%
2025-Apr-24 20:18:22 (2025-Apr-25 03:18:22 GMT): 20%
2025-Apr-24 20:18:22 (2025-Apr-25 03:18:22 GMT): 30%
2025-Apr-24 20:18:22 (2025-Apr-25 03:18:22 GMT): 40%
2025-Apr-24 20:18:22 (2025-Apr-25 03:18:22 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-24 20:18:22 (2025-Apr-25 03:18:22 GMT): 60%
2025-Apr-24 20:18:22 (2025-Apr-25 03:18:22 GMT): 70%
2025-Apr-24 20:18:22 (2025-Apr-25 03:18:22 GMT): 80%
2025-Apr-24 20:18:23 (2025-Apr-25 03:18:23 GMT): 90%

Finished Calculating power
2025-Apr-24 20:18:23 (2025-Apr-25 03:18:23 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1903.70MB/3801.81MB/1937.41MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1903.70MB/3801.81MB/1937.41MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1903.70MB/3801.81MB/1937.41MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1903.70MB/3801.81MB/1937.41MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Apr-24 20:18:23 (2025-Apr-25 03:18:23 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top_0_obf
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.58449330 	   51.4953%
Total Switching Power:       7.55730760 	   45.3336%
Total Leakage Power:         0.52863444 	    3.1711%
Total Power:                16.67043534
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.977      0.8014     0.03819       4.817       28.89
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   4.559e-06
Combinational                      4.432       6.075      0.4891          11       65.96
Clock (Combinational)             0.1757      0.6808    0.001356      0.8578       5.146
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              8.584       7.557      0.5286       16.67         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      8.584       7.557      0.5286       16.67         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1757      0.6808    0.001356      0.8578       5.146
-----------------------------------------------------------------------------------------
Total                             0.1757      0.6808    0.001356      0.8578       5.146
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001180 usec 
Clock Toggle Rate:  1694.9152 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00002 (CKBD16):           0.1472
*              Highest Leakage Power:                 us13/U421 (ND3D8):        0.0002923
*                Total Cap:      1.19824e-10 F
*                Total instances in design: 17213
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1910.14MB/3801.81MB/1937.41MB)

OptDebug: Start of Power Reclaim:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.223| 0.000|
|reg2reg   |-0.078|-8.832|
|HEPG      |-0.078|-8.832|
|All Paths |-0.078|-8.832|
+----------+------+------+

Begin: Core Power Optimization
*** PowerOpt #5 [begin] : totSession cpu/real = 1:29:25.8/1:29:51.3 (1.0), mem = 2387.8M
(I,S,L,T): WC_VIEW: 8.61612, 6.87648, 0.425389, 15.918
(I,S,L) ClockInsts: WC_VIEW: 0.175804, 0.680832, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.175804, 0.680832, 0.00135647
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.078  TNS Slack -8.832 Density 94.12
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   94.12%|        -|  -0.078|  -8.832|   0:00:00.0| 2426.0M|
|   94.04%|       59|  -0.078|  -8.804|   0:00:05.0| 2426.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.078  TNS Slack -8.804 Density 94.04
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |          8 | default  |
| M7 (z=7)  |         38 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:08.1) (real = 0:00:09.0) **
(I,S,L,T): WC_VIEW: 8.60776, 6.86923, 0.424688, 15.9017
(I,S,L) ClockInsts: WC_VIEW: 0.175804, 0.680832, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.175804, 0.680832, 0.00135647
*** PowerOpt #5 [finish] : cpu/real = 0:00:08.4/0:00:08.4 (1.0), totSession cpu/real = 1:29:34.2/1:29:59.7 (1.0), mem = 2407.0M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (1:29:34 mem=2407.0M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 17213 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2409.3MB
Summary Report:
Instances move: 0 (out of 17207 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2409.3MB
*** Finished refinePlace (1:29:35 mem=2409.3M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:02:00, real = 0:02:00, mem = 1914.4M, totSessionCpu=1:29:35 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:00, real=0:00:00, mem=2407.41M, totSessionCpu=1:29:36).
**optDesign ... cpu = 0:02:01, real = 0:02:00, mem = 1914.5M, totSessionCpu=1:29:36 **

Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1914.50MB/3840.49MB/1937.41MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1914.50MB/3840.49MB/1937.41MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1914.50MB/3840.49MB/1937.41MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Apr-24 20:18:34 (2025-Apr-25 03:18:34 GMT)
2025-Apr-24 20:18:34 (2025-Apr-25 03:18:34 GMT): 10%
2025-Apr-24 20:18:34 (2025-Apr-25 03:18:34 GMT): 20%
2025-Apr-24 20:18:34 (2025-Apr-25 03:18:34 GMT): 30%
2025-Apr-24 20:18:34 (2025-Apr-25 03:18:34 GMT): 40%
2025-Apr-24 20:18:34 (2025-Apr-25 03:18:34 GMT): 50%
2025-Apr-24 20:18:34 (2025-Apr-25 03:18:34 GMT): 60%
2025-Apr-24 20:18:34 (2025-Apr-25 03:18:34 GMT): 70%
2025-Apr-24 20:18:34 (2025-Apr-25 03:18:34 GMT): 80%
2025-Apr-24 20:18:34 (2025-Apr-25 03:18:34 GMT): 90%

Finished Levelizing
2025-Apr-24 20:18:34 (2025-Apr-25 03:18:34 GMT)

Starting Activity Propagation
2025-Apr-24 20:18:34 (2025-Apr-25 03:18:34 GMT)
2025-Apr-24 20:18:34 (2025-Apr-25 03:18:34 GMT): 10%
2025-Apr-24 20:18:34 (2025-Apr-25 03:18:34 GMT): 20%
2025-Apr-24 20:18:34 (2025-Apr-25 03:18:34 GMT): 30%

Finished Activity Propagation
2025-Apr-24 20:18:35 (2025-Apr-25 03:18:35 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1914.75MB/3840.49MB/1937.41MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Apr-24 20:18:35 (2025-Apr-25 03:18:35 GMT)
 ... Calculating switching power
2025-Apr-24 20:18:35 (2025-Apr-25 03:18:35 GMT): 10%
2025-Apr-24 20:18:35 (2025-Apr-25 03:18:35 GMT): 20%
2025-Apr-24 20:18:35 (2025-Apr-25 03:18:35 GMT): 30%
2025-Apr-24 20:18:35 (2025-Apr-25 03:18:35 GMT): 40%
2025-Apr-24 20:18:35 (2025-Apr-25 03:18:35 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-24 20:18:35 (2025-Apr-25 03:18:35 GMT): 60%
2025-Apr-24 20:18:35 (2025-Apr-25 03:18:35 GMT): 70%
2025-Apr-24 20:18:35 (2025-Apr-25 03:18:35 GMT): 80%
2025-Apr-24 20:18:36 (2025-Apr-25 03:18:36 GMT): 90%

Finished Calculating power
2025-Apr-24 20:18:36 (2025-Apr-25 03:18:36 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1914.79MB/3840.49MB/1937.41MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1914.79MB/3840.49MB/1937.41MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1914.79MB/3840.49MB/1937.41MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1914.79MB/3840.49MB/1937.41MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Apr-24 20:18:36 (2025-Apr-25 03:18:36 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top_0_obf
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.57659483 	   51.4974%
Total Switching Power:       7.55006295 	   45.3336%
Total Leakage Power:         0.52777973 	    3.1690%
Total Power:                16.65443750
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.977      0.8011     0.03819       4.816       28.92
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   4.563e-06
Combinational                      4.424       6.068      0.4882       10.98       65.93
Clock (Combinational)             0.1757      0.6808    0.001356      0.8578       5.151
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              8.577        7.55      0.5278       16.65         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      8.577        7.55      0.5278       16.65         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1757      0.6808    0.001356      0.8578       5.151
-----------------------------------------------------------------------------------------
Total                             0.1757      0.6808    0.001356      0.8578       5.151
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001180 usec 
Clock Toggle Rate:  1694.9152 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00002 (CKBD16):           0.1472
*              Highest Leakage Power:                 us13/U421 (ND3D8):        0.0002923
*                Total Cap:      1.19718e-10 F
*                Total instances in design: 17213
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1920.71MB/3843.99MB/1937.41MB)

OptDebug: End of Power Reclaim:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.223| 0.000|
|reg2reg   |-0.078|-8.804|
|HEPG      |-0.078|-8.804|
|All Paths |-0.078|-8.804|
+----------+------+------+

End: Power Optimization (cpu=0:00:13, real=0:00:13, mem=2322.83M, totSessionCpu=1:29:38).
**optDesign ... cpu = 0:02:04, real = 0:02:03, mem = 1904.7M, totSessionCpu=1:29:38 **
**INFO: flowCheckPoint #4 OptimizationHold
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 388, Num usable cells 481
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 388, Num usable cells 481
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:29:40 mem=2361.0M ***
*** BuildHoldData #3 [begin] : totSession cpu/real = 1:29:40.0/1:30:05.5 (1.0), mem = 2361.0M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2363.79)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 17675
AAE_INFO-618: Total number of nets in the design is 17662,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2344.12 CPU=0:00:04.4 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2344.12 CPU=0:00:04.9 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2344.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 2344.1M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2290.51)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 17675. 
Total number of fetched objects 17675
AAE_INFO-618: Total number of nets in the design is 17662,  2.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2318.92 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2318.92 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=1:29:50 mem=2318.9M)
Done building cte hold timing graph (fixHold) cpu=0:00:09.6 real=0:00:09.0 totSessionCpu=1:29:50 mem=2318.9M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2318.9M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2318.9M
Done building hold timer [14583 node(s), 16567 edge(s), 1 view(s)] (fixHold) cpu=0:00:10.7 real=0:00:10.0 totSessionCpu=1:29:51 mem=2334.2M ***
Restoring timing graph ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:11.6 real=0:00:11.0 totSessionCpu=1:29:52 mem=2383.8M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2383.8M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2383.8M
Setting latch borrow mode to budget during optimization.
             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Starting Levelizing
2025-Apr-24 20:18:50 (2025-Apr-25 03:18:50 GMT)
2025-Apr-24 20:18:50 (2025-Apr-25 03:18:50 GMT): 10%
2025-Apr-24 20:18:50 (2025-Apr-25 03:18:50 GMT): 20%
2025-Apr-24 20:18:50 (2025-Apr-25 03:18:50 GMT): 30%
2025-Apr-24 20:18:50 (2025-Apr-25 03:18:50 GMT): 40%
2025-Apr-24 20:18:50 (2025-Apr-25 03:18:50 GMT): 50%
2025-Apr-24 20:18:50 (2025-Apr-25 03:18:50 GMT): 60%
2025-Apr-24 20:18:50 (2025-Apr-25 03:18:50 GMT): 70%
2025-Apr-24 20:18:50 (2025-Apr-25 03:18:50 GMT): 80%
2025-Apr-24 20:18:50 (2025-Apr-25 03:18:50 GMT): 90%

Finished Levelizing
2025-Apr-24 20:18:50 (2025-Apr-25 03:18:50 GMT)

Starting Activity Propagation
2025-Apr-24 20:18:50 (2025-Apr-25 03:18:50 GMT)
2025-Apr-24 20:18:50 (2025-Apr-25 03:18:50 GMT): 10%
2025-Apr-24 20:18:50 (2025-Apr-25 03:18:50 GMT): 20%
2025-Apr-24 20:18:50 (2025-Apr-25 03:18:50 GMT): 30%

Finished Activity Propagation
2025-Apr-24 20:18:51 (2025-Apr-25 03:18:51 GMT)

*Info: minBufDelay = 55.1 ps, libStdDelay = 27.9 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=2399.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=2399.8M
** Profile ** DRVs :  cpu=0:00:00.3, mem=2438.0M

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.078  | -0.078  |  0.223  |
|           TNS (ns):| -8.804  | -8.804  |  0.000  |
|    Violating Paths:|   156   |   156   |    0    |
|          All Paths:|   985   |   405   |   887   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.039  |  0.064  | -0.039  |
|           TNS (ns):| -0.788  |  0.000  | -0.788  |
|    Violating Paths:|   94    |    0    |   94    |
|          All Paths:|   533   |   405   |   393   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.042%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:02:20, real = 0:02:19, mem = 1963.6M, totSessionCpu=1:29:55 **
*** BuildHoldData #3 [finish] : cpu/real = 0:00:14.5/0:00:14.6 (1.0), totSession cpu/real = 1:29:54.6/1:30:20.1 (1.0), mem = 2372.0M
*** HoldOpt #2 [begin] : totSession cpu/real = 1:29:54.6/1:30:20.1 (1.0), mem = 2372.0M
(I,S,L,T): WC_VIEW: 8.60776, 6.86923, 0.424688, 15.9017
(I,S,L) ClockInsts: WC_VIEW: 0.175804, 0.680832, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.175804, 0.680832, 0.00135647
*info: Run optDesign holdfix with 1 thread.
Info: 8 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:16.6 real=0:00:16.0 totSessionCpu=1:29:57 mem=2438.2M density=94.042% ***
** Profile ** Start :  cpu=0:00:00.0, mem=2438.2M
** Profile ** Other data :  cpu=0:00:00.0, mem=2438.2M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2448.2M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0391
      TNS :      -0.7879
      #VP :           93
  Density :      94.042%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:17.2 real=0:00:17.0 totSessionCpu=1:29:57 mem=2448.2M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0391
      TNS :      -0.7879
      #VP :           93
  Density :      94.042%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:00:17.3 real=0:00:17.0 totSessionCpu=1:29:57 mem=2448.2M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0391
      TNS :      -0.7879
      #VP :           93
  Density :      94.042%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:17.3 real=0:00:17.0 totSessionCpu=1:29:57 mem=2448.2M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst FE_PHC2697_n7719 (CKBD0) (r=144000)

    Added inst FE_PHC2698_n3927 (CKBD0) (r=144000)

    Added inst FE_PHC2699_n7680 (CKBD0) (r=144000)

    Added inst FE_PHC2700_n3377 (CKBD0) (r=144000)

    Added inst FE_PHC2701_n3652 (CKBD0) (r=144000)

    Added inst FE_PHC2702_n6499 (CKBD0) (r=144000)

    Added inst FE_PHC2703_n7820 (CKBD0) (r=144000)

    Added inst FE_PHC2704_n4614 (BUFFD1) (r=144000)

    Added inst FE_PHC2705_n6560 (CKBD0) (r=144000)

    Added inst FE_PHC2706_n6694 (CKBD0) (r=144000)

    Added inst FE_PHC2707_n7752 (CKBD0) (r=144000)

    Added inst FE_PHC2708_n7776 (CKBD0) (r=144000)

    Added inst FE_PHC2709_n4191 (CKBD0) (r=144000)

    Added inst FE_PHC2710_n4615 (CKBD0) (r=144000)

    Added inst FE_PHC2711_n6527 (CKBD0) (r=144000)

    Added inst FE_PHC2712_n7899 (CKBD0) (r=144000)

    Added inst FE_PHC2713_FE_RN_470_0 (CKBD0) (r=144000)

    Added inst FE_PHC2714_n7735 (CKBD0) (r=144000)

    Added inst FE_PHC2715_n7893 (CKBD0) (r=144000)

    Added inst FE_PHC2716_n7778 (CKBD0) (r=144000)

    Added inst FE_PHC2717_n4506 (CKBD0) (r=144000)

    Added inst FE_PHC2718_FE_RN_519_0 (CKBD0) (r=144000)

    Added inst FE_PHC2719_n7889 (CKBD0) (r=144000)

    Added inst FE_PHC2720_n7800 (CKBD0) (r=144000)

    Added inst FE_PHC2721_n7770 (CKBD0) (r=144000)

    Added inst FE_PHC2722_n7833 (CKBD0) (r=144000)

    Added inst FE_PHC2723_n7772 (CKBD0) (r=144000)

    Added inst FE_PHC2724_n7744 (CKBD0) (r=144000)

    Added inst FE_PHC2725_n7774 (CKBD0) (r=144000)

    Added inst FE_PHC2726_n4693 (CKBD4) (r=144000)

    Added inst FE_PHC2727_n5107 (CKBD0) (r=144000)

    Added inst FE_PHC2728_n7723 (CKBD0) (r=144000)

    Added inst FE_PHC2729_n5132 (CKBD0) (r=144000)

    Added inst FE_PHC2730_n7759 (CKBD0) (r=144000)

    Added inst FE_PHC2731_n7830 (CKBD0) (r=144000)

    Added inst FE_PHC2732_n7730 (CKBD0) (r=144000)

    Added inst FE_PHC2733_n7749 (CKBD0) (r=144000)

    Added inst FE_PHC2734_n7806 (CKBD0) (r=144000)

    Added inst FE_PHC2735_n7768 (CKBD0) (r=144000)

    Added inst FE_PHC2736_n7747 (CKBD0) (r=144000)

    Added inst FE_PHC2737_n7780 (CKBD0) (r=144000)

    Added inst FE_PHC2738_n7715 (CKBD0) (r=144000)

    Added inst FE_PHC2739_n7812 (CKBD0) (r=144000)

    Added inst FE_PHC2740_n7732 (CKBD1) (r=144000)

    Added inst FE_PHC2741_n6532 (CKBD0) (r=144000)

    Added inst FE_PHC2742_n7785 (CKBD0) (r=144000)

    Added inst FE_PHC2743_n7891 (CKBD0) (r=144000)

    Added inst FE_PHC2744_n7810 (CKBD0) (r=144000)

    Added inst FE_PHC2745_n7713 (CKBD0) (r=144000)

    Added inst FE_PHC2746_N108 (BUFFD1) (r=144000)

    Added inst FE_PHC2747_n7837 (CKBD0) (r=144000)

    Added inst FE_PHC2748_N109 (CKBD1) (r=144000)

    Added inst FE_PHC2749_N31094 (CKBD1) (r=144000)

    Added inst FE_PHC2750_n6566 (CKBD0) (r=144000)

    Added inst FE_PHC2751_N31087 (BUFFD1) (r=144000)

    Added inst FE_PHC2752_n4803 (CKBD0) (r=144000)

    Added inst FE_PHC2753_n7504 (CKBD0) (r=144000)

    Added inst FE_PHC2754_N31093 (CKBD1) (r=144000)

    Added inst FE_PHC2755_N31092 (CKBD1) (r=144000)
    Committed inst U8219, resized cell INVD0 -> cell CKND0
    Committed inst FE_RC_425_0, resized cell CKAN2D1 -> cell CKAN2D0
    Committed inst FE_RC_874_0, resized cell CKAN2D1 -> cell CKAN2D0
    Committed inst U7033, resized cell INVD0 -> cell CKND0
    Committed inst FE_PHC2559_n7852, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC2561_N110, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_PHC2569_n6551, resized cell CKBD1 -> cell BUFFD0
    Committed inst U5327, resized cell CKND2D0 -> cell ND2D0
    Committed inst U5876, resized cell NR2D1 -> cell NR2XD0
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0391
      TNS :      -0.3356
      #VP :           20
      TNS+:       0.4523/68 improved (0.0067 per commit, 57.406%)
  Density :      94.205%
------------------------------------------------------------------------------------------
 59 buffer added (phase total 59, total 59)
 9 inst resized (phase total 9, total 9)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.0 real=0:00:01.0
 accumulated cpu=0:00:18.3 real=0:00:18.0 totSessionCpu=1:29:58 mem=2471.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 83.95 %
    there are 68 full evals passed out of 81 
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...

    Added inst FE_PHC2756_n7695 (CKBD0) (r=144000)
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0391
      TNS :      -0.3329
      #VP :           18
      TNS+:       0.0027/1 improved (0.0027 per commit, 0.805%)
  Density :      94.208%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 60, total 60)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:00:18.4 real=0:00:18.0 totSessionCpu=1:29:58 mem=2471.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 1 Step 2 Iter 3 ...

    Added inst FE_PHC2757_n7690 (CKBD0) (r=144000)
===========================================================================================
  Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0391
      TNS :      -0.3291
      #VP :           17
      TNS+:       0.0038/1 improved (0.0038 per commit, 1.141%)
  Density :      94.210%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 61, total 61)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:18.4 real=0:00:18.0 totSessionCpu=1:29:58 mem=2471.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 1 Step 2 Iter 4 ...
===========================================================================================
  Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0391
      TNS :      -0.3291
      #VP :           17
  Density :      94.210%
------------------------------------------------------------------------------------------
 0 buffer added (phase total 61, total 61)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:18.5 real=0:00:18.0 totSessionCpu=1:29:59 mem=2471.8M
===========================================================================================


*info:    Total 61 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 9 instances resized for Phase I
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)
** Profile ** Start :  cpu=0:00:00.0, mem=2471.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=2471.8M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2471.8M

Phase II ......
Executing transform: AddBuffer
===========================================================================================
  Phase 2 : Step 1 Iter 0 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0391
      TNS :      -0.3291
      #VP :           17
  Density :      94.210%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:18.7 real=0:00:18.0 totSessionCpu=1:29:59 mem=2471.8M
===========================================================================================

Starting Phase 2 Step 1 Iter 1 ...

    Added inst FE_PHC2758_n4637 (CKBD0) (r=144000)

    Added inst FE_PHC2759_n7257 (CKBD1) (r=144000)

    Added inst FE_PHC2760_n4866 (CKBD1) (r=144000)
===========================================================================================
  Phase 2 : Step 1 Iter 1 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0391
      TNS :      -0.2957
      #VP :           14
      TNS+:       0.0334/3 improved (0.0111 per commit, 10.149%)
  Density :      94.218%
------------------------------------------------------------------------------------------
 3 buffer added (phase total 3, total 64)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.2 real=0:00:01.0
 accumulated cpu=0:00:18.9 real=0:00:19.0 totSessionCpu=1:29:59 mem=2471.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 80.00 %
    there are 4 full evals passed out of 5 
===========================================================================================

Starting Phase 2 Step 1 Iter 2 ...
===========================================================================================
  Phase 2 : Step 1 Iter 2 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0391
      TNS :      -0.2957
      #VP :           14
  Density :      94.218%
------------------------------------------------------------------------------------------
 0 buffer added (phase total 3, total 64)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:18.9 real=0:00:19.0 totSessionCpu=1:29:59 mem=2471.8M
===========================================================================================


*info:    Total 3 cells added for Phase II
*info:        in which 0 is ripple commits (0.000%)
** Profile ** Start :  cpu=0:00:00.0, mem=2471.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=2471.8M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2471.8M

Phase III ......
Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 3 : Step 1 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0391
      TNS :      -0.2957
      #VP :           14
  Density :      94.218%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:19.1 real=0:00:19.0 totSessionCpu=1:29:59 mem=2471.8M
===========================================================================================

Starting Phase 3 Step 1 Iter 1 ...
===========================================================================================
  Phase 3 : Step 1 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0391
      TNS :      -0.2957
      #VP :           14
  Density :      94.218%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.2 real=0:00:00.0
 accumulated cpu=0:00:19.4 real=0:00:19.0 totSessionCpu=1:29:59 mem=2471.8M
===========================================================================================

** Profile ** Start :  cpu=0:00:00.0, mem=2471.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=2471.8M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2471.8M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 43 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     9 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
*info:    34 net(s): Could not be fixed because of setup WNS degradation on specific instance.

Resizing failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because of no legal loc.
*info:    28 net(s): Could not be fixed because of setup WNS degradation on specific instance.
*info:     3 net(s): Could not be fixed because of hold slack degradation.
*info:     1 net(s): Could not be fixed because of no valid cell for resizing.

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:00:19.6 real=0:00:19.0 totSessionCpu=1:30:00 mem=2471.8M density=94.218% ***

*info:
*info: Added a total of 64 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            3 cells of type 'BUFFD1' used
*info:           53 cells of type 'CKBD0' used
*info:            7 cells of type 'CKBD1' used
*info:            1 cell  of type 'CKBD4' used
*info:
*info: Total 9 instances resized
*info:       in which 0 FF resizing
*info:

*summary:      9 instances changed cell type
*	:      1 instance  changed cell type from 'BUFFD1' to 'CKBD0'
*	:      2 instances changed cell type from 'CKAN2D1' to 'CKAN2D0'
*	:      1 instance  changed cell type from 'CKBD1' to 'BUFFD0'
*	:      1 instance  changed cell type from 'CKBD1' to 'CKBD0'
*	:      1 instance  changed cell type from 'CKND2D0' to 'ND2D0'
*	:      2 instances changed cell type from 'INVD0' to 'CKND0'
*	:      1 instance  changed cell type from 'NR2D1' to 'NR2XD0'
*** Finish Post Route Hold Fixing (cpu=0:00:19.6 real=0:00:19.0 totSessionCpu=1:30:00 mem=2471.8M density=94.218%) ***
(I,S,L,T): WC_VIEW: 8.62209, 6.89487, 0.425305, 15.9423
(I,S,L) ClockInsts: WC_VIEW: 0.175804, 0.680832, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.175804, 0.680832, 0.00135647
**INFO: total 73 insts, 0 nets marked don't touch
**INFO: total 73 insts, 0 nets marked don't touch DB property
**INFO: total 73 insts, 0 nets unmarked don't touch

*** HoldOpt #2 [finish] : cpu/real = 0:00:05.3/0:00:05.3 (1.0), totSession cpu/real = 1:29:59.8/1:30:25.4 (1.0), mem = 2320.8M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (1:30:00 mem=2320.8M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 17277 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2321.1MB
Summary Report:
Instances move: 0 (out of 17271 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2321.1MB
*** Finished refinePlace (1:30:01 mem=2321.1M) ***
**INFO: flowCheckPoint #5 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:02:26, real = 0:02:26, mem = 1900.1M, totSessionCpu=1:30:01 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=2320.29M, totSessionCpu=1:30:03).
**optDesign ... cpu = 0:02:28, real = 0:02:27, mem = 1906.4M, totSessionCpu=1:30:03 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : -0.078 ns

Start Layer Assignment ...
WNS(-0.078ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 2 cadidates out of 17726.
Total Assign Layers on 0 Nets (cpu 0:00:00.1).
GigaOpt: setting up router preferences
        design wns: -0.0782
        slack threshold: 1.3918
GigaOpt: 3 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 513 (2.9%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.078 ns

Start Layer Assignment ...
WNS(-0.078ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 2 cadidates out of 17726.
Total Assign Layers on 0 Nets (cpu 0:00:00.3).
GigaOpt: setting up router preferences
        design wns: -0.0782
        slack threshold: 1.3918
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 513 (2.9%)
** Profile ** Start :  cpu=0:00:00.0, mem=2416.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=2416.6M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2416.6M
** Profile ** DRVs :  cpu=0:00:00.3, mem=2416.6M

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.078  | -0.078  |  0.223  |
|           TNS (ns):| -8.808  | -8.808  |  0.000  |
|    Violating Paths:|   156   |   156   |    0    |
|          All Paths:|   985   |   405   |   887   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.218%
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2416.6M
**optDesign ... cpu = 0:02:30, real = 0:02:29, mem = 1844.5M, totSessionCpu=1:30:05 **
**INFO: flowCheckPoint #6 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 364
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 364
*** EcoRoute #1 [begin] : totSession cpu/real = 1:30:04.6/1:30:30.2 (1.0), mem = 2266.6M

globalDetailRoute

#Start globalDetailRoute on Thu Apr 24 20:19:02 2025
#
#num needed restored net=0
#need_extraction net=0 (total=17726)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 450 (skipped).
#Total number of routable nets = 17276.
#Total number of nets in the design = 17726.
#1136 routable nets do not have any wires.
#16140 routable nets have routed wires.
#1136 nets will be global routed.
#10 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#31 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Thu Apr 24 20:19:03 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 17724 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1818.10 (MB), peak = 2009.50 (MB)
#Processed 915/0 dirty instances, 826/19 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(662 insts marked dirty, reset pre-exisiting dirty flag on 689 insts, 0 nets marked need extraction)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1821.66 (MB), peak = 2009.50 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Apr 24 20:19:05 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 7.52 (MB)
#Total memory = 1821.67 (MB)
#Peak memory = 2009.50 (MB)
#
#
#Start global routing on Thu Apr 24 20:19:05 2025
#
#
#Start global routing initialization on Thu Apr 24 20:19:05 2025
#
#Number of eco nets is 1088
#
#Start global routing data preparation on Thu Apr 24 20:19:05 2025
#
#Start routing resource analysis on Thu Apr 24 20:19:05 2025
#
#Routing resource analysis is done on Thu Apr 24 20:19:06 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         361         989        8190    69.85%
#  M2             V         567         793        8190     0.00%
#  M3             H         797         553        8190     0.00%
#  M4             V         959         401        8190     0.00%
#  M5             H        1202         148        8190     0.00%
#  M6             V        1319          41        8190     0.00%
#  M7             H         332           6        8190     0.00%
#  M8             V         332           8        8190     0.00%
#  --------------------------------------------------------------
#  Total                   5870      27.50%       65520     8.73%
#
#  11 nets (0.06%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Apr 24 20:19:06 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1822.59 (MB), peak = 2009.50 (MB)
#
#
#Global routing initialization is done on Thu Apr 24 20:19:06 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1822.59 (MB), peak = 2009.50 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1822.71 (MB), peak = 2009.50 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1822.71 (MB), peak = 2009.50 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 450 (skipped).
#Total number of routable nets = 17276.
#Total number of nets in the design = 17726.
#
#17276 routable nets have routed wires.
#10 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#31 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                  4            6                 6            1126  
#-------------------------------------------------------------------------------
#        Total                  4            6                 6            1126  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 11           30                30           17235  
#-------------------------------------------------------------------------------
#        Total                 11           30                30           17235  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2           43(0.53%)      4(0.05%)      2(0.02%)   (0.60%)
#  M3            1(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#  M4            1(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     45(0.07%)      4(0.01%)      2(0.00%)   (0.08%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.08% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 260243 um.
#Total half perimeter of net bounding box = 246356 um.
#Total wire length on LAYER M1 = 1585 um.
#Total wire length on LAYER M2 = 70517 um.
#Total wire length on LAYER M3 = 83771 um.
#Total wire length on LAYER M4 = 63528 um.
#Total wire length on LAYER M5 = 30912 um.
#Total wire length on LAYER M6 = 6489 um.
#Total wire length on LAYER M7 = 1242 um.
#Total wire length on LAYER M8 = 2199 um.
#Total number of vias = 109198
#Total number of multi-cut vias = 73547 ( 67.4%)
#Total number of single cut vias = 35651 ( 32.6%)
#Up-Via Summary (total 109198):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             33091 ( 62.9%)     19509 ( 37.1%)      52600
# M2              2096 (  5.4%)     36682 ( 94.6%)      38778
# M3               423 (  3.4%)     12172 ( 96.6%)      12595
# M4                25 (  0.6%)      4144 ( 99.4%)       4169
# M5                 4 (  0.5%)       829 ( 99.5%)        833
# M6                 4 (  3.1%)       124 ( 96.9%)        128
# M7                 8 (  8.4%)        87 ( 91.6%)         95
#-----------------------------------------------------------
#                35651 ( 32.6%)     73547 ( 67.4%)     109198 
#
#Total number of involved priority nets 3
#Maximum src to sink distance for priority net 108.9
#Average of max src_to_sink distance for priority net 99.7
#Average of ave src_to_sink distance for priority net 57.1
#Max overcon = 3 tracks.
#Total overcon = 0.08%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 1.04 (MB)
#Total memory = 1822.71 (MB)
#Peak memory = 2009.50 (MB)
#
#Finished global routing on Thu Apr 24 20:19:07 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1821.79 (MB), peak = 2009.50 (MB)
#Start Track Assignment.
#Done with 391 horizontal wires in 3 hboxes and 432 vertical wires in 3 hboxes.
#Done with 40 horizontal wires in 3 hboxes and 52 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 260261 um.
#Total half perimeter of net bounding box = 246356 um.
#Total wire length on LAYER M1 = 1585 um.
#Total wire length on LAYER M2 = 70560 um.
#Total wire length on LAYER M3 = 83751 um.
#Total wire length on LAYER M4 = 63524 um.
#Total wire length on LAYER M5 = 30912 um.
#Total wire length on LAYER M6 = 6489 um.
#Total wire length on LAYER M7 = 1243 um.
#Total wire length on LAYER M8 = 2198 um.
#Total number of vias = 109198
#Total number of multi-cut vias = 73547 ( 67.4%)
#Total number of single cut vias = 35651 ( 32.6%)
#Up-Via Summary (total 109198):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             33091 ( 62.9%)     19509 ( 37.1%)      52600
# M2              2096 (  5.4%)     36682 ( 94.6%)      38778
# M3               423 (  3.4%)     12172 ( 96.6%)      12595
# M4                25 (  0.6%)      4144 ( 99.4%)       4169
# M5                 4 (  0.5%)       829 ( 99.5%)        833
# M6                 4 (  3.1%)       124 ( 96.9%)        128
# M7                 8 (  8.4%)        87 ( 91.6%)         95
#-----------------------------------------------------------
#                35651 ( 32.6%)     73547 ( 67.4%)     109198 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1821.06 (MB), peak = 2009.50 (MB)
#
#number of short segments in preferred routing layers
#	M4        M7        M8        Total 
#	1         1         2         4         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 7.39 (MB)
#Total memory = 1821.46 (MB)
#Peak memory = 2009.50 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 8.9% of the total area was rechecked for DRC, and 74.7% required routing.
#   number of violations = 106
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            3        1        5        6        0       15
#	M2           13       12       59        0        6       90
#	M3            0        0        0        0        1        1
#	Totals       16       13       64        6        7      106
#662 out of 17277 instances (3.8%) need to be verified(marked ipoed), dirty area = 2.5%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 106
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            3        1        5        6        0       15
#	M2           13       12       59        0        6       90
#	M3            0        0        0        0        1        1
#	Totals       16       13       64        6        7      106
#cpu time = 00:00:36, elapsed time = 00:00:36, memory = 1824.43 (MB), peak = 2009.50 (MB)
#start 1st optimization iteration ...
#   number of violations = 10
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   Totals
#	M1            3        1        3        0        7
#	M2            0        0        0        1        1
#	M3            0        0        2        0        2
#	Totals        3        1        5        1       10
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1821.71 (MB), peak = 2009.50 (MB)
#start 2nd optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            3        3        6
#	Totals        3        3        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1822.88 (MB), peak = 2009.50 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1822.71 (MB), peak = 2009.50 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 260552 um.
#Total half perimeter of net bounding box = 246356 um.
#Total wire length on LAYER M1 = 1539 um.
#Total wire length on LAYER M2 = 69986 um.
#Total wire length on LAYER M3 = 83991 um.
#Total wire length on LAYER M4 = 64071 um.
#Total wire length on LAYER M5 = 31024 um.
#Total wire length on LAYER M6 = 6525 um.
#Total wire length on LAYER M7 = 1223 um.
#Total wire length on LAYER M8 = 2193 um.
#Total number of vias = 110495
#Total number of multi-cut vias = 71766 ( 64.9%)
#Total number of single cut vias = 38729 ( 35.1%)
#Up-Via Summary (total 110495):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             33841 ( 64.2%)     18891 ( 35.8%)      52732
# M2              3685 (  9.3%)     35785 ( 90.7%)      39470
# M3              1026 (  7.9%)     11966 ( 92.1%)      12992
# M4               145 (  3.4%)      4095 ( 96.6%)       4240
# M5                24 (  2.8%)       820 ( 97.2%)        844
# M6                 4 (  3.2%)       122 ( 96.8%)        126
# M7                 4 (  4.4%)        87 ( 95.6%)         91
#-----------------------------------------------------------
#                38729 ( 35.1%)     71766 ( 64.9%)     110495 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:45
#Elapsed time = 00:00:45
#Increased memory = 1.25 (MB)
#Total memory = 1822.71 (MB)
#Peak memory = 2009.50 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1822.95 (MB), peak = 2009.50 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 260552 um.
#Total half perimeter of net bounding box = 246356 um.
#Total wire length on LAYER M1 = 1539 um.
#Total wire length on LAYER M2 = 69986 um.
#Total wire length on LAYER M3 = 83991 um.
#Total wire length on LAYER M4 = 64071 um.
#Total wire length on LAYER M5 = 31024 um.
#Total wire length on LAYER M6 = 6525 um.
#Total wire length on LAYER M7 = 1223 um.
#Total wire length on LAYER M8 = 2193 um.
#Total number of vias = 110495
#Total number of multi-cut vias = 71766 ( 64.9%)
#Total number of single cut vias = 38729 ( 35.1%)
#Up-Via Summary (total 110495):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             33841 ( 64.2%)     18891 ( 35.8%)      52732
# M2              3685 (  9.3%)     35785 ( 90.7%)      39470
# M3              1026 (  7.9%)     11966 ( 92.1%)      12992
# M4               145 (  3.4%)      4095 ( 96.6%)       4240
# M5                24 (  2.8%)       820 ( 97.2%)        844
# M6                 4 (  3.2%)       122 ( 96.8%)        126
# M7                 4 (  4.4%)        87 ( 95.6%)         91
#-----------------------------------------------------------
#                38729 ( 35.1%)     71766 ( 64.9%)     110495 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 260552 um.
#Total half perimeter of net bounding box = 246356 um.
#Total wire length on LAYER M1 = 1539 um.
#Total wire length on LAYER M2 = 69986 um.
#Total wire length on LAYER M3 = 83991 um.
#Total wire length on LAYER M4 = 64071 um.
#Total wire length on LAYER M5 = 31024 um.
#Total wire length on LAYER M6 = 6525 um.
#Total wire length on LAYER M7 = 1223 um.
#Total wire length on LAYER M8 = 2193 um.
#Total number of vias = 110495
#Total number of multi-cut vias = 71766 ( 64.9%)
#Total number of single cut vias = 38729 ( 35.1%)
#Up-Via Summary (total 110495):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             33841 ( 64.2%)     18891 ( 35.8%)      52732
# M2              3685 (  9.3%)     35785 ( 90.7%)      39470
# M3              1026 (  7.9%)     11966 ( 92.1%)      12992
# M4               145 (  3.4%)      4095 ( 96.6%)       4240
# M5                24 (  2.8%)       820 ( 97.2%)        844
# M6                 4 (  3.2%)       122 ( 96.8%)        126
# M7                 4 (  4.4%)        87 ( 95.6%)         91
#-----------------------------------------------------------
#                38729 ( 35.1%)     71766 ( 64.9%)     110495 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Apr 24 20:19:57 2025
#
#
#Start Post Route Wire Spread.
#Done with 419 horizontal wires in 6 hboxes and 520 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 260807 um.
#Total half perimeter of net bounding box = 246356 um.
#Total wire length on LAYER M1 = 1540 um.
#Total wire length on LAYER M2 = 70011 um.
#Total wire length on LAYER M3 = 84071 um.
#Total wire length on LAYER M4 = 64197 um.
#Total wire length on LAYER M5 = 31045 um.
#Total wire length on LAYER M6 = 6527 um.
#Total wire length on LAYER M7 = 1223 um.
#Total wire length on LAYER M8 = 2193 um.
#Total number of vias = 110495
#Total number of multi-cut vias = 71766 ( 64.9%)
#Total number of single cut vias = 38729 ( 35.1%)
#Up-Via Summary (total 110495):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             33841 ( 64.2%)     18891 ( 35.8%)      52732
# M2              3685 (  9.3%)     35785 ( 90.7%)      39470
# M3              1026 (  7.9%)     11966 ( 92.1%)      12992
# M4               145 (  3.4%)      4095 ( 96.6%)       4240
# M5                24 (  2.8%)       820 ( 97.2%)        844
# M6                 4 (  3.2%)       122 ( 96.8%)        126
# M7                 4 (  4.4%)        87 ( 95.6%)         91
#-----------------------------------------------------------
#                38729 ( 35.1%)     71766 ( 64.9%)     110495 
#
#   number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1823.41 (MB), peak = 2009.50 (MB)
#CELL_VIEW aes_cipher_top_0_obf,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 260807 um.
#Total half perimeter of net bounding box = 246356 um.
#Total wire length on LAYER M1 = 1540 um.
#Total wire length on LAYER M2 = 70011 um.
#Total wire length on LAYER M3 = 84071 um.
#Total wire length on LAYER M4 = 64197 um.
#Total wire length on LAYER M5 = 31045 um.
#Total wire length on LAYER M6 = 6527 um.
#Total wire length on LAYER M7 = 1223 um.
#Total wire length on LAYER M8 = 2193 um.
#Total number of vias = 110495
#Total number of multi-cut vias = 71766 ( 64.9%)
#Total number of single cut vias = 38729 ( 35.1%)
#Up-Via Summary (total 110495):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             33841 ( 64.2%)     18891 ( 35.8%)      52732
# M2              3685 (  9.3%)     35785 ( 90.7%)      39470
# M3              1026 (  7.9%)     11966 ( 92.1%)      12992
# M4               145 (  3.4%)      4095 ( 96.6%)       4240
# M5                24 (  2.8%)       820 ( 97.2%)        844
# M6                 4 (  3.2%)       122 ( 96.8%)        126
# M7                 4 (  4.4%)        87 ( 95.6%)         91
#-----------------------------------------------------------
#                38729 ( 35.1%)     71766 ( 64.9%)     110495 
#
#detailRoute Statistics:
#Cpu time = 00:00:52
#Elapsed time = 00:00:52
#Increased memory = 1.95 (MB)
#Total memory = 1823.41 (MB)
#Peak memory = 2009.50 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:00
#Elapsed time = 00:01:00
#Increased memory = -79.86 (MB)
#Total memory = 1764.69 (MB)
#Peak memory = 2009.50 (MB)
#Number of warnings = 0
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Apr 24 20:20:03 2025
#
*** EcoRoute #1 [finish] : cpu/real = 0:01:00.3/0:01:00.2 (1.0), totSession cpu/real = 1:31:04.9/1:31:30.4 (1.0), mem = 2218.1M
**optDesign ... cpu = 0:03:30, real = 0:03:30, mem = 1764.2M, totSessionCpu=1:31:05 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'aes_cipher_top_0_obf' of instances=17277 and nets=17726 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aes_cipher_top_0_obf.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_5334_ieng6-ece-08.ucsd.edu_cs241asp25bu_g7U2vY/aes_cipher_top_0_obf_5334_NwZ1A2.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2218.1M)
Extracted 10.0009% (CPU Time= 0:00:01.2  MEM= 2282.0M)
Extracted 20.001% (CPU Time= 0:00:01.4  MEM= 2282.0M)
Extracted 30.0012% (CPU Time= 0:00:01.6  MEM= 2282.0M)
Extracted 40.0008% (CPU Time= 0:00:01.8  MEM= 2282.0M)
Extracted 50.001% (CPU Time= 0:00:02.0  MEM= 2282.0M)
Extracted 60.0012% (CPU Time= 0:00:02.1  MEM= 2282.0M)
Extracted 70.0007% (CPU Time= 0:00:02.5  MEM= 2282.0M)
Extracted 80.0009% (CPU Time= 0:00:02.7  MEM= 2286.0M)
Extracted 90.0011% (CPU Time= 0:00:03.0  MEM= 2286.0M)
Extracted 100% (CPU Time= 0:00:03.7  MEM= 2286.0M)
Number of Extracted Resistors     : 282790
Number of Extracted Ground Cap.   : 277674
Number of Extracted Coupling Cap. : 472960
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2254.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.2  Real Time: 0:00:05.0  MEM: 2254.719M)
**optDesign ... cpu = 0:03:35, real = 0:03:35, mem = 1768.6M, totSessionCpu=1:31:10 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2232.91)
*** Calculating scaling factor for WC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 17739
AAE_INFO-618: Total number of nets in the design is 17726,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2260.2 CPU=0:00:05.2 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2260.2 CPU=0:00:06.3 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2260.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2260.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2223.31)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 17739. 
Total number of fetched objects 17739
AAE_INFO-618: Total number of nets in the design is 17726,  20.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2266.07 CPU=0:00:02.9 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2266.07 CPU=0:00:03.0 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:12.5 real=0:00:12.0 totSessionCpu=1:31:23 mem=2266.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=2266.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=2266.1M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2266.1M
** Profile ** DRVs :  cpu=0:00:00.3, mem=2281.3M

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.239  | -0.239  |  0.221  |
|           TNS (ns):| -9.378  | -9.378  |  0.000  |
|    Violating Paths:|   157   |   157   |    0    |
|          All Paths:|   985   |   405   |   887   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.218%
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2281.3M
**optDesign ... cpu = 0:03:48, real = 0:03:48, mem = 1819.0M, totSessionCpu=1:31:23 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #7 OptimizationRecovery
*** Timing NOT met, worst failing slack is -0.239
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 8 clock nets excluded from IPO operation.
*** TnsOpt #10 [begin] : totSession cpu/real = 1:31:23.4/1:31:48.6 (1.0), mem = 2239.3M
(I,S,L,T): WC_VIEW: 8.62231, 6.89542, 0.425305, 15.943
(I,S,L) ClockInsts: WC_VIEW: 0.175806, 0.681104, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.175806, 0.681104, 0.00135647
*info: 8 clock nets excluded
*info: 2 special nets excluded.
*info: 22 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.239 TNS Slack -9.379 Density 94.22
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.221| 0.000|
|reg2reg   |-0.239|-9.379|
|HEPG      |-0.239|-9.379|
|All Paths |-0.239|-9.379|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.239|   -0.239|  -9.379|   -9.379|   94.22%|   0:00:00.0| 2407.2M|   WC_VIEW|  reg2reg| sa20_reg_6_/D        |
|  -0.239|   -0.239|  -9.379|   -9.379|   94.22%|   0:00:02.0| 2407.2M|   WC_VIEW|  reg2reg| sa20_reg_6_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:02.0 mem=2407.2M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:02.0 mem=2407.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.221| 0.000|
|reg2reg   |-0.239|-9.379|
|HEPG      |-0.239|-9.379|
|All Paths |-0.239|-9.379|
+----------+------+------+

OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.221| 0.000|
|reg2reg   |-0.239|-9.379|
|HEPG      |-0.239|-9.379|
|All Paths |-0.239|-9.379|
+----------+------+------+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |          8 | default  |
| M7 (z=7)  |         30 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=2407.2M) ***
(I,S,L,T): WC_VIEW: 8.62231, 6.89542, 0.425305, 15.943
(I,S,L) ClockInsts: WC_VIEW: 0.175806, 0.681104, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.175806, 0.681104, 0.00135647
*** TnsOpt #10 [finish] : cpu/real = 0:00:05.2/0:00:05.2 (1.0), totSession cpu/real = 1:31:28.5/1:31:53.8 (1.0), mem = 2316.2M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:03:54, real = 0:03:53, mem = 1884.0M, totSessionCpu=1:31:29 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
New Signature Flow (doPostRouteRecovery) ....
Begin: GigaOpt WNS recovery
Begin: GigaOpt Optimization in WNS mode (Recovery)
Info: 8 clock nets excluded from IPO operation.
*** WnsOpt #5 [begin] : totSession cpu/real = 1:31:29.3/1:31:54.5 (1.0), mem = 2354.3M
(I,S,L,T): WC_VIEW: 8.62231, 6.89542, 0.425305, 15.943
(I,S,L) ClockInsts: WC_VIEW: 0.175806, 0.681104, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.175806, 0.681104, 0.00135647
*info: 8 clock nets excluded
*info: 2 special nets excluded.
*info: 22 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.239 TNS Slack -9.379 Density 94.22
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.221| 0.000|
|reg2reg   |-0.239|-9.379|
|HEPG      |-0.239|-9.379|
|All Paths |-0.239|-9.379|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.239|   -0.239|  -9.379|   -9.379|   94.22%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| sa20_reg_6_/D        |
|  -0.079|   -0.079|  -8.936|   -8.936|   94.26%|   0:00:08.0| 2406.0M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.079|   -0.079|  -8.906|   -8.906|   94.25%|   0:00:02.0| 2406.0M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.079|   -0.079|  -8.880|   -8.880|   94.27%|   0:00:01.0| 2406.0M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.079|   -0.079|  -8.873|   -8.873|   94.27%|   0:00:00.0| 2406.0M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
|  -0.079|   -0.079|  -8.873|   -8.873|   94.27%|   0:00:00.0| 2406.0M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:10.7 real=0:00:11.0 mem=2406.0M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:10.9 real=0:00:11.0 mem=2406.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.221| 0.000|
|reg2reg   |-0.079|-8.873|
|HEPG      |-0.079|-8.873|
|All Paths |-0.079|-8.873|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.079 TNS Slack -8.873 Density 94.27
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 30 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.221| 0.000|
|reg2reg   |-0.079|-8.877|
|HEPG      |-0.079|-8.877|
|All Paths |-0.079|-8.877|
+----------+------+------+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |          8 | default  |
| M7 (z=7)  |         31 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:11.6 real=0:00:11.0 mem=2406.0M) ***
(I,S,L,T): WC_VIEW: 8.62625, 6.89905, 0.425758, 15.9511
(I,S,L) ClockInsts: WC_VIEW: 0.175806, 0.681104, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.175806, 0.681104, 0.00135647
*** WnsOpt #5 [finish] : cpu/real = 0:00:14.9/0:00:14.9 (1.0), totSession cpu/real = 1:31:44.2/1:32:09.4 (1.0), mem = 2321.0M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (1:31:44 mem=2321.0M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 17284 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 115 insts, mean move: 4.77 um, max move: 21.20 um 
	Max move on inst (us23/U181): (42.20, 67.60) --> (43.60, 47.80)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2326.4MB
Summary Report:
Instances move: 115 (out of 17278 movable)
Instances flipped: 0
Mean displacement: 4.77 um
Max displacement: 21.20 um (Instance: us23/U181) (42.2, 67.6) -> (43.6, 47.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2326.4MB
*** Finished refinePlace (1:31:45 mem=2326.4M) ***
End: GigaOpt Optimization in WNS mode
End: GigaOpt WNS recovery
Running post route harden opt
Begin: GigaOpt harden opt (Recovery)
Info: 8 clock nets excluded from IPO operation.
*** HardenOpt #1 [begin] : totSession cpu/real = 1:31:45.1/1:32:10.4 (1.0), mem = 2321.4M
(I,S,L,T): WC_VIEW: 8.62625, 6.89905, 0.425758, 15.9511
(I,S,L) ClockInsts: WC_VIEW: 0.175806, 0.681104, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.175806, 0.681104, 0.00135647
*info: 8 clock nets excluded
*info: 2 special nets excluded.
*info: 22 no-driver nets excluded.
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.079|   -0.079|  -8.877|   -8.877|   94.27%|   0:00:00.0| 2380.6M|   WC_VIEW|  reg2reg| sa21_reg_5_/D        |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+

*** Finish post-Route Optimize Step (cpu=0:00:31.1 real=0:00:31.0 mem=2416.4M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:31.3 real=0:00:31.0 mem=2416.4M) ***
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |          8 | default  |
| M7 (z=7)  |         31 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
(I,S,L,T): WC_VIEW: 8.62625, 6.89905, 0.425758, 15.9511
(I,S,L) ClockInsts: WC_VIEW: 0.175806, 0.681104, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.175806, 0.681104, 0.00135647
*** HardenOpt #1 [finish] : cpu/real = 0:00:34.6/0:00:34.6 (1.0), totSession cpu/real = 1:32:19.8/1:32:45.0 (1.0), mem = 2328.4M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (1:32:20 mem=2328.4M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 17284 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2330.7MB
Summary Report:
Instances move: 0 (out of 17278 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2330.7MB
*** Finished refinePlace (1:32:21 mem=2330.7M) ***
End: GigaOpt harden opt
GigaOpt: Skipping TNS recovery
Default Rule : ""
Non Default Rules :
Worst Slack : -0.079 ns

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 508 (2.9%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.079 ns

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 508 (2.9%)
** Profile ** Start :  cpu=0:00:00.0, mem=2403.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=2403.1M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2403.1M
** Profile ** DRVs :  cpu=0:00:00.3, mem=2403.1M

------------------------------------------------------------------
     Pre-ecoRoute Summary (Recovery)
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.078  | -0.078  |  0.221  |
|           TNS (ns):| -8.877  | -8.877  |  0.000  |
|    Violating Paths:|   158   |   158   |    0    |
|          All Paths:|   985   |   405   |   887   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.272%
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2403.1M
**optDesign ... cpu = 0:04:47, real = 0:04:46, mem = 1835.9M, totSessionCpu=1:32:21 **
**INFO: flowCheckPoint #8 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 21
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 21
*** EcoRoute #2 [begin] : totSession cpu/real = 1:32:21.6/1:32:46.7 (1.0), mem = 2269.1M

globalDetailRoute

#Start globalDetailRoute on Thu Apr 24 20:21:19 2025
#
#num needed restored net=0
#need_extraction net=0 (total=17733)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 450 (skipped).
#Total number of routable nets = 17283.
#Total number of nets in the design = 17733.
#318 routable nets do not have any wires.
#16965 routable nets have routed wires.
#318 nets will be global routed.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#40 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Thu Apr 24 20:21:20 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 17731 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1827.57 (MB), peak = 2009.50 (MB)
#Processed 263/0 dirty instances, 166/5 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(155 insts marked dirty, reset pre-exisiting dirty flag on 170 insts, 0 nets marked need extraction)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1831.11 (MB), peak = 2009.50 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Apr 24 20:21:22 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 7.49 (MB)
#Total memory = 1831.11 (MB)
#Peak memory = 2009.50 (MB)
#
#
#Start global routing on Thu Apr 24 20:21:22 2025
#
#
#Start global routing initialization on Thu Apr 24 20:21:22 2025
#
#Number of eco nets is 318
#
#Start global routing data preparation on Thu Apr 24 20:21:22 2025
#
#Start routing resource analysis on Thu Apr 24 20:21:22 2025
#
#Routing resource analysis is done on Thu Apr 24 20:21:23 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         361         989        8190    69.88%
#  M2             V         530         830        8190     0.00%
#  M3             H         746         604        8190     0.00%
#  M4             V         908         452        8190     0.00%
#  M5             H        1190         160        8190     0.00%
#  M6             V        1317          43        8190     0.00%
#  M7             H         331           7        8190     0.00%
#  M8             V         330          10        8190     0.00%
#  --------------------------------------------------------------
#  Total                   5714      29.01%       65520     8.73%
#
#  11 nets (0.06%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Apr 24 20:21:23 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1832.03 (MB), peak = 2009.50 (MB)
#
#
#Global routing initialization is done on Thu Apr 24 20:21:23 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1832.03 (MB), peak = 2009.50 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1832.16 (MB), peak = 2009.50 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1832.16 (MB), peak = 2009.50 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 450 (skipped).
#Total number of routable nets = 17283.
#Total number of nets in the design = 17733.
#
#17283 routable nets have routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#40 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default            1                 1             317  
#------------------------------------------------------------
#        Total            1                 1             317  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 11           30                30           17242  
#-------------------------------------------------------------------------------
#        Total                 11           30                30           17242  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2            4(0.05%)      1(0.01%)      1(0.01%)   (0.07%)
#  M3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      4(0.01%)      1(0.00%)      1(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 261491 um.
#Total half perimeter of net bounding box = 247010 um.
#Total wire length on LAYER M1 = 1535 um.
#Total wire length on LAYER M2 = 70225 um.
#Total wire length on LAYER M3 = 84413 um.
#Total wire length on LAYER M4 = 64339 um.
#Total wire length on LAYER M5 = 31044 um.
#Total wire length on LAYER M6 = 6526 um.
#Total wire length on LAYER M7 = 1216 um.
#Total wire length on LAYER M8 = 2193 um.
#Total number of vias = 110584
#Total number of multi-cut vias = 71666 ( 64.8%)
#Total number of single cut vias = 38918 ( 35.2%)
#Up-Via Summary (total 110584):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             33890 ( 64.3%)     18846 ( 35.7%)      52736
# M2              3794 (  9.6%)     35741 ( 90.4%)      39535
# M3              1050 (  8.1%)     11960 ( 91.9%)      13010
# M4               149 (  3.5%)      4093 ( 96.5%)       4242
# M5                25 (  3.0%)       818 ( 97.0%)        843
# M6                 5 (  4.0%)       121 ( 96.0%)        126
# M7                 5 (  5.4%)        87 ( 94.6%)         92
#-----------------------------------------------------------
#                38918 ( 35.2%)     71666 ( 64.8%)     110584 
#
#Max overcon = 3 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 1.04 (MB)
#Total memory = 1832.16 (MB)
#Peak memory = 2009.50 (MB)
#
#Finished global routing on Thu Apr 24 20:21:24 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1831.24 (MB), peak = 2009.50 (MB)
#Start Track Assignment.
#Done with 108 horizontal wires in 3 hboxes and 115 vertical wires in 3 hboxes.
#Done with 14 horizontal wires in 3 hboxes and 13 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 261517 um.
#Total half perimeter of net bounding box = 247010 um.
#Total wire length on LAYER M1 = 1535 um.
#Total wire length on LAYER M2 = 70234 um.
#Total wire length on LAYER M3 = 84424 um.
#Total wire length on LAYER M4 = 64345 um.
#Total wire length on LAYER M5 = 31044 um.
#Total wire length on LAYER M6 = 6526 um.
#Total wire length on LAYER M7 = 1216 um.
#Total wire length on LAYER M8 = 2193 um.
#Total number of vias = 110584
#Total number of multi-cut vias = 71666 ( 64.8%)
#Total number of single cut vias = 38918 ( 35.2%)
#Up-Via Summary (total 110584):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             33890 ( 64.3%)     18846 ( 35.7%)      52736
# M2              3794 (  9.6%)     35741 ( 90.4%)      39535
# M3              1050 (  8.1%)     11960 ( 91.9%)      13010
# M4               149 (  3.5%)      4093 ( 96.5%)       4242
# M5                25 (  3.0%)       818 ( 97.0%)        843
# M6                 5 (  4.0%)       121 ( 96.0%)        126
# M7                 5 (  5.4%)        87 ( 94.6%)         92
#-----------------------------------------------------------
#                38918 ( 35.2%)     71666 ( 64.8%)     110584 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1830.26 (MB), peak = 2009.50 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 7.11 (MB)
#Total memory = 1830.66 (MB)
#Peak memory = 2009.50 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.7% of the total area was rechecked for DRC, and 19.1% required routing.
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   Totals
#	M1            1        0        1        0        2
#	M2            1        1       13        2       17
#	Totals        2        1       14        2       19
#155 out of 17284 instances (0.9%) need to be verified(marked ipoed), dirty area = 0.5%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   Totals
#	M1            1        0        1        0        2
#	M2            1        1       13        2       17
#	Totals        2        1       14        2       19
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1831.15 (MB), peak = 2009.50 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1830.59 (MB), peak = 2009.50 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 261609 um.
#Total half perimeter of net bounding box = 247010 um.
#Total wire length on LAYER M1 = 1526 um.
#Total wire length on LAYER M2 = 70042 um.
#Total wire length on LAYER M3 = 84361 um.
#Total wire length on LAYER M4 = 64520 um.
#Total wire length on LAYER M5 = 31156 um.
#Total wire length on LAYER M6 = 6595 um.
#Total wire length on LAYER M7 = 1216 um.
#Total wire length on LAYER M8 = 2193 um.
#Total number of vias = 110972
#Total number of multi-cut vias = 71319 ( 64.3%)
#Total number of single cut vias = 39653 ( 35.7%)
#Up-Via Summary (total 110972):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             34017 ( 64.5%)     18753 ( 35.5%)      52770
# M2              4110 ( 10.4%)     35563 ( 89.6%)      39673
# M3              1229 (  9.4%)     11904 ( 90.6%)      13133
# M4               243 (  5.6%)      4074 ( 94.4%)       4317
# M5                46 (  5.3%)       817 ( 94.7%)        863
# M6                 4 (  3.2%)       121 ( 96.8%)        125
# M7                 4 (  4.4%)        87 ( 95.6%)         91
#-----------------------------------------------------------
#                39653 ( 35.7%)     71319 ( 64.3%)     110972 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = -0.07 (MB)
#Total memory = 1830.59 (MB)
#Peak memory = 2009.50 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1830.59 (MB), peak = 2009.50 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 261609 um.
#Total half perimeter of net bounding box = 247010 um.
#Total wire length on LAYER M1 = 1526 um.
#Total wire length on LAYER M2 = 70042 um.
#Total wire length on LAYER M3 = 84361 um.
#Total wire length on LAYER M4 = 64520 um.
#Total wire length on LAYER M5 = 31156 um.
#Total wire length on LAYER M6 = 6595 um.
#Total wire length on LAYER M7 = 1216 um.
#Total wire length on LAYER M8 = 2193 um.
#Total number of vias = 110972
#Total number of multi-cut vias = 71319 ( 64.3%)
#Total number of single cut vias = 39653 ( 35.7%)
#Up-Via Summary (total 110972):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             34017 ( 64.5%)     18753 ( 35.5%)      52770
# M2              4110 ( 10.4%)     35563 ( 89.6%)      39673
# M3              1229 (  9.4%)     11904 ( 90.6%)      13133
# M4               243 (  5.6%)      4074 ( 94.4%)       4317
# M5                46 (  5.3%)       817 ( 94.7%)        863
# M6                 4 (  3.2%)       121 ( 96.8%)        125
# M7                 4 (  4.4%)        87 ( 95.6%)         91
#-----------------------------------------------------------
#                39653 ( 35.7%)     71319 ( 64.3%)     110972 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 261609 um.
#Total half perimeter of net bounding box = 247010 um.
#Total wire length on LAYER M1 = 1526 um.
#Total wire length on LAYER M2 = 70042 um.
#Total wire length on LAYER M3 = 84361 um.
#Total wire length on LAYER M4 = 64520 um.
#Total wire length on LAYER M5 = 31156 um.
#Total wire length on LAYER M6 = 6595 um.
#Total wire length on LAYER M7 = 1216 um.
#Total wire length on LAYER M8 = 2193 um.
#Total number of vias = 110972
#Total number of multi-cut vias = 71319 ( 64.3%)
#Total number of single cut vias = 39653 ( 35.7%)
#Up-Via Summary (total 110972):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             34017 ( 64.5%)     18753 ( 35.5%)      52770
# M2              4110 ( 10.4%)     35563 ( 89.6%)      39673
# M3              1229 (  9.4%)     11904 ( 90.6%)      13133
# M4               243 (  5.6%)      4074 ( 94.4%)       4317
# M5                46 (  5.3%)       817 ( 94.7%)        863
# M6                 4 (  3.2%)       121 ( 96.8%)        125
# M7                 4 (  4.4%)        87 ( 95.6%)         91
#-----------------------------------------------------------
#                39653 ( 35.7%)     71319 ( 64.3%)     110972 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:16
#Increased memory = -0.07 (MB)
#Total memory = 1830.59 (MB)
#Peak memory = 2009.50 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = -63.82 (MB)
#Total memory = 1772.12 (MB)
#Peak memory = 2009.50 (MB)
#Number of warnings = 0
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Apr 24 20:21:43 2025
#
*** EcoRoute #2 [finish] : cpu/real = 0:00:23.9/0:00:23.9 (1.0), totSession cpu/real = 1:32:45.5/1:33:10.6 (1.0), mem = 2237.3M
**optDesign ... cpu = 0:05:11, real = 0:05:10, mem = 1771.9M, totSessionCpu=1:32:46 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'aes_cipher_top_0_obf' of instances=17284 and nets=17733 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aes_cipher_top_0_obf.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_5334_ieng6-ece-08.ucsd.edu_cs241asp25bu_g7U2vY/aes_cipher_top_0_obf_5334_NwZ1A2.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2237.3M)
Extracted 10.0009% (CPU Time= 0:00:00.8  MEM= 2301.2M)
Extracted 20.0012% (CPU Time= 0:00:00.9  MEM= 2301.2M)
Extracted 30.0008% (CPU Time= 0:00:01.1  MEM= 2301.2M)
Extracted 40.0011% (CPU Time= 0:00:01.2  MEM= 2301.2M)
Extracted 50.0013% (CPU Time= 0:00:01.3  MEM= 2301.2M)
Extracted 60.0009% (CPU Time= 0:00:01.4  MEM= 2301.2M)
Extracted 70.0012% (CPU Time= 0:00:01.6  MEM= 2301.2M)
Extracted 80.0008% (CPU Time= 0:00:01.9  MEM= 2305.2M)
Extracted 90.0011% (CPU Time= 0:00:02.2  MEM= 2305.2M)
Extracted 100% (CPU Time= 0:00:02.8  MEM= 2305.2M)
Number of Extracted Resistors     : 283272
Number of Extracted Ground Cap.   : 278028
Number of Extracted Coupling Cap. : 473676
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2270.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.3  Real Time: 0:00:04.0  MEM: 2269.953M)
**INFO: flowCheckPoint #9 OptimizationRecovery
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2267.95)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 17746
AAE_INFO-618: Total number of nets in the design is 17733,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2295.24 CPU=0:00:05.2 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2295.24 CPU=0:00:06.2 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2295.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2295.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2241.36)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 17746. 
Total number of fetched objects 17746
AAE_INFO-618: Total number of nets in the design is 17733,  20.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2284.04 CPU=0:00:02.9 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2284.04 CPU=0:00:02.9 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:12.2 real=0:00:12.0 totSessionCpu=1:33:02 mem=2284.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=2284.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=2284.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2284.0M
** Profile ** DRVs :  cpu=0:00:00.3, mem=2299.3M

------------------------------------------------------------------
     Post-ecoRoute Summary (Recovery)
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.112  | -0.112  |  0.221  |
|           TNS (ns):| -9.764  | -9.764  |  0.000  |
|    Violating Paths:|   161   |   161   |    0    |
|          All Paths:|   985   |   405   |   887   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.272%
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2299.3M
**optDesign ... cpu = 0:05:28, real = 0:05:27, mem = 1835.2M, totSessionCpu=1:33:03 **
**optDesign ... cpu = 0:05:28, real = 0:05:27, mem = 1835.2M, totSessionCpu=1:33:03 **
Running LEF-safe VT swap in recovery
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 8 clock nets excluded from IPO operation.
*** TnsOpt #11 [begin] : totSession cpu/real = 1:33:02.6/1:33:27.6 (1.0), mem = 2257.3M
(I,S,L,T): WC_VIEW: 8.6262, 6.75316, 0.425758, 15.8051
(I,S,L) ClockInsts: WC_VIEW: 0.175795, 0.68135, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.175795, 0.68135, 0.00135647
*info: 8 clock nets excluded
*info: 2 special nets excluded.
*info: 22 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.112 TNS Slack -9.765 Density 94.27
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.221| 0.000|
|reg2reg   |-0.112|-9.765|
|HEPG      |-0.112|-9.765|
|All Paths |-0.112|-9.765|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+
|  -0.112|   -0.112|  -9.765|   -9.765|   94.27%|   0:00:00.0| 2422.1M|   WC_VIEW|  reg2reg| u0/w_reg_3__19_/D    |
|  -0.112|   -0.112|  -9.765|   -9.765|   94.27%|   0:00:01.0| 2422.1M|   WC_VIEW|  reg2reg| u0/w_reg_3__19_/D    |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=2422.1M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:01.0 mem=2422.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.221| 0.000|
|reg2reg   |-0.112|-9.765|
|HEPG      |-0.112|-9.765|
|All Paths |-0.112|-9.765|
+----------+------+------+

OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.221| 0.000|
|reg2reg   |-0.112|-9.765|
|HEPG      |-0.112|-9.765|
|All Paths |-0.112|-9.765|
+----------+------+------+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |          8 | default  |
| M7 (z=7)  |         30 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=2422.1M) ***
(I,S,L,T): WC_VIEW: 8.6262, 6.75316, 0.425758, 15.8051
(I,S,L) ClockInsts: WC_VIEW: 0.175795, 0.68135, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.175795, 0.68135, 0.00135647
*** TnsOpt #11 [finish] : cpu/real = 0:00:05.5/0:00:05.5 (1.0), totSession cpu/real = 1:33:08.2/1:33:33.2 (1.0), mem = 2333.0M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:05:34, real = 0:05:33, mem = 1902.9M, totSessionCpu=1:33:08 **
** Profile ** Start :  cpu=0:00:00.0, mem=2333.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=2333.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2343.0M
** Profile ** DRVs :  cpu=0:00:00.3, mem=2381.2M

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.112  | -0.112  |  0.221  |
|           TNS (ns):| -9.764  | -9.764  |  0.000  |
|    Violating Paths:|   161   |   161   |    0    |
|          All Paths:|   985   |   405   |   887   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.272%
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2381.2M
Info: 8 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1903.27MB/3814.50MB/1937.41MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1903.27MB/3814.50MB/1937.41MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1903.27MB/3814.50MB/1937.41MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Apr-24 20:22:07 (2025-Apr-25 03:22:07 GMT)
2025-Apr-24 20:22:07 (2025-Apr-25 03:22:07 GMT): 10%
2025-Apr-24 20:22:07 (2025-Apr-25 03:22:07 GMT): 20%
2025-Apr-24 20:22:07 (2025-Apr-25 03:22:07 GMT): 30%
2025-Apr-24 20:22:07 (2025-Apr-25 03:22:07 GMT): 40%
2025-Apr-24 20:22:07 (2025-Apr-25 03:22:07 GMT): 50%
2025-Apr-24 20:22:07 (2025-Apr-25 03:22:07 GMT): 60%
2025-Apr-24 20:22:07 (2025-Apr-25 03:22:07 GMT): 70%
2025-Apr-24 20:22:07 (2025-Apr-25 03:22:07 GMT): 80%
2025-Apr-24 20:22:07 (2025-Apr-25 03:22:07 GMT): 90%

Finished Levelizing
2025-Apr-24 20:22:07 (2025-Apr-25 03:22:07 GMT)

Starting Activity Propagation
2025-Apr-24 20:22:07 (2025-Apr-25 03:22:07 GMT)
2025-Apr-24 20:22:07 (2025-Apr-25 03:22:07 GMT): 10%
2025-Apr-24 20:22:07 (2025-Apr-25 03:22:07 GMT): 20%
2025-Apr-24 20:22:07 (2025-Apr-25 03:22:07 GMT): 30%

Finished Activity Propagation
2025-Apr-24 20:22:07 (2025-Apr-25 03:22:07 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1903.53MB/3814.50MB/1937.41MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Apr-24 20:22:07 (2025-Apr-25 03:22:07 GMT)
 ... Calculating switching power
2025-Apr-24 20:22:07 (2025-Apr-25 03:22:07 GMT): 10%
2025-Apr-24 20:22:07 (2025-Apr-25 03:22:07 GMT): 20%
2025-Apr-24 20:22:07 (2025-Apr-25 03:22:07 GMT): 30%
2025-Apr-24 20:22:08 (2025-Apr-25 03:22:08 GMT): 40%
2025-Apr-24 20:22:08 (2025-Apr-25 03:22:08 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-24 20:22:08 (2025-Apr-25 03:22:08 GMT): 60%
2025-Apr-24 20:22:08 (2025-Apr-25 03:22:08 GMT): 70%
2025-Apr-24 20:22:08 (2025-Apr-25 03:22:08 GMT): 80%
2025-Apr-24 20:22:08 (2025-Apr-25 03:22:08 GMT): 90%

Finished Calculating power
2025-Apr-24 20:22:09 (2025-Apr-25 03:22:09 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=1903.65MB/3814.50MB/1937.41MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1903.65MB/3814.50MB/1937.41MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1903.65MB/3814.50MB/1937.41MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1903.65MB/3814.50MB/1937.41MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Apr-24 20:22:09 (2025-Apr-25 03:22:09 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top_0_obf
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.59463043 	   51.9061%
Total Switching Power:       7.43450775 	   44.8997%
Total Leakage Power:         0.52889215 	    3.1942%
Total Power:                16.55803036
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.977      0.6504     0.03819       4.666       28.18
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07    4.59e-06
Combinational                      4.442       6.103      0.4893       11.03       66.64
Clock (Combinational)             0.1757      0.6813    0.001356      0.8584       5.184
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              8.595       7.435      0.5289       16.56         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      8.595       7.435      0.5289       16.56         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1757      0.6813    0.001356      0.8584       5.184
-----------------------------------------------------------------------------------------
Total                             0.1757      0.6813    0.001356      0.8584       5.184
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001180 usec 
Clock Toggle Rate:  1694.9152 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00002 (CKBD16):           0.1474
*              Highest Leakage Power:                 us13/U421 (ND3D8):        0.0002923
*                Total Cap:      1.18144e-10 F
*                Total instances in design: 17284
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1909.94MB/3814.50MB/1937.41MB)

OptDebug: Start of Power Reclaim:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.221| 0.000|
|reg2reg   |-0.112|-9.765|
|HEPG      |-0.112|-9.765|
|All Paths |-0.112|-9.765|
+----------+------+------+

Begin: Core Power Optimization
*** PowerOpt #6 [begin] : totSession cpu/real = 1:33:12.2/1:33:37.1 (1.0), mem = 2400.2M
(I,S,L,T): WC_VIEW: 8.6262, 6.75316, 0.425758, 15.8051
(I,S,L) ClockInsts: WC_VIEW: 0.175795, 0.68135, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.175795, 0.68135, 0.00135647
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.112  TNS Slack -9.765 Density 94.27
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   94.27%|        -|  -0.112|  -9.765|   0:00:00.0| 2438.4M|
|   94.27%|        0|  -0.112|  -9.765|   0:00:02.0| 2438.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.112  TNS Slack -9.765 Density 94.27
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |          8 | default  |
| M7 (z=7)  |         30 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:03.8) (real = 0:00:04.0) **
(I,S,L,T): WC_VIEW: 8.6262, 6.75316, 0.425758, 15.8051
(I,S,L) ClockInsts: WC_VIEW: 0.175795, 0.68135, 0.00135647
(I,S,L) ClockInsts (Seq): WC_VIEW: 0, 0, 0
(I,S,L) ClockInsts (Comb): WC_VIEW: 0.175795, 0.68135, 0.00135647
*** PowerOpt #6 [finish] : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 1:33:16.2/1:33:41.2 (1.0), mem = 2392.4M
Checking setup slack degradation ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1906.25MB/3863.89MB/1937.41MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1906.25MB/3863.89MB/1937.41MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1906.25MB/3863.89MB/1937.41MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Apr-24 20:22:14 (2025-Apr-25 03:22:14 GMT)
2025-Apr-24 20:22:15 (2025-Apr-25 03:22:15 GMT): 10%
2025-Apr-24 20:22:15 (2025-Apr-25 03:22:15 GMT): 20%
2025-Apr-24 20:22:15 (2025-Apr-25 03:22:15 GMT): 30%

Finished Activity Propagation
2025-Apr-24 20:22:15 (2025-Apr-25 03:22:15 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1906.50MB/3863.89MB/1937.41MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Apr-24 20:22:15 (2025-Apr-25 03:22:15 GMT)
 ... Calculating switching power
2025-Apr-24 20:22:15 (2025-Apr-25 03:22:15 GMT): 10%
2025-Apr-24 20:22:15 (2025-Apr-25 03:22:15 GMT): 20%
2025-Apr-24 20:22:15 (2025-Apr-25 03:22:15 GMT): 30%
2025-Apr-24 20:22:15 (2025-Apr-25 03:22:15 GMT): 40%
2025-Apr-24 20:22:15 (2025-Apr-25 03:22:15 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-24 20:22:15 (2025-Apr-25 03:22:15 GMT): 60%
2025-Apr-24 20:22:16 (2025-Apr-25 03:22:16 GMT): 70%
2025-Apr-24 20:22:16 (2025-Apr-25 03:22:16 GMT): 80%
2025-Apr-24 20:22:16 (2025-Apr-25 03:22:16 GMT): 90%

Finished Calculating power
2025-Apr-24 20:22:16 (2025-Apr-25 03:22:16 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1906.53MB/3863.89MB/1937.41MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1906.53MB/3863.89MB/1937.41MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1906.53MB/3863.89MB/1937.41MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1906.53MB/3863.89MB/1937.41MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Apr-24 20:22:16 (2025-Apr-25 03:22:16 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top_0_obf
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.59463043 	   51.9061%
Total Switching Power:       7.43450775 	   44.8997%
Total Leakage Power:         0.52889215 	    3.1942%
Total Power:                16.55803036
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.977      0.6504     0.03819       4.666       28.18
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07    4.59e-06
Combinational                      4.442       6.103      0.4893       11.03       66.64
Clock (Combinational)             0.1757      0.6813    0.001356      0.8584       5.184
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              8.595       7.435      0.5289       16.56         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      8.595       7.435      0.5289       16.56         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1757      0.6813    0.001356      0.8584       5.184
-----------------------------------------------------------------------------------------
Total                             0.1757      0.6813    0.001356      0.8584       5.184
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001180 usec 
Clock Toggle Rate:  1694.9152 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00002 (CKBD16):           0.1474
*              Highest Leakage Power:                 us13/U421 (ND3D8):        0.0002923
*                Total Cap:      1.18144e-10 F
*                Total instances in design: 17284
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1911.94MB/3863.89MB/1937.41MB)

OptDebug: End of Power Reclaim:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.221| 0.000|
|reg2reg   |-0.112|-9.765|
|HEPG      |-0.112|-9.765|
|All Paths |-0.112|-9.765|
+----------+------+------+

End: Power Optimization (cpu=0:00:07, real=0:00:08, mem=2333.47M, totSessionCpu=1:33:19).
**optDesign ... cpu = 0:05:45, real = 0:05:44, mem = 1904.5M, totSessionCpu=1:33:19 **
Finish postRoute recovery in postEcoRoute mode (cpu=0:01:51, real=0:01:51, mem=2333.47M, totSessionCpu=1:33:19).
**optDesign ... cpu = 0:05:45, real = 0:05:44, mem = 1904.5M, totSessionCpu=1:33:19 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #10 FinalSummary
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:45, real = 0:05:44, mem = 1900.9M, totSessionCpu=1:33:20 **
** Profile ** Start :  cpu=0:00:00.0, mem=2333.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=2333.5M
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: aes_cipher_top_0_obf
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2344.29)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 17746
AAE_INFO-618: Total number of nets in the design is 17733,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2343.7 CPU=0:00:04.8 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2343.7 CPU=0:00:05.2 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2343.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2343.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2296.82)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 17746. 
Total number of fetched objects 17746
AAE_INFO-618: Total number of nets in the design is 17733,  2.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2340.5 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2340.5 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=1:33:30 mem=2340.5M)
** Profile ** Overall slacks :  cpu=0:00:09.6, mem=2340.5M
** Profile ** Total reports :  cpu=0:00:00.1, mem=2300.5M
Restoring timing graph ...
Done restore timing graph
** Profile ** Overall slacks :  cpu=0:00:01.6, mem=2397.2M
** Profile ** Total reports :  cpu=0:00:00.3, mem=2371.2M
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1957.23MB/3804.50MB/1957.23MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1957.23MB/3804.50MB/1957.23MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1957.23MB/3804.50MB/1957.23MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Apr-24 20:22:29 (2025-Apr-25 03:22:29 GMT)
2025-Apr-24 20:22:30 (2025-Apr-25 03:22:30 GMT): 10%
2025-Apr-24 20:22:30 (2025-Apr-25 03:22:30 GMT): 20%
2025-Apr-24 20:22:30 (2025-Apr-25 03:22:30 GMT): 30%
2025-Apr-24 20:22:30 (2025-Apr-25 03:22:30 GMT): 40%
2025-Apr-24 20:22:30 (2025-Apr-25 03:22:30 GMT): 50%
2025-Apr-24 20:22:30 (2025-Apr-25 03:22:30 GMT): 60%
2025-Apr-24 20:22:30 (2025-Apr-25 03:22:30 GMT): 70%
2025-Apr-24 20:22:30 (2025-Apr-25 03:22:30 GMT): 80%
2025-Apr-24 20:22:30 (2025-Apr-25 03:22:30 GMT): 90%

Finished Levelizing
2025-Apr-24 20:22:30 (2025-Apr-25 03:22:30 GMT)

Starting Activity Propagation
2025-Apr-24 20:22:30 (2025-Apr-25 03:22:30 GMT)
2025-Apr-24 20:22:30 (2025-Apr-25 03:22:30 GMT): 10%
2025-Apr-24 20:22:30 (2025-Apr-25 03:22:30 GMT): 20%
2025-Apr-24 20:22:30 (2025-Apr-25 03:22:30 GMT): 30%

Finished Activity Propagation
2025-Apr-24 20:22:30 (2025-Apr-25 03:22:30 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1957.52MB/3804.50MB/1957.52MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Apr-24 20:22:30 (2025-Apr-25 03:22:30 GMT)
 ... Calculating switching power
2025-Apr-24 20:22:30 (2025-Apr-25 03:22:30 GMT): 10%
2025-Apr-24 20:22:30 (2025-Apr-25 03:22:30 GMT): 20%
2025-Apr-24 20:22:30 (2025-Apr-25 03:22:30 GMT): 30%
2025-Apr-24 20:22:30 (2025-Apr-25 03:22:30 GMT): 40%
2025-Apr-24 20:22:31 (2025-Apr-25 03:22:31 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-24 20:22:31 (2025-Apr-25 03:22:31 GMT): 60%
2025-Apr-24 20:22:31 (2025-Apr-25 03:22:31 GMT): 70%
2025-Apr-24 20:22:31 (2025-Apr-25 03:22:31 GMT): 80%
2025-Apr-24 20:22:31 (2025-Apr-25 03:22:31 GMT): 90%

Finished Calculating power
2025-Apr-24 20:22:31 (2025-Apr-25 03:22:31 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1958.15MB/3812.51MB/1958.15MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1958.15MB/3812.51MB/1958.15MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1958.15MB/3812.51MB/1958.15MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1958.15MB/3812.51MB/1958.15MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Apr-24 20:22:31 (2025-Apr-25 03:22:31 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: aes_cipher_top_0_obf

*

*	Power Domain used: 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/aes_cipher_top_0_obf_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.59463043 	   51.9061%
Total Switching Power:       7.43450775 	   44.8997%
Total Leakage Power:         0.52889215 	    3.1942%
Total Power:                16.55803036
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.977      0.6504     0.03819       4.666       28.18
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07    4.59e-06
Combinational                      4.442       6.103      0.4893       11.03       66.64
Clock (Combinational)             0.1757      0.6813    0.001356      0.8584       5.184
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              8.595       7.435      0.5289       16.56         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      8.595       7.435      0.5289       16.56         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1757      0.6813    0.001356      0.8584       5.184
-----------------------------------------------------------------------------------------
Total                             0.1757      0.6813    0.001356      0.8584       5.184
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001180 usec 
Clock Toggle Rate:  1694.9152 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1964.55MB/3816.01MB/1964.55MB)


Output file is ./timingReports/aes_cipher_top_0_obf_postRoute.power.
** Profile ** DRVs :  cpu=0:00:03.7, mem=2393.1M

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.112  | -0.112  |  0.221  |
|           TNS (ns):| -9.764  | -9.764  |  0.000  |
|    Violating Paths:|   161   |   161   |    0    |
|          All Paths:|   985   |   405   |   887   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.040  |  0.064  | -0.040  |
|           TNS (ns):| -0.302  |  0.000  | -0.302  |
|    Violating Paths:|   18    |    0    |   18    |
|          All Paths:|   533   |   405   |   393   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.272%
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2393.1M
**optDesign ... cpu = 0:06:01, real = 0:06:01, mem = 1959.7M, totSessionCpu=1:33:36 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
*** optDesign #2 [finish] : cpu/real = 0:06:00.4/0:06:00.6 (1.0), totSession cpu/real = 1:33:35.8/1:34:01.9 (1.0), mem = 2393.1M
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=04/24 20:22:34, mem=1896.8M)
% Begin Save ccopt configuration ... (date=04/24 20:22:34, mem=1896.8M)
% End Save ccopt configuration ... (date=04/24 20:22:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1897.2M, current mem=1897.2M)
% Begin Save netlist data ... (date=04/24 20:22:34, mem=1897.2M)
Writing Binary DB to route.enc.dat/aes_cipher_top_0_obf.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/24 20:22:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1897.2M, current mem=1897.2M)
Saving symbol-table file ...
Saving congestion map file route.enc.dat/aes_cipher_top_0_obf.route.congmap.gz ...
% Begin Save AAE data ... (date=04/24 20:22:35, mem=1897.5M)
Saving AAE Data ...
% End Save AAE data ... (date=04/24 20:22:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1897.5M, current mem=1897.5M)
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/24 20:22:35, mem=1897.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/24 20:22:36, total cpu=0:00:00.1, real=0:00:01.0, peak res=1897.5M, current mem=1897.5M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/24 20:22:36, mem=1897.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/24 20:22:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1897.5M, current mem=1897.5M)
% Begin Save routing data ... (date=04/24 20:22:36, mem=1897.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=2341.6M) ***
% End Save routing data ... (date=04/24 20:22:36, total cpu=0:00:00.3, real=0:00:00.0, peak res=1897.6M, current mem=1897.6M)
Saving property file route.enc.dat/aes_cipher_top_0_obf.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2344.6M) ***
#Saving pin access data to file route.enc.dat/aes_cipher_top_0_obf.apa ...
#
% Begin Save power constraints data ... (date=04/24 20:22:37, mem=1897.6M)
% End Save power constraints data ... (date=04/24 20:22:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1897.6M, current mem=1897.6M)
Cmin Cmax
Generated self-contained design route.enc.dat
#% End save design ... (date=04/24 20:22:38, total cpu=0:00:02.2, real=0:00:04.0, peak res=1897.8M, current mem=1897.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile aes_cipher_top.post_route.power.rpt
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1898.76MB/3774.97MB/1964.55MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1898.76MB/3774.97MB/1964.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1898.76MB/3774.97MB/1964.55MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Apr-24 20:22:39 (2025-Apr-25 03:22:39 GMT)
2025-Apr-24 20:22:39 (2025-Apr-25 03:22:39 GMT): 10%
2025-Apr-24 20:22:39 (2025-Apr-25 03:22:39 GMT): 20%
2025-Apr-24 20:22:39 (2025-Apr-25 03:22:39 GMT): 30%

Finished Activity Propagation
2025-Apr-24 20:22:39 (2025-Apr-25 03:22:39 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.02MB/3774.97MB/1964.55MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Apr-24 20:22:39 (2025-Apr-25 03:22:39 GMT)
 ... Calculating switching power
2025-Apr-24 20:22:39 (2025-Apr-25 03:22:39 GMT): 10%
2025-Apr-24 20:22:39 (2025-Apr-25 03:22:39 GMT): 20%
2025-Apr-24 20:22:40 (2025-Apr-25 03:22:40 GMT): 30%
2025-Apr-24 20:22:40 (2025-Apr-25 03:22:40 GMT): 40%
2025-Apr-24 20:22:40 (2025-Apr-25 03:22:40 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-24 20:22:40 (2025-Apr-25 03:22:40 GMT): 60%
2025-Apr-24 20:22:40 (2025-Apr-25 03:22:40 GMT): 70%
2025-Apr-24 20:22:40 (2025-Apr-25 03:22:40 GMT): 80%
2025-Apr-24 20:22:40 (2025-Apr-25 03:22:40 GMT): 90%

Finished Calculating power
2025-Apr-24 20:22:40 (2025-Apr-25 03:22:40 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1899.02MB/3774.97MB/1964.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.02MB/3774.97MB/1964.55MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1899.02MB/3774.97MB/1964.55MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1899.02MB/3774.97MB/1964.55MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.59463043 	   51.9061%
Total Switching Power:       7.43450775 	   44.8997%
Total Leakage Power:         0.52889215 	    3.1942%
Total Power:                16.55803036
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1900.86MB/3774.97MB/1964.55MB)


Output file is .//aes_cipher_top.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile aes_cipher_top.post_route.summary.rpt
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell aes_cipher_top_0_obf.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file aes_cipher_top.post_route.summary.rpt

--------------------------------------------------------------------------------
Exiting Innovus on Thu Apr 24 23:20:29 2025
  Total CPU time:     2:03:48
  Total real time:    4:32:02
  Peak memory (main): 1964.55MB


*** Memory Usage v#1 (Current mem = 2382.391M, initial mem = 316.801M) ***
*** Message Summary: 4145 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=2:03:30, real=4:32:01, mem=2382.4M) ---
