{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1386356628546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1386356628546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 16:03:48 2013 " "Processing started: Fri Dec 06 16:03:48 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1386356628546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1386356628546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gen_dec -c gen_dec " "Command: quartus_map --read_settings_files=on --write_settings_files=off gen_dec -c gen_dec" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1386356628546 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1386356629109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_dec-beh " "Found design unit 1: gen_dec-beh" {  } { { "gen_dec.vhd" "" { Text "F:/Projects_FPGA/gen_decoder/gen_dec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1386356630218 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_dec " "Found entity 1: gen_dec" {  } { { "gen_dec.vhd" "" { Text "F:/Projects_FPGA/gen_decoder/gen_dec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386356630218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386356630218 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gen_dec " "Elaborating entity \"gen_dec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1386356630359 ""}
{ "Error" "EVRFX_VHDL_NON_CONSTANT_CHOICE" "gen_dec.vhd(29) " "VHDL aggregate error at gen_dec.vhd(29): choice must be constant" {  } { { "gen_dec.vhd" "" { Text "F:/Projects_FPGA/gen_decoder/gen_dec.vhd" 29 0 0 } }  } 0 10318 "VHDL aggregate error at %1!s!: choice must be constant" 0 0 "" 0 -1 1386356630375 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1 1386356630390 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "295 " "Peak virtual memory: 295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1386356630671 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 06 16:03:50 2013 " "Processing ended: Fri Dec 06 16:03:50 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1386356630671 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1386356630671 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1386356630671 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1386356630671 ""}
