<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v</a>
defines: 
time_elapsed: 1.008s
ram usage: 42896 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp6uel3e6y/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:39</a>: Compile module &#34;work@ccx_arbc&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:41</a>: Implicit port type (wire) for &#34;scan_out&#34;,
there are 12 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:39</a>: Top level module &#34;work@ccx_arbc&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>: Cannot find a module definition for &#34;work@ccx_arbc::ccx_arb&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp6uel3e6y/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_ccx_arbc
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp6uel3e6y/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp6uel3e6y/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@ccx_arbc)
 |vpiName:work@ccx_arbc
 |uhdmallPackages:
 \_package: builtin, parent:work@ccx_arbc
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@ccx_arbc, file:<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v</a>, line:39, parent:work@ccx_arbc
   |vpiDefName:work@ccx_arbc
   |vpiFullName:work@ccx_arbc
   |vpiPort:
   \_port: (scan_out), line:41
     |vpiName:scan_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scan_out), line:41
         |vpiName:scan_out
         |vpiFullName:work@ccx_arbc.scan_out
   |vpiPort:
   \_port: (ccx_dest_data_rdy_x), line:41
     |vpiName:ccx_dest_data_rdy_x
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ccx_dest_data_rdy_x), line:41
         |vpiName:ccx_dest_data_rdy_x
         |vpiFullName:work@ccx_arbc.ccx_dest_data_rdy_x
   |vpiPort:
   \_port: (arb_src5_grant_a), line:41
     |vpiName:arb_src5_grant_a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arb_src5_grant_a), line:41
         |vpiName:arb_src5_grant_a
         |vpiFullName:work@ccx_arbc.arb_src5_grant_a
   |vpiPort:
   \_port: (arb_src4_grant_a), line:41
     |vpiName:arb_src4_grant_a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arb_src4_grant_a), line:41
         |vpiName:arb_src4_grant_a
         |vpiFullName:work@ccx_arbc.arb_src4_grant_a
   |vpiPort:
   \_port: (arb_src3_grant_a), line:42
     |vpiName:arb_src3_grant_a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arb_src3_grant_a), line:42
         |vpiName:arb_src3_grant_a
         |vpiFullName:work@ccx_arbc.arb_src3_grant_a
   |vpiPort:
   \_port: (arb_src2_grant_a), line:42
     |vpiName:arb_src2_grant_a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arb_src2_grant_a), line:42
         |vpiName:arb_src2_grant_a
         |vpiFullName:work@ccx_arbc.arb_src2_grant_a
   |vpiPort:
   \_port: (arb_src1_grant_a), line:42
     |vpiName:arb_src1_grant_a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arb_src1_grant_a), line:42
         |vpiName:arb_src1_grant_a
         |vpiFullName:work@ccx_arbc.arb_src1_grant_a
   |vpiPort:
   \_port: (arb_src0_grant_a), line:43
     |vpiName:arb_src0_grant_a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arb_src0_grant_a), line:43
         |vpiName:arb_src0_grant_a
         |vpiFullName:work@ccx_arbc.arb_src0_grant_a
   |vpiPort:
   \_port: (arb_dp_grant_a), line:43
     |vpiName:arb_dp_grant_a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arb_dp_grant_a), line:43
         |vpiName:arb_dp_grant_a
         |vpiFullName:work@ccx_arbc.arb_dp_grant_a
   |vpiPort:
   \_port: (arb_dp_q0_hold_a), line:43
     |vpiName:arb_dp_q0_hold_a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arb_dp_q0_hold_a), line:43
         |vpiName:arb_dp_q0_hold_a
         |vpiFullName:work@ccx_arbc.arb_dp_q0_hold_a
   |vpiPort:
   \_port: (arb_dp_qsel0_a), line:44
     |vpiName:arb_dp_qsel0_a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arb_dp_qsel0_a), line:44
         |vpiName:arb_dp_qsel0_a
         |vpiFullName:work@ccx_arbc.arb_dp_qsel0_a
   |vpiPort:
   \_port: (arb_dp_qsel1_a), line:44
     |vpiName:arb_dp_qsel1_a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arb_dp_qsel1_a), line:44
         |vpiName:arb_dp_qsel1_a
         |vpiFullName:work@ccx_arbc.arb_dp_qsel1_a
   |vpiPort:
   \_port: (arb_dp_shift_x), line:44
     |vpiName:arb_dp_shift_x
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arb_dp_shift_x), line:44
         |vpiName:arb_dp_shift_x
         |vpiFullName:work@ccx_arbc.arb_dp_shift_x
   |vpiPort:
   \_port: (src5_arb_req_q), line:46
     |vpiName:src5_arb_req_q
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (src5_arb_req_q), line:46
         |vpiName:src5_arb_req_q
         |vpiFullName:work@ccx_arbc.src5_arb_req_q
   |vpiPort:
   \_port: (src5_arb_atom_q), line:46
     |vpiName:src5_arb_atom_q
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (src5_arb_atom_q), line:46
         |vpiName:src5_arb_atom_q
         |vpiFullName:work@ccx_arbc.src5_arb_atom_q
   |vpiPort:
   \_port: (src4_arb_req_q), line:46
     |vpiName:src4_arb_req_q
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (src4_arb_req_q), line:46
         |vpiName:src4_arb_req_q
         |vpiFullName:work@ccx_arbc.src4_arb_req_q
   |vpiPort:
   \_port: (src4_arb_atom_q), line:46
     |vpiName:src4_arb_atom_q
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (src4_arb_atom_q), line:46
         |vpiName:src4_arb_atom_q
         |vpiFullName:work@ccx_arbc.src4_arb_atom_q
   |vpiPort:
   \_port: (src3_arb_req_q), line:47
     |vpiName:src3_arb_req_q
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (src3_arb_req_q), line:47
         |vpiName:src3_arb_req_q
         |vpiFullName:work@ccx_arbc.src3_arb_req_q
   |vpiPort:
   \_port: (src3_arb_atom_q), line:47
     |vpiName:src3_arb_atom_q
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (src3_arb_atom_q), line:47
         |vpiName:src3_arb_atom_q
         |vpiFullName:work@ccx_arbc.src3_arb_atom_q
   |vpiPort:
   \_port: (src2_arb_req_q), line:47
     |vpiName:src2_arb_req_q
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (src2_arb_req_q), line:47
         |vpiName:src2_arb_req_q
         |vpiFullName:work@ccx_arbc.src2_arb_req_q
   |vpiPort:
   \_port: (src2_arb_atom_q), line:47
     |vpiName:src2_arb_atom_q
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (src2_arb_atom_q), line:47
         |vpiName:src2_arb_atom_q
         |vpiFullName:work@ccx_arbc.src2_arb_atom_q
   |vpiPort:
   \_port: (src1_arb_req_q), line:48
     |vpiName:src1_arb_req_q
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (src1_arb_req_q), line:48
         |vpiName:src1_arb_req_q
         |vpiFullName:work@ccx_arbc.src1_arb_req_q
   |vpiPort:
   \_port: (src1_arb_atom_q), line:48
     |vpiName:src1_arb_atom_q
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (src1_arb_atom_q), line:48
         |vpiName:src1_arb_atom_q
         |vpiFullName:work@ccx_arbc.src1_arb_atom_q
   |vpiPort:
   \_port: (src0_arb_req_q), line:48
     |vpiName:src0_arb_req_q
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (src0_arb_req_q), line:48
         |vpiName:src0_arb_req_q
         |vpiFullName:work@ccx_arbc.src0_arb_req_q
   |vpiPort:
   \_port: (src0_arb_atom_q), line:48
     |vpiName:src0_arb_atom_q
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (src0_arb_atom_q), line:48
         |vpiName:src0_arb_atom_q
         |vpiFullName:work@ccx_arbc.src0_arb_atom_q
   |vpiPort:
   \_port: (se), line:49
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:49
         |vpiName:se
         |vpiFullName:work@ccx_arbc.se
   |vpiPort:
   \_port: (scan_in), line:49
     |vpiName:scan_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scan_in), line:49
         |vpiName:scan_in
         |vpiFullName:work@ccx_arbc.scan_in
   |vpiPort:
   \_port: (reset_l), line:49
     |vpiName:reset_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset_l), line:49
         |vpiName:reset_l
         |vpiFullName:work@ccx_arbc.reset_l
   |vpiPort:
   \_port: (rclk), line:49
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:49
         |vpiName:rclk
         |vpiFullName:work@ccx_arbc.rclk
   |vpiPort:
   \_port: (adbginit_l), line:49
     |vpiName:adbginit_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (adbginit_l), line:49
         |vpiName:adbginit_l
         |vpiFullName:work@ccx_arbc.adbginit_l
   |vpiContAssign:
   \_cont_assign: , line:116
     |vpiRhs:
     \_constant: , line:116
       |vpiConstType:3
       |vpiDecompile:&#39;b0
       |vpiSize:1
       |BIN:0
     |vpiLhs:
     \_ref_obj: (src6_arb_atom_q), line:116
       |vpiName:src6_arb_atom_q
       |vpiFullName:work@ccx_arbc.src6_arb_atom_q
   |vpiContAssign:
   \_cont_assign: , line:117
     |vpiRhs:
     \_constant: , line:117
       |vpiConstType:3
       |vpiDecompile:&#39;b0
       |vpiSize:1
       |BIN:0
     |vpiLhs:
     \_ref_obj: (src6_arb_req_q), line:117
       |vpiName:src6_arb_req_q
       |vpiFullName:work@ccx_arbc.src6_arb_req_q
   |vpiContAssign:
   \_cont_assign: , line:118
     |vpiRhs:
     \_constant: , line:118
       |vpiConstType:3
       |vpiDecompile:&#39;b0
       |vpiSize:1
       |BIN:0
     |vpiLhs:
     \_ref_obj: (src7_arb_atom_q), line:118
       |vpiName:src7_arb_atom_q
       |vpiFullName:work@ccx_arbc.src7_arb_atom_q
   |vpiContAssign:
   \_cont_assign: , line:119
     |vpiRhs:
     \_constant: , line:119
       |vpiConstType:3
       |vpiDecompile:&#39;b0
       |vpiSize:1
       |BIN:0
     |vpiLhs:
     \_ref_obj: (src7_arb_req_q), line:119
       |vpiName:src7_arb_req_q
       |vpiFullName:work@ccx_arbc.src7_arb_req_q
   |vpiContAssign:
   \_cont_assign: , line:120
     |vpiRhs:
     \_constant: , line:120
       |vpiConstType:3
       |vpiDecompile:&#39;b0
       |vpiSize:1
       |BIN:0
     |vpiLhs:
     \_ref_obj: (stall1_q), line:120
       |vpiName:stall1_q
       |vpiFullName:work@ccx_arbc.stall1_q
   |vpiContAssign:
   \_cont_assign: , line:121
     |vpiRhs:
     \_constant: , line:121
       |vpiConstType:3
       |vpiDecompile:&#39;b0
       |vpiSize:1
       |BIN:0
     |vpiLhs:
     \_ref_obj: (stall2_q), line:121
       |vpiName:stall2_q
       |vpiFullName:work@ccx_arbc.stall2_q
   |vpiNet:
   \_logic_net: (src6_arb_atom_q), line:97
     |vpiName:src6_arb_atom_q
     |vpiFullName:work@ccx_arbc.src6_arb_atom_q
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (src6_arb_req_q), line:98
     |vpiName:src6_arb_req_q
     |vpiFullName:work@ccx_arbc.src6_arb_req_q
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (src7_arb_atom_q), line:99
     |vpiName:src7_arb_atom_q
     |vpiFullName:work@ccx_arbc.src7_arb_atom_q
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (src7_arb_req_q), line:100
     |vpiName:src7_arb_req_q
     |vpiFullName:work@ccx_arbc.src7_arb_req_q
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (stall1_q), line:101
     |vpiName:stall1_q
     |vpiFullName:work@ccx_arbc.stall1_q
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (stall2_q), line:102
     |vpiName:stall2_q
     |vpiFullName:work@ccx_arbc.stall2_q
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (sinka), line:105
     |vpiName:sinka
     |vpiFullName:work@ccx_arbc.sinka
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (sinkb), line:106
     |vpiName:sinkb
     |vpiFullName:work@ccx_arbc.sinkb
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (sinkc), line:107
     |vpiName:sinkc
     |vpiFullName:work@ccx_arbc.sinkc
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (sinkd), line:108
     |vpiName:sinkd
     |vpiFullName:work@ccx_arbc.sinkd
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (sinke), line:109
     |vpiName:sinke
     |vpiFullName:work@ccx_arbc.sinke
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (scan_out), line:41
   |vpiNet:
   \_logic_net: (ccx_dest_data_rdy_x), line:41
   |vpiNet:
   \_logic_net: (arb_src5_grant_a), line:41
   |vpiNet:
   \_logic_net: (arb_src4_grant_a), line:41
   |vpiNet:
   \_logic_net: (arb_src3_grant_a), line:42
   |vpiNet:
   \_logic_net: (arb_src2_grant_a), line:42
   |vpiNet:
   \_logic_net: (arb_src1_grant_a), line:42
   |vpiNet:
   \_logic_net: (arb_src0_grant_a), line:43
   |vpiNet:
   \_logic_net: (arb_dp_grant_a), line:43
   |vpiNet:
   \_logic_net: (arb_dp_q0_hold_a), line:43
   |vpiNet:
   \_logic_net: (arb_dp_qsel0_a), line:44
   |vpiNet:
   \_logic_net: (arb_dp_qsel1_a), line:44
   |vpiNet:
   \_logic_net: (arb_dp_shift_x), line:44
   |vpiNet:
   \_logic_net: (src5_arb_req_q), line:46
   |vpiNet:
   \_logic_net: (src5_arb_atom_q), line:46
   |vpiNet:
   \_logic_net: (src4_arb_req_q), line:46
   |vpiNet:
   \_logic_net: (src4_arb_atom_q), line:46
   |vpiNet:
   \_logic_net: (src3_arb_req_q), line:47
   |vpiNet:
   \_logic_net: (src3_arb_atom_q), line:47
   |vpiNet:
   \_logic_net: (src2_arb_req_q), line:47
   |vpiNet:
   \_logic_net: (src2_arb_atom_q), line:47
   |vpiNet:
   \_logic_net: (src1_arb_req_q), line:48
   |vpiNet:
   \_logic_net: (src1_arb_atom_q), line:48
   |vpiNet:
   \_logic_net: (src0_arb_req_q), line:48
   |vpiNet:
   \_logic_net: (src0_arb_atom_q), line:48
   |vpiNet:
   \_logic_net: (se), line:49
   |vpiNet:
   \_logic_net: (scan_in), line:49
   |vpiNet:
   \_logic_net: (reset_l), line:49
   |vpiNet:
   \_logic_net: (rclk), line:49
   |vpiNet:
   \_logic_net: (adbginit_l), line:49
 |uhdmtopModules:
 \_module: work@ccx_arbc (work@ccx_arbc), file:<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v</a>, line:39
   |vpiDefName:work@ccx_arbc
   |vpiName:work@ccx_arbc
   |vpiPort:
   \_port: (scan_out), line:41, parent:work@ccx_arbc
     |vpiName:scan_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scan_out), line:41, parent:work@ccx_arbc
         |vpiName:scan_out
         |vpiFullName:work@ccx_arbc.scan_out
   |vpiPort:
   \_port: (ccx_dest_data_rdy_x), line:41, parent:work@ccx_arbc
     |vpiName:ccx_dest_data_rdy_x
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ccx_dest_data_rdy_x), line:41, parent:work@ccx_arbc
         |vpiName:ccx_dest_data_rdy_x
         |vpiFullName:work@ccx_arbc.ccx_dest_data_rdy_x
   |vpiPort:
   \_port: (arb_src5_grant_a), line:41, parent:work@ccx_arbc
     |vpiName:arb_src5_grant_a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arb_src5_grant_a), line:41, parent:work@ccx_arbc
         |vpiName:arb_src5_grant_a
         |vpiFullName:work@ccx_arbc.arb_src5_grant_a
   |vpiPort:
   \_port: (arb_src4_grant_a), line:41, parent:work@ccx_arbc
     |vpiName:arb_src4_grant_a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arb_src4_grant_a), line:41, parent:work@ccx_arbc
         |vpiName:arb_src4_grant_a
         |vpiFullName:work@ccx_arbc.arb_src4_grant_a
   |vpiPort:
   \_port: (arb_src3_grant_a), line:42, parent:work@ccx_arbc
     |vpiName:arb_src3_grant_a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arb_src3_grant_a), line:42, parent:work@ccx_arbc
         |vpiName:arb_src3_grant_a
         |vpiFullName:work@ccx_arbc.arb_src3_grant_a
   |vpiPort:
   \_port: (arb_src2_grant_a), line:42, parent:work@ccx_arbc
     |vpiName:arb_src2_grant_a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arb_src2_grant_a), line:42, parent:work@ccx_arbc
         |vpiName:arb_src2_grant_a
         |vpiFullName:work@ccx_arbc.arb_src2_grant_a
   |vpiPort:
   \_port: (arb_src1_grant_a), line:42, parent:work@ccx_arbc
     |vpiName:arb_src1_grant_a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arb_src1_grant_a), line:42, parent:work@ccx_arbc
         |vpiName:arb_src1_grant_a
         |vpiFullName:work@ccx_arbc.arb_src1_grant_a
   |vpiPort:
   \_port: (arb_src0_grant_a), line:43, parent:work@ccx_arbc
     |vpiName:arb_src0_grant_a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arb_src0_grant_a), line:43, parent:work@ccx_arbc
         |vpiName:arb_src0_grant_a
         |vpiFullName:work@ccx_arbc.arb_src0_grant_a
   |vpiPort:
   \_port: (arb_dp_grant_a), line:43, parent:work@ccx_arbc
     |vpiName:arb_dp_grant_a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arb_dp_grant_a), line:43, parent:work@ccx_arbc
         |vpiName:arb_dp_grant_a
         |vpiFullName:work@ccx_arbc.arb_dp_grant_a
         |vpiRange:
         \_range: , line:66
           |vpiLeftRange:
           \_constant: , line:66
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
           |vpiRightRange:
           \_constant: , line:66
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (arb_dp_q0_hold_a), line:43, parent:work@ccx_arbc
     |vpiName:arb_dp_q0_hold_a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arb_dp_q0_hold_a), line:43, parent:work@ccx_arbc
         |vpiName:arb_dp_q0_hold_a
         |vpiFullName:work@ccx_arbc.arb_dp_q0_hold_a
         |vpiRange:
         \_range: , line:67
           |vpiLeftRange:
           \_constant: , line:67
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
           |vpiRightRange:
           \_constant: , line:67
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (arb_dp_qsel0_a), line:44, parent:work@ccx_arbc
     |vpiName:arb_dp_qsel0_a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arb_dp_qsel0_a), line:44, parent:work@ccx_arbc
         |vpiName:arb_dp_qsel0_a
         |vpiFullName:work@ccx_arbc.arb_dp_qsel0_a
         |vpiRange:
         \_range: , line:68
           |vpiLeftRange:
           \_constant: , line:68
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
           |vpiRightRange:
           \_constant: , line:68
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (arb_dp_qsel1_a), line:44, parent:work@ccx_arbc
     |vpiName:arb_dp_qsel1_a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arb_dp_qsel1_a), line:44, parent:work@ccx_arbc
         |vpiName:arb_dp_qsel1_a
         |vpiFullName:work@ccx_arbc.arb_dp_qsel1_a
         |vpiRange:
         \_range: , line:69
           |vpiLeftRange:
           \_constant: , line:69
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
           |vpiRightRange:
           \_constant: , line:69
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (arb_dp_shift_x), line:44, parent:work@ccx_arbc
     |vpiName:arb_dp_shift_x
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arb_dp_shift_x), line:44, parent:work@ccx_arbc
         |vpiName:arb_dp_shift_x
         |vpiFullName:work@ccx_arbc.arb_dp_shift_x
         |vpiRange:
         \_range: , line:70
           |vpiLeftRange:
           \_constant: , line:70
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
           |vpiRightRange:
           \_constant: , line:70
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (src5_arb_req_q), line:46, parent:work@ccx_arbc
     |vpiName:src5_arb_req_q
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (src5_arb_req_q), line:46, parent:work@ccx_arbc
         |vpiName:src5_arb_req_q
         |vpiFullName:work@ccx_arbc.src5_arb_req_q
   |vpiPort:
   \_port: (src5_arb_atom_q), line:46, parent:work@ccx_arbc
     |vpiName:src5_arb_atom_q
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (src5_arb_atom_q), line:46, parent:work@ccx_arbc
         |vpiName:src5_arb_atom_q
         |vpiFullName:work@ccx_arbc.src5_arb_atom_q
   |vpiPort:
   \_port: (src4_arb_req_q), line:46, parent:work@ccx_arbc
     |vpiName:src4_arb_req_q
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (src4_arb_req_q), line:46, parent:work@ccx_arbc
         |vpiName:src4_arb_req_q
         |vpiFullName:work@ccx_arbc.src4_arb_req_q
   |vpiPort:
   \_port: (src4_arb_atom_q), line:46, parent:work@ccx_arbc
     |vpiName:src4_arb_atom_q
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (src4_arb_atom_q), line:46, parent:work@ccx_arbc
         |vpiName:src4_arb_atom_q
         |vpiFullName:work@ccx_arbc.src4_arb_atom_q
   |vpiPort:
   \_port: (src3_arb_req_q), line:47, parent:work@ccx_arbc
     |vpiName:src3_arb_req_q
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (src3_arb_req_q), line:47, parent:work@ccx_arbc
         |vpiName:src3_arb_req_q
         |vpiFullName:work@ccx_arbc.src3_arb_req_q
   |vpiPort:
   \_port: (src3_arb_atom_q), line:47, parent:work@ccx_arbc
     |vpiName:src3_arb_atom_q
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (src3_arb_atom_q), line:47, parent:work@ccx_arbc
         |vpiName:src3_arb_atom_q
         |vpiFullName:work@ccx_arbc.src3_arb_atom_q
   |vpiPort:
   \_port: (src2_arb_req_q), line:47, parent:work@ccx_arbc
     |vpiName:src2_arb_req_q
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (src2_arb_req_q), line:47, parent:work@ccx_arbc
         |vpiName:src2_arb_req_q
         |vpiFullName:work@ccx_arbc.src2_arb_req_q
   |vpiPort:
   \_port: (src2_arb_atom_q), line:47, parent:work@ccx_arbc
     |vpiName:src2_arb_atom_q
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (src2_arb_atom_q), line:47, parent:work@ccx_arbc
         |vpiName:src2_arb_atom_q
         |vpiFullName:work@ccx_arbc.src2_arb_atom_q
   |vpiPort:
   \_port: (src1_arb_req_q), line:48, parent:work@ccx_arbc
     |vpiName:src1_arb_req_q
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (src1_arb_req_q), line:48, parent:work@ccx_arbc
         |vpiName:src1_arb_req_q
         |vpiFullName:work@ccx_arbc.src1_arb_req_q
   |vpiPort:
   \_port: (src1_arb_atom_q), line:48, parent:work@ccx_arbc
     |vpiName:src1_arb_atom_q
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (src1_arb_atom_q), line:48, parent:work@ccx_arbc
         |vpiName:src1_arb_atom_q
         |vpiFullName:work@ccx_arbc.src1_arb_atom_q
   |vpiPort:
   \_port: (src0_arb_req_q), line:48, parent:work@ccx_arbc
     |vpiName:src0_arb_req_q
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (src0_arb_req_q), line:48, parent:work@ccx_arbc
         |vpiName:src0_arb_req_q
         |vpiFullName:work@ccx_arbc.src0_arb_req_q
   |vpiPort:
   \_port: (src0_arb_atom_q), line:48, parent:work@ccx_arbc
     |vpiName:src0_arb_atom_q
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (src0_arb_atom_q), line:48, parent:work@ccx_arbc
         |vpiName:src0_arb_atom_q
         |vpiFullName:work@ccx_arbc.src0_arb_atom_q
   |vpiPort:
   \_port: (se), line:49, parent:work@ccx_arbc
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:49, parent:work@ccx_arbc
         |vpiName:se
         |vpiFullName:work@ccx_arbc.se
   |vpiPort:
   \_port: (scan_in), line:49, parent:work@ccx_arbc
     |vpiName:scan_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scan_in), line:49, parent:work@ccx_arbc
         |vpiName:scan_in
         |vpiFullName:work@ccx_arbc.scan_in
   |vpiPort:
   \_port: (reset_l), line:49, parent:work@ccx_arbc
     |vpiName:reset_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset_l), line:49, parent:work@ccx_arbc
         |vpiName:reset_l
         |vpiFullName:work@ccx_arbc.reset_l
   |vpiPort:
   \_port: (rclk), line:49, parent:work@ccx_arbc
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:49, parent:work@ccx_arbc
         |vpiName:rclk
         |vpiFullName:work@ccx_arbc.rclk
   |vpiPort:
   \_port: (adbginit_l), line:49, parent:work@ccx_arbc
     |vpiName:adbginit_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (adbginit_l), line:49, parent:work@ccx_arbc
         |vpiName:adbginit_l
         |vpiFullName:work@ccx_arbc.adbginit_l
   |vpiModule:
   \_module: work@ccx_arbc::ccx_arb (ccx_arb), file:<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v</a>, line:143, parent:work@ccx_arbc
     |vpiDefName:work@ccx_arbc::ccx_arb
     |vpiName:ccx_arb
     |vpiFullName:work@ccx_arbc.ccx_arb
     |vpiPort:
     \_port: (arb_dp_grant_a), parent:ccx_arb
       |vpiName:arb_dp_grant_a
       |vpiHighConn:
       \_operation: , line:145
         |vpiOpType:33
         |vpiOperand:
         \_bit_select: (sinka), line:145
           |vpiName:sinka
           |vpiIndex:
           \_constant: , line:145
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_bit_select: (sinka), line:145
           |vpiName:sinka
           |vpiIndex:
           \_constant: , line:145
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiOperand:
         \_part_select: , line:145, parent:arb_dp_grant_a
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arb_dp_grant_a)
           |vpiLeftRange:
           \_constant: , line:145
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
           |vpiRightRange:
           \_constant: , line:145
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (arb_dp_q0_hold_a), parent:ccx_arb
       |vpiName:arb_dp_q0_hold_a
       |vpiHighConn:
       \_operation: , line:146
         |vpiOpType:33
         |vpiOperand:
         \_bit_select: (sinkb), line:146
           |vpiName:sinkb
           |vpiIndex:
           \_constant: , line:146
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_bit_select: (sinkb), line:146
           |vpiName:sinkb
           |vpiIndex:
           \_constant: , line:146
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiOperand:
         \_part_select: , line:146, parent:arb_dp_q0_hold_a
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arb_dp_q0_hold_a)
           |vpiLeftRange:
           \_constant: , line:146
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
           |vpiRightRange:
           \_constant: , line:146
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (arb_dp_qsel0_a), parent:ccx_arb
       |vpiName:arb_dp_qsel0_a
       |vpiHighConn:
       \_operation: , line:147
         |vpiOpType:33
         |vpiOperand:
         \_bit_select: (sinkc), line:147
           |vpiName:sinkc
           |vpiIndex:
           \_constant: , line:147
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_bit_select: (sinkc), line:147
           |vpiName:sinkc
           |vpiIndex:
           \_constant: , line:147
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiOperand:
         \_part_select: , line:147, parent:arb_dp_qsel0_a
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arb_dp_qsel0_a)
           |vpiLeftRange:
           \_constant: , line:147
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
           |vpiRightRange:
           \_constant: , line:147
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (arb_dp_qsel1_a), parent:ccx_arb
       |vpiName:arb_dp_qsel1_a
       |vpiHighConn:
       \_operation: , line:148
         |vpiOpType:33
         |vpiOperand:
         \_bit_select: (sinkd), line:148
           |vpiName:sinkd
           |vpiIndex:
           \_constant: , line:148
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_bit_select: (sinkd), line:148
           |vpiName:sinkd
           |vpiIndex:
           \_constant: , line:148
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiOperand:
         \_part_select: , line:148, parent:arb_dp_qsel1_a
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arb_dp_qsel1_a)
           |vpiLeftRange:
           \_constant: , line:148
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
           |vpiRightRange:
           \_constant: , line:148
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (arb_dp_shift_x), parent:ccx_arb
       |vpiName:arb_dp_shift_x
       |vpiHighConn:
       \_operation: , line:149
         |vpiOpType:33
         |vpiOperand:
         \_bit_select: (sinke), line:149
           |vpiName:sinke
           |vpiIndex:
           \_constant: , line:149
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_bit_select: (sinke), line:149
           |vpiName:sinke
           |vpiIndex:
           \_constant: , line:149
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiOperand:
         \_part_select: , line:149, parent:arb_dp_shift_x
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arb_dp_shift_x)
           |vpiLeftRange:
           \_constant: , line:149
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
           |vpiRightRange:
           \_constant: , line:149
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (arb_src0_grant_a), parent:ccx_arb
       |vpiName:arb_src0_grant_a
       |vpiHighConn:
       \_ref_obj: (arb_src0_grant_a), line:150
         |vpiName:arb_src0_grant_a
         |vpiActual:
         \_logic_net: (arb_src0_grant_a), line:43, parent:work@ccx_arbc
     |vpiPort:
     \_port: (arb_src1_grant_a), parent:ccx_arb
       |vpiName:arb_src1_grant_a
       |vpiHighConn:
       \_ref_obj: (arb_src1_grant_a), line:151
         |vpiName:arb_src1_grant_a
         |vpiActual:
         \_logic_net: (arb_src1_grant_a), line:42, parent:work@ccx_arbc
     |vpiPort:
     \_port: (arb_src2_grant_a), parent:ccx_arb
       |vpiName:arb_src2_grant_a
       |vpiHighConn:
       \_ref_obj: (arb_src2_grant_a), line:152
         |vpiName:arb_src2_grant_a
         |vpiActual:
         \_logic_net: (arb_src2_grant_a), line:42, parent:work@ccx_arbc
     |vpiPort:
     \_port: (arb_src3_grant_a), parent:ccx_arb
       |vpiName:arb_src3_grant_a
       |vpiHighConn:
       \_ref_obj: (arb_src3_grant_a), line:153
         |vpiName:arb_src3_grant_a
         |vpiActual:
         \_logic_net: (arb_src3_grant_a), line:42, parent:work@ccx_arbc
     |vpiPort:
     \_port: (arb_src4_grant_a), parent:ccx_arb
       |vpiName:arb_src4_grant_a
       |vpiHighConn:
       \_ref_obj: (arb_src4_grant_a), line:154
         |vpiName:arb_src4_grant_a
         |vpiActual:
         \_logic_net: (arb_src4_grant_a), line:41, parent:work@ccx_arbc
     |vpiPort:
     \_port: (arb_src5_grant_a), parent:ccx_arb
       |vpiName:arb_src5_grant_a
       |vpiHighConn:
       \_ref_obj: (arb_src5_grant_a), line:155
         |vpiName:arb_src5_grant_a
         |vpiActual:
         \_logic_net: (arb_src5_grant_a), line:41, parent:work@ccx_arbc
     |vpiPort:
     \_port: (arb_src6_grant_a), parent:ccx_arb
       |vpiName:arb_src6_grant_a
       |vpiHighConn:
       \_ref_obj: (arb_src6_grant_a), line:156
         |vpiName:arb_src6_grant_a
     |vpiPort:
     \_port: (arb_src7_grant_a), parent:ccx_arb
       |vpiName:arb_src7_grant_a
       |vpiHighConn:
       \_ref_obj: (arb_src7_grant_a), line:157
         |vpiName:arb_src7_grant_a
     |vpiPort:
     \_port: (ccx_dest_atom_x), parent:ccx_arb
       |vpiName:ccx_dest_atom_x
       |vpiHighConn:
       \_ref_obj: (ccx_dest_atom_x), line:158
         |vpiName:ccx_dest_atom_x
     |vpiPort:
     \_port: (ccx_dest_data_rdy_x), parent:ccx_arb
       |vpiName:ccx_dest_data_rdy_x
       |vpiHighConn:
       \_ref_obj: (ccx_dest_data_rdy_x), line:159
         |vpiName:ccx_dest_data_rdy_x
         |vpiActual:
         \_logic_net: (ccx_dest_data_rdy_x), line:41, parent:work@ccx_arbc
     |vpiPort:
     \_port: (scan_out), parent:ccx_arb
       |vpiName:scan_out
       |vpiHighConn:
       \_ref_obj: (scan_out), line:160
         |vpiName:scan_out
         |vpiActual:
         \_logic_net: (scan_out), line:41, parent:work@ccx_arbc
     |vpiPort:
     \_port: (adbginit_l), parent:ccx_arb
       |vpiName:adbginit_l
       |vpiHighConn:
       \_ref_obj: (adbginit_l), line:162
         |vpiName:adbginit_l
         |vpiActual:
         \_logic_net: (adbginit_l), line:49, parent:work@ccx_arbc
     |vpiPort:
     \_port: (rclk), parent:ccx_arb
       |vpiName:rclk
       |vpiHighConn:
       \_ref_obj: (rclk), line:163
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:49, parent:work@ccx_arbc
     |vpiPort:
     \_port: (reset_l), parent:ccx_arb
       |vpiName:reset_l
       |vpiHighConn:
       \_ref_obj: (reset_l), line:164
         |vpiName:reset_l
         |vpiActual:
         \_logic_net: (reset_l), line:49, parent:work@ccx_arbc
     |vpiPort:
     \_port: (src0_arb_atom_q), parent:ccx_arb
       |vpiName:src0_arb_atom_q
       |vpiHighConn:
       \_ref_obj: (src0_arb_atom_q), line:165
         |vpiName:src0_arb_atom_q
         |vpiActual:
         \_logic_net: (src0_arb_atom_q), line:48, parent:work@ccx_arbc
     |vpiPort:
     \_port: (src0_arb_req_q), parent:ccx_arb
       |vpiName:src0_arb_req_q
       |vpiHighConn:
       \_ref_obj: (src0_arb_req_q), line:166
         |vpiName:src0_arb_req_q
         |vpiActual:
         \_logic_net: (src0_arb_req_q), line:48, parent:work@ccx_arbc
     |vpiPort:
     \_port: (src1_arb_atom_q), parent:ccx_arb
       |vpiName:src1_arb_atom_q
       |vpiHighConn:
       \_ref_obj: (src1_arb_atom_q), line:167
         |vpiName:src1_arb_atom_q
         |vpiActual:
         \_logic_net: (src1_arb_atom_q), line:48, parent:work@ccx_arbc
     |vpiPort:
     \_port: (src1_arb_req_q), parent:ccx_arb
       |vpiName:src1_arb_req_q
       |vpiHighConn:
       \_ref_obj: (src1_arb_req_q), line:168
         |vpiName:src1_arb_req_q
         |vpiActual:
         \_logic_net: (src1_arb_req_q), line:48, parent:work@ccx_arbc
     |vpiPort:
     \_port: (src2_arb_atom_q), parent:ccx_arb
       |vpiName:src2_arb_atom_q
       |vpiHighConn:
       \_ref_obj: (src2_arb_atom_q), line:169
         |vpiName:src2_arb_atom_q
         |vpiActual:
         \_logic_net: (src2_arb_atom_q), line:47, parent:work@ccx_arbc
     |vpiPort:
     \_port: (src2_arb_req_q), parent:ccx_arb
       |vpiName:src2_arb_req_q
       |vpiHighConn:
       \_ref_obj: (src2_arb_req_q), line:170
         |vpiName:src2_arb_req_q
         |vpiActual:
         \_logic_net: (src2_arb_req_q), line:47, parent:work@ccx_arbc
     |vpiPort:
     \_port: (src3_arb_atom_q), parent:ccx_arb
       |vpiName:src3_arb_atom_q
       |vpiHighConn:
       \_ref_obj: (src3_arb_atom_q), line:171
         |vpiName:src3_arb_atom_q
         |vpiActual:
         \_logic_net: (src3_arb_atom_q), line:47, parent:work@ccx_arbc
     |vpiPort:
     \_port: (src3_arb_req_q), parent:ccx_arb
       |vpiName:src3_arb_req_q
       |vpiHighConn:
       \_ref_obj: (src3_arb_req_q), line:172
         |vpiName:src3_arb_req_q
         |vpiActual:
         \_logic_net: (src3_arb_req_q), line:47, parent:work@ccx_arbc
     |vpiPort:
     \_port: (src4_arb_atom_q), parent:ccx_arb
       |vpiName:src4_arb_atom_q
       |vpiHighConn:
       \_ref_obj: (src4_arb_atom_q), line:173
         |vpiName:src4_arb_atom_q
         |vpiActual:
         \_logic_net: (src4_arb_atom_q), line:46, parent:work@ccx_arbc
     |vpiPort:
     \_port: (src4_arb_req_q), parent:ccx_arb
       |vpiName:src4_arb_req_q
       |vpiHighConn:
       \_ref_obj: (src4_arb_req_q), line:174
         |vpiName:src4_arb_req_q
         |vpiActual:
         \_logic_net: (src4_arb_req_q), line:46, parent:work@ccx_arbc
     |vpiPort:
     \_port: (src5_arb_atom_q), parent:ccx_arb
       |vpiName:src5_arb_atom_q
       |vpiHighConn:
       \_ref_obj: (src5_arb_atom_q), line:175
         |vpiName:src5_arb_atom_q
         |vpiActual:
         \_logic_net: (src5_arb_atom_q), line:46, parent:work@ccx_arbc
     |vpiPort:
     \_port: (src5_arb_req_q), parent:ccx_arb
       |vpiName:src5_arb_req_q
       |vpiHighConn:
       \_ref_obj: (src5_arb_req_q), line:176
         |vpiName:src5_arb_req_q
         |vpiActual:
         \_logic_net: (src5_arb_req_q), line:46, parent:work@ccx_arbc
     |vpiPort:
     \_port: (src6_arb_atom_q), parent:ccx_arb
       |vpiName:src6_arb_atom_q
       |vpiHighConn:
       \_ref_obj: (src6_arb_atom_q), line:177
         |vpiName:src6_arb_atom_q
         |vpiActual:
         \_logic_net: (src6_arb_atom_q), line:97, parent:work@ccx_arbc
           |vpiName:src6_arb_atom_q
           |vpiFullName:work@ccx_arbc.src6_arb_atom_q
           |vpiNetType:1
     |vpiPort:
     \_port: (src6_arb_req_q), parent:ccx_arb
       |vpiName:src6_arb_req_q
       |vpiHighConn:
       \_ref_obj: (src6_arb_req_q), line:178
         |vpiName:src6_arb_req_q
         |vpiActual:
         \_logic_net: (src6_arb_req_q), line:98, parent:work@ccx_arbc
           |vpiName:src6_arb_req_q
           |vpiFullName:work@ccx_arbc.src6_arb_req_q
           |vpiNetType:1
     |vpiPort:
     \_port: (src7_arb_atom_q), parent:ccx_arb
       |vpiName:src7_arb_atom_q
       |vpiHighConn:
       \_ref_obj: (src7_arb_atom_q), line:179
         |vpiName:src7_arb_atom_q
         |vpiActual:
         \_logic_net: (src7_arb_atom_q), line:99, parent:work@ccx_arbc
           |vpiName:src7_arb_atom_q
           |vpiFullName:work@ccx_arbc.src7_arb_atom_q
           |vpiNetType:1
     |vpiPort:
     \_port: (src7_arb_req_q), parent:ccx_arb
       |vpiName:src7_arb_req_q
       |vpiHighConn:
       \_ref_obj: (src7_arb_req_q), line:180
         |vpiName:src7_arb_req_q
         |vpiActual:
         \_logic_net: (src7_arb_req_q), line:100, parent:work@ccx_arbc
           |vpiName:src7_arb_req_q
           |vpiFullName:work@ccx_arbc.src7_arb_req_q
           |vpiNetType:1
     |vpiPort:
     \_port: (stall1_q), parent:ccx_arb
       |vpiName:stall1_q
       |vpiHighConn:
       \_ref_obj: (stall1_q), line:181
         |vpiName:stall1_q
         |vpiActual:
         \_logic_net: (stall1_q), line:101, parent:work@ccx_arbc
           |vpiName:stall1_q
           |vpiFullName:work@ccx_arbc.stall1_q
           |vpiNetType:1
     |vpiPort:
     \_port: (stall2_q), parent:ccx_arb
       |vpiName:stall2_q
       |vpiHighConn:
       \_ref_obj: (stall2_q), line:182
         |vpiName:stall2_q
         |vpiActual:
         \_logic_net: (stall2_q), line:102, parent:work@ccx_arbc
           |vpiName:stall2_q
           |vpiFullName:work@ccx_arbc.stall2_q
           |vpiNetType:1
     |vpiPort:
     \_port: (scan_in), parent:ccx_arb
       |vpiName:scan_in
       |vpiHighConn:
       \_ref_obj: (scan_in), line:183
         |vpiName:scan_in
         |vpiActual:
         \_logic_net: (scan_in), line:49, parent:work@ccx_arbc
     |vpiPort:
     \_port: (se), parent:ccx_arb
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:184
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:49, parent:work@ccx_arbc
     |vpiInstance:
     \_module: work@ccx_arbc (work@ccx_arbc), file:<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v</a>, line:39
   |vpiNet:
   \_logic_net: (src6_arb_atom_q), line:97, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (src6_arb_req_q), line:98, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (src7_arb_atom_q), line:99, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (src7_arb_req_q), line:100, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (stall1_q), line:101, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (stall2_q), line:102, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (sinka), line:105, parent:work@ccx_arbc
     |vpiName:sinka
     |vpiFullName:work@ccx_arbc.sinka
     |vpiNetType:1
     |vpiRange:
     \_range: , line:105
       |vpiLeftRange:
       \_constant: , line:105
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:105
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (sinkb), line:106, parent:work@ccx_arbc
     |vpiName:sinkb
     |vpiFullName:work@ccx_arbc.sinkb
     |vpiNetType:1
     |vpiRange:
     \_range: , line:106
       |vpiLeftRange:
       \_constant: , line:106
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:106
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (sinkc), line:107, parent:work@ccx_arbc
     |vpiName:sinkc
     |vpiFullName:work@ccx_arbc.sinkc
     |vpiNetType:1
     |vpiRange:
     \_range: , line:107
       |vpiLeftRange:
       \_constant: , line:107
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:107
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (sinkd), line:108, parent:work@ccx_arbc
     |vpiName:sinkd
     |vpiFullName:work@ccx_arbc.sinkd
     |vpiNetType:1
     |vpiRange:
     \_range: , line:108
       |vpiLeftRange:
       \_constant: , line:108
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:108
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (sinke), line:109, parent:work@ccx_arbc
     |vpiName:sinke
     |vpiFullName:work@ccx_arbc.sinke
     |vpiNetType:1
     |vpiRange:
     \_range: , line:109
       |vpiLeftRange:
       \_constant: , line:109
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:109
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (scan_out), line:41, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (ccx_dest_data_rdy_x), line:41, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (arb_src5_grant_a), line:41, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (arb_src4_grant_a), line:41, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (arb_src3_grant_a), line:42, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (arb_src2_grant_a), line:42, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (arb_src1_grant_a), line:42, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (arb_src0_grant_a), line:43, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (arb_dp_grant_a), line:43, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (arb_dp_q0_hold_a), line:43, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (arb_dp_qsel0_a), line:44, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (arb_dp_qsel1_a), line:44, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (arb_dp_shift_x), line:44, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (src5_arb_req_q), line:46, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (src5_arb_atom_q), line:46, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (src4_arb_req_q), line:46, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (src4_arb_atom_q), line:46, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (src3_arb_req_q), line:47, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (src3_arb_atom_q), line:47, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (src2_arb_req_q), line:47, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (src2_arb_atom_q), line:47, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (src1_arb_req_q), line:48, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (src1_arb_atom_q), line:48, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (src0_arb_req_q), line:48, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (src0_arb_atom_q), line:48, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (se), line:49, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (scan_in), line:49, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (reset_l), line:49, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (rclk), line:49, parent:work@ccx_arbc
   |vpiNet:
   \_logic_net: (adbginit_l), line:49, parent:work@ccx_arbc
Object: \work_ccx_arbc of type 3000
Object: \work_ccx_arbc of type 32
Object: \scan_out of type 44
Object: \ccx_dest_data_rdy_x of type 44
Object: \arb_src5_grant_a of type 44
Object: \arb_src4_grant_a of type 44
Object: \arb_src3_grant_a of type 44
Object: \arb_src2_grant_a of type 44
Object: \arb_src1_grant_a of type 44
Object: \arb_src0_grant_a of type 44
Object: \arb_dp_grant_a of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arb_dp_q0_hold_a of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arb_dp_qsel0_a of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arb_dp_qsel1_a of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arb_dp_shift_x of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \src5_arb_req_q of type 44
Object: \src5_arb_atom_q of type 44
Object: \src4_arb_req_q of type 44
Object: \src4_arb_atom_q of type 44
Object: \src3_arb_req_q of type 44
Object: \src3_arb_atom_q of type 44
Object: \src2_arb_req_q of type 44
Object: \src2_arb_atom_q of type 44
Object: \src1_arb_req_q of type 44
Object: \src1_arb_atom_q of type 44
Object: \src0_arb_req_q of type 44
Object: \src0_arb_atom_q of type 44
Object: \se of type 44
Object: \scan_in of type 44
Object: \reset_l of type 44
Object: \rclk of type 44
Object: \adbginit_l of type 44
Object: \ccx_arb of type 32
Object: \arb_dp_grant_a of type 44
Object: \arb_dp_q0_hold_a of type 44
Object: \arb_dp_qsel0_a of type 44
Object: \arb_dp_qsel1_a of type 44
Object: \arb_dp_shift_x of type 44
Object: \arb_src0_grant_a of type 44
Object: \arb_src1_grant_a of type 44
Object: \arb_src2_grant_a of type 44
Object: \arb_src3_grant_a of type 44
Object: \arb_src4_grant_a of type 44
Object: \arb_src5_grant_a of type 44
Object: \arb_src6_grant_a of type 44
Object: \arb_src7_grant_a of type 44
Object: \ccx_dest_atom_x of type 44
Object: \ccx_dest_data_rdy_x of type 44
Object: \scan_out of type 44
Object: \adbginit_l of type 44
Object: \rclk of type 44
Object: \reset_l of type 44
Object: \src0_arb_atom_q of type 44
Object: \src0_arb_req_q of type 44
Object: \src1_arb_atom_q of type 44
Object: \src1_arb_req_q of type 44
Object: \src2_arb_atom_q of type 44
Object: \src2_arb_req_q of type 44
Object: \src3_arb_atom_q of type 44
Object: \src3_arb_req_q of type 44
Object: \src4_arb_atom_q of type 44
Object: \src4_arb_req_q of type 44
Object: \src5_arb_atom_q of type 44
Object: \src5_arb_req_q of type 44
Object: \src6_arb_atom_q of type 44
Object: \src6_arb_req_q of type 44
Object: \src7_arb_atom_q of type 44
Object: \src7_arb_req_q of type 44
Object: \stall1_q of type 44
Object: \stall2_q of type 44
Object: \scan_in of type 44
Object: \se of type 44
Object: \src6_arb_atom_q of type 36
Object: \src6_arb_req_q of type 36
Object: \src7_arb_atom_q of type 36
Object: \src7_arb_req_q of type 36
Object: \stall1_q of type 36
Object: \stall2_q of type 36
Object: \sinka of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \sinkb of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \sinkc of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \sinkd of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \sinke of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \scan_out of type 36
Object: \ccx_dest_data_rdy_x of type 36
Object: \arb_src5_grant_a of type 36
Object: \arb_src4_grant_a of type 36
Object: \arb_src3_grant_a of type 36
Object: \arb_src2_grant_a of type 36
Object: \arb_src1_grant_a of type 36
Object: \arb_src0_grant_a of type 36
Object: \arb_dp_grant_a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arb_dp_q0_hold_a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arb_dp_qsel0_a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arb_dp_qsel1_a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arb_dp_shift_x of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \src5_arb_req_q of type 36
Object: \src5_arb_atom_q of type 36
Object: \src4_arb_req_q of type 36
Object: \src4_arb_atom_q of type 36
Object: \src3_arb_req_q of type 36
Object: \src3_arb_atom_q of type 36
Object: \src2_arb_req_q of type 36
Object: \src2_arb_atom_q of type 36
Object: \src1_arb_req_q of type 36
Object: \src1_arb_atom_q of type 36
Object: \src0_arb_req_q of type 36
Object: \src0_arb_atom_q of type 36
Object: \se of type 36
Object: \scan_in of type 36
Object: \reset_l of type 36
Object: \rclk of type 36
Object: \adbginit_l of type 36
Object: \work_ccx_arbc of type 32
Object: \scan_out of type 44
Object: \ccx_dest_data_rdy_x of type 44
Object: \arb_src5_grant_a of type 44
Object: \arb_src4_grant_a of type 44
Object: \arb_src3_grant_a of type 44
Object: \arb_src2_grant_a of type 44
Object: \arb_src1_grant_a of type 44
Object: \arb_src0_grant_a of type 44
Object: \arb_dp_grant_a of type 44
Object: \arb_dp_q0_hold_a of type 44
Object: \arb_dp_qsel0_a of type 44
Object: \arb_dp_qsel1_a of type 44
Object: \arb_dp_shift_x of type 44
Object: \src5_arb_req_q of type 44
Object: \src5_arb_atom_q of type 44
Object: \src4_arb_req_q of type 44
Object: \src4_arb_atom_q of type 44
Object: \src3_arb_req_q of type 44
Object: \src3_arb_atom_q of type 44
Object: \src2_arb_req_q of type 44
Object: \src2_arb_atom_q of type 44
Object: \src1_arb_req_q of type 44
Object: \src1_arb_atom_q of type 44
Object: \src0_arb_req_q of type 44
Object: \src0_arb_atom_q of type 44
Object: \se of type 44
Object: \scan_in of type 44
Object: \reset_l of type 44
Object: \rclk of type 44
Object: \adbginit_l of type 44
Object:  of type 8
Object: \src6_arb_atom_q of type 608
Object:  of type 7
Object:  of type 8
Object: \src6_arb_req_q of type 608
Object:  of type 7
Object:  of type 8
Object: \src7_arb_atom_q of type 608
Object:  of type 7
Object:  of type 8
Object: \src7_arb_req_q of type 608
Object:  of type 7
Object:  of type 8
Object: \stall1_q of type 608
Object:  of type 7
Object:  of type 8
Object: \stall2_q of type 608
Object:  of type 7
Object: \src6_arb_atom_q of type 36
Object: \src6_arb_req_q of type 36
Object: \src7_arb_atom_q of type 36
Object: \src7_arb_req_q of type 36
Object: \stall1_q of type 36
Object: \stall2_q of type 36
Object: \sinka of type 36
Object: \sinkb of type 36
Object: \sinkc of type 36
Object: \sinkd of type 36
Object: \sinke of type 36
Object: \scan_out of type 36
Object: \ccx_dest_data_rdy_x of type 36
Object: \arb_src5_grant_a of type 36
Object: \arb_src4_grant_a of type 36
Object: \arb_src3_grant_a of type 36
Object: \arb_src2_grant_a of type 36
Object: \arb_src1_grant_a of type 36
Object: \arb_src0_grant_a of type 36
Object: \arb_dp_grant_a of type 36
Object: \arb_dp_q0_hold_a of type 36
Object: \arb_dp_qsel0_a of type 36
Object: \arb_dp_qsel1_a of type 36
Object: \arb_dp_shift_x of type 36
Object: \src5_arb_req_q of type 36
Object: \src5_arb_atom_q of type 36
Object: \src4_arb_req_q of type 36
Object: \src4_arb_atom_q of type 36
Object: \src3_arb_req_q of type 36
Object: \src3_arb_atom_q of type 36
Object: \src2_arb_req_q of type 36
Object: \src2_arb_atom_q of type 36
Object: \src1_arb_req_q of type 36
Object: \src1_arb_atom_q of type 36
Object: \src0_arb_req_q of type 36
Object: \src0_arb_atom_q of type 36
Object: \se of type 36
Object: \scan_in of type 36
Object: \reset_l of type 36
Object: \rclk of type 36
Object: \adbginit_l of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_ccx_arbc::ccx_arb&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26273f0] str=&#39;\work_ccx_arbc::ccx_arb&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2627530] str=&#39;\arb_dp_grant_a&#39; port=31
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2627670] str=&#39;\arb_dp_q0_hold_a&#39; port=32
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26277b0] str=&#39;\arb_dp_qsel0_a&#39; port=33
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26278d0] str=&#39;\arb_dp_qsel1_a&#39; port=34
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26279f0] str=&#39;\arb_dp_shift_x&#39; port=35
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2627b60] str=&#39;\arb_src0_grant_a&#39; port=36
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2627c80] str=&#39;\arb_src1_grant_a&#39; port=37
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2627da0] str=&#39;\arb_src2_grant_a&#39; port=38
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2627ec0] str=&#39;\arb_src3_grant_a&#39; port=39
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2627fe0] str=&#39;\arb_src4_grant_a&#39; port=40
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2628100] str=&#39;\arb_src5_grant_a&#39; port=41
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2628220] str=&#39;\arb_src6_grant_a&#39; port=42
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2628340] str=&#39;\arb_src7_grant_a&#39; port=43
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2628460] str=&#39;\ccx_dest_atom_x&#39; port=44
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2628580] str=&#39;\ccx_dest_data_rdy_x&#39; port=45
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26286a0] str=&#39;\scan_out&#39; port=46
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26287c0] str=&#39;\adbginit_l&#39; port=47
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26289f0] str=&#39;\rclk&#39; port=48
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2628b10] str=&#39;\reset_l&#39; port=49
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2628c30] str=&#39;\src0_arb_atom_q&#39; port=50
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2628d50] str=&#39;\src0_arb_req_q&#39; port=51
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2628e70] str=&#39;\src1_arb_atom_q&#39; port=52
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2628f90] str=&#39;\src1_arb_req_q&#39; port=53
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26290b0] str=&#39;\src2_arb_atom_q&#39; port=54
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26291d0] str=&#39;\src2_arb_req_q&#39; port=55
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26292f0] str=&#39;\src3_arb_atom_q&#39; port=56
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2629410] str=&#39;\src3_arb_req_q&#39; port=57
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2629530] str=&#39;\src4_arb_atom_q&#39; port=58
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2629650] str=&#39;\src4_arb_req_q&#39; port=59
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2629770] str=&#39;\src5_arb_atom_q&#39; port=60
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2629890] str=&#39;\src5_arb_req_q&#39; port=61
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26299b0] str=&#39;\src6_arb_atom_q&#39; port=62
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2629ad0] str=&#39;\src6_arb_req_q&#39; port=63
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2629e00] str=&#39;\src7_arb_atom_q&#39; port=64
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2629f20] str=&#39;\src7_arb_req_q&#39; port=65
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x262a040] str=&#39;\stall1_q&#39; port=66
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x262a160] str=&#39;\stall2_q&#39; port=67
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x262a280] str=&#39;\scan_in&#39; port=68
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x262a3a0] str=&#39;\se&#39; port=69
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26273f0] str=&#39;\work_ccx_arbc::ccx_arb&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2627530] str=&#39;\arb_dp_grant_a&#39; basic_prep port=31 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2627670] str=&#39;\arb_dp_q0_hold_a&#39; basic_prep port=32 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26277b0] str=&#39;\arb_dp_qsel0_a&#39; basic_prep port=33 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26278d0] str=&#39;\arb_dp_qsel1_a&#39; basic_prep port=34 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26279f0] str=&#39;\arb_dp_shift_x&#39; basic_prep port=35 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2627b60] str=&#39;\arb_src0_grant_a&#39; basic_prep port=36 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2627c80] str=&#39;\arb_src1_grant_a&#39; basic_prep port=37 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2627da0] str=&#39;\arb_src2_grant_a&#39; basic_prep port=38 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2627ec0] str=&#39;\arb_src3_grant_a&#39; basic_prep port=39 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2627fe0] str=&#39;\arb_src4_grant_a&#39; basic_prep port=40 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2628100] str=&#39;\arb_src5_grant_a&#39; basic_prep port=41 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2628220] str=&#39;\arb_src6_grant_a&#39; basic_prep port=42 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2628340] str=&#39;\arb_src7_grant_a&#39; basic_prep port=43 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2628460] str=&#39;\ccx_dest_atom_x&#39; basic_prep port=44 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2628580] str=&#39;\ccx_dest_data_rdy_x&#39; basic_prep port=45 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26286a0] str=&#39;\scan_out&#39; basic_prep port=46 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26287c0] str=&#39;\adbginit_l&#39; basic_prep port=47 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26289f0] str=&#39;\rclk&#39; basic_prep port=48 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2628b10] str=&#39;\reset_l&#39; basic_prep port=49 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2628c30] str=&#39;\src0_arb_atom_q&#39; basic_prep port=50 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2628d50] str=&#39;\src0_arb_req_q&#39; basic_prep port=51 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2628e70] str=&#39;\src1_arb_atom_q&#39; basic_prep port=52 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2628f90] str=&#39;\src1_arb_req_q&#39; basic_prep port=53 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26290b0] str=&#39;\src2_arb_atom_q&#39; basic_prep port=54 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26291d0] str=&#39;\src2_arb_req_q&#39; basic_prep port=55 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26292f0] str=&#39;\src3_arb_atom_q&#39; basic_prep port=56 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2629410] str=&#39;\src3_arb_req_q&#39; basic_prep port=57 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2629530] str=&#39;\src4_arb_atom_q&#39; basic_prep port=58 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2629650] str=&#39;\src4_arb_req_q&#39; basic_prep port=59 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2629770] str=&#39;\src5_arb_atom_q&#39; basic_prep port=60 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2629890] str=&#39;\src5_arb_req_q&#39; basic_prep port=61 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x26299b0] str=&#39;\src6_arb_atom_q&#39; basic_prep port=62 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2629ad0] str=&#39;\src6_arb_req_q&#39; basic_prep port=63 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2629e00] str=&#39;\src7_arb_atom_q&#39; basic_prep port=64 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2629f20] str=&#39;\src7_arb_req_q&#39; basic_prep port=65 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x262a040] str=&#39;\stall1_q&#39; basic_prep port=66 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x262a160] str=&#39;\stall2_q&#39; basic_prep port=67 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x262a280] str=&#39;\scan_in&#39; basic_prep port=68 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x262a3a0] str=&#39;\se&#39; basic_prep port=69 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_ccx_arbc&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2622250] str=&#39;\work_ccx_arbc&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:41</a>.0-41.0&gt; [0x2622490] str=&#39;\scan_out&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:41</a>.0-41.0&gt; [0x26227f0] str=&#39;\ccx_dest_data_rdy_x&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:41</a>.0-41.0&gt; [0x26229c0] str=&#39;\arb_src5_grant_a&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:41</a>.0-41.0&gt; [0x2622b70] str=&#39;\arb_src4_grant_a&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:42</a>.0-42.0&gt; [0x2622d00] str=&#39;\arb_src3_grant_a&#39; output reg port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:42</a>.0-42.0&gt; [0x2622eb0] str=&#39;\arb_src2_grant_a&#39; output reg port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:42</a>.0-42.0&gt; [0x26230b0] str=&#39;\arb_src1_grant_a&#39; output reg port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-43" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:43</a>.0-43.0&gt; [0x2623260] str=&#39;\arb_src0_grant_a&#39; output reg port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-43" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:43</a>.0-43.0&gt; [0x2623410] str=&#39;\arb_dp_grant_a&#39; output reg port=9
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-66" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:66</a>.0-66.0&gt; [0x26235b0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-66" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:66</a>.0-66.0&gt; [0x26238f0] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-66" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:66</a>.0-66.0&gt; [0x2623aa0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-43" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:43</a>.0-43.0&gt; [0x2623c50] str=&#39;\arb_dp_q0_hold_a&#39; output reg port=10
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-67" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:67</a>.0-67.0&gt; [0x2623d70]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-67" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:67</a>.0-67.0&gt; [0x2624040] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-67" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:67</a>.0-67.0&gt; [0x26241f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-44" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:44</a>.0-44.0&gt; [0x2623eb0] str=&#39;\arb_dp_qsel0_a&#39; output reg port=11
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-68" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:68</a>.0-68.0&gt; [0x26243a0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-68" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:68</a>.0-68.0&gt; [0x26246c0] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-68" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:68</a>.0-68.0&gt; [0x2624870] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-44" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:44</a>.0-44.0&gt; [0x2624530] str=&#39;\arb_dp_qsel1_a&#39; output reg port=12
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-69" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:69</a>.0-69.0&gt; [0x2624a20]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-69" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:69</a>.0-69.0&gt; [0x2624d40] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-69" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:69</a>.0-69.0&gt; [0x2624ef0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-44" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:44</a>.0-44.0&gt; [0x2624bb0] str=&#39;\arb_dp_shift_x&#39; output reg port=13
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-70" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:70</a>.0-70.0&gt; [0x26250a0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-70" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:70</a>.0-70.0&gt; [0x26253c0] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-70" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:70</a>.0-70.0&gt; [0x2625570] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:46</a>.0-46.0&gt; [0x2625230] str=&#39;\src5_arb_req_q&#39; input port=14
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:46</a>.0-46.0&gt; [0x2625720] str=&#39;\src5_arb_atom_q&#39; input port=15
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:46</a>.0-46.0&gt; [0x2625890] str=&#39;\src4_arb_req_q&#39; input port=16
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:46</a>.0-46.0&gt; [0x2625a20] str=&#39;\src4_arb_atom_q&#39; input port=17
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:47</a>.0-47.0&gt; [0x2625ce0] str=&#39;\src3_arb_req_q&#39; input port=18
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:47</a>.0-47.0&gt; [0x2625e90] str=&#39;\src3_arb_atom_q&#39; input port=19
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:47</a>.0-47.0&gt; [0x2626040] str=&#39;\src2_arb_req_q&#39; input port=20
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:47</a>.0-47.0&gt; [0x26261f0] str=&#39;\src2_arb_atom_q&#39; input port=21
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-48" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:48</a>.0-48.0&gt; [0x26263a0] str=&#39;\src1_arb_req_q&#39; input port=22
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-48" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:48</a>.0-48.0&gt; [0x2626550] str=&#39;\src1_arb_atom_q&#39; input port=23
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-48" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:48</a>.0-48.0&gt; [0x2626700] str=&#39;\src0_arb_req_q&#39; input port=24
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-48" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:48</a>.0-48.0&gt; [0x26268b0] str=&#39;\src0_arb_atom_q&#39; input port=25
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:49</a>.0-49.0&gt; [0x2626a60] str=&#39;\se&#39; input port=26
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:49</a>.0-49.0&gt; [0x2626c10] str=&#39;\scan_in&#39; input port=27
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:49</a>.0-49.0&gt; [0x2626dc0] str=&#39;\reset_l&#39; input port=28
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:49</a>.0-49.0&gt; [0x2626f70] str=&#39;\rclk&#39; input port=29
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:49</a>.0-49.0&gt; [0x2627120] str=&#39;\adbginit_l&#39; input port=30
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26272d0] str=&#39;\ccx_arb&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x262a500] str=&#39;\work_ccx_arbc::ccx_arb&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262a660] str=&#39;\arb_dp_grant_a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262a780]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262a980] str=&#39;\arb_dp_q0_hold_a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262aaa0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262ac80] str=&#39;\arb_dp_qsel0_a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262ada0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262afa0] str=&#39;\arb_dp_qsel1_a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262b0c0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262b310] str=&#39;\arb_dp_shift_x&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262b430]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262b630] str=&#39;\arb_src0_grant_a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262b750] str=&#39;\arb_src0_grant_a&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262b950] str=&#39;\arb_src1_grant_a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262ba70] str=&#39;\arb_src1_grant_a&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262bc70] str=&#39;\arb_src2_grant_a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262bd90] str=&#39;\arb_src2_grant_a&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262bf40] str=&#39;\arb_src3_grant_a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262c060] str=&#39;\arb_src3_grant_a&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262c260] str=&#39;\arb_src4_grant_a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262c380] str=&#39;\arb_src4_grant_a&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262c580] str=&#39;\arb_src5_grant_a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262c6a0] str=&#39;\arb_src5_grant_a&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262c8a0] str=&#39;\arb_src6_grant_a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262c9c0] str=&#39;\arb_src6_grant_a&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262cbc0] str=&#39;\arb_src7_grant_a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262cce0] str=&#39;\arb_src7_grant_a&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262cee0] str=&#39;\ccx_dest_atom_x&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262d000] str=&#39;\ccx_dest_atom_x&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262d200] str=&#39;\ccx_dest_data_rdy_x&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262d320] str=&#39;\ccx_dest_data_rdy_x&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262d520] str=&#39;\scan_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262d640] str=&#39;\scan_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262d7d0] str=&#39;\adbginit_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262d8f0] str=&#39;\adbginit_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262dad0] str=&#39;\rclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262dbf0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262ddf0] str=&#39;\reset_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x263f9a0] str=&#39;\reset_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x263fb80] str=&#39;\src0_arb_atom_q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x263fca0] str=&#39;\src0_arb_atom_q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x263fea0] str=&#39;\src0_arb_req_q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x263ffc0] str=&#39;\src0_arb_req_q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26401c0] str=&#39;\src1_arb_atom_q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26402e0] str=&#39;\src1_arb_atom_q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26404e0] str=&#39;\src1_arb_req_q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2640600] str=&#39;\src1_arb_req_q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2640800] str=&#39;\src2_arb_atom_q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2640920] str=&#39;\src2_arb_atom_q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2640b20] str=&#39;\src2_arb_req_q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2640c40] str=&#39;\src2_arb_req_q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2640e40] str=&#39;\src3_arb_atom_q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2640f60] str=&#39;\src3_arb_atom_q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2641160] str=&#39;\src3_arb_req_q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2641280] str=&#39;\src3_arb_req_q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2641480] str=&#39;\src4_arb_atom_q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26415a0] str=&#39;\src4_arb_atom_q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26417a0] str=&#39;\src4_arb_req_q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26418c0] str=&#39;\src4_arb_req_q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2641ac0] str=&#39;\src5_arb_atom_q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2641be0] str=&#39;\src5_arb_atom_q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2641de0] str=&#39;\src5_arb_req_q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2641f00] str=&#39;\src5_arb_req_q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2642100] str=&#39;\src6_arb_atom_q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2642220] str=&#39;\src6_arb_atom_q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26425c0] str=&#39;\src6_arb_req_q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26426e0] str=&#39;\src6_arb_req_q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2642850] str=&#39;\src7_arb_atom_q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2642970] str=&#39;\src7_arb_atom_q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2642b70] str=&#39;\src7_arb_req_q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2642c90] str=&#39;\src7_arb_req_q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2642e90] str=&#39;\stall1_q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2642fb0] str=&#39;\stall1_q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26431b0] str=&#39;\stall2_q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26432d0] str=&#39;\stall2_q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26434d0] str=&#39;\scan_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26435f0] str=&#39;\scan_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26437f0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2643910] str=&#39;\se&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-97" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:97</a>.0-97.0&gt; [0x2643af0] str=&#39;\src6_arb_atom_q&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:98</a>.0-98.0&gt; [0x2643c60] str=&#39;\src6_arb_req_q&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:99</a>.0-99.0&gt; [0x2643fe0] str=&#39;\src7_arb_atom_q&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-100" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:100</a>.0-100.0&gt; [0x2644100] str=&#39;\src7_arb_req_q&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-101" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:101</a>.0-101.0&gt; [0x2644220] str=&#39;\stall1_q&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-102" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:102</a>.0-102.0&gt; [0x2644340] str=&#39;\stall2_q&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-105" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:105</a>.0-105.0&gt; [0x26444b0] str=&#39;\sinka&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-105" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:105</a>.0-105.0&gt; [0x26445f0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-105" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:105</a>.0-105.0&gt; [0x2644930] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-105" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:105</a>.0-105.0&gt; [0x2644ae0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:106</a>.0-106.0&gt; [0x26447a0] str=&#39;\sinkb&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:106</a>.0-106.0&gt; [0x2644c90]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:106</a>.0-106.0&gt; [0x2644f70] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:106</a>.0-106.0&gt; [0x2645120] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-107" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:107</a>.0-107.0&gt; [0x2644e00] str=&#39;\sinkc&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-107" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:107</a>.0-107.0&gt; [0x26452d0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-107" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:107</a>.0-107.0&gt; [0x26455b0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-107" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:107</a>.0-107.0&gt; [0x2645760] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-108" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:108</a>.0-108.0&gt; [0x2645440] str=&#39;\sinkd&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-108" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:108</a>.0-108.0&gt; [0x2645910]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-108" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:108</a>.0-108.0&gt; [0x2645bf0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-108" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:108</a>.0-108.0&gt; [0x2645da0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-109" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:109</a>.0-109.0&gt; [0x2645a80] str=&#39;\sinke&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-109" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:109</a>.0-109.0&gt; [0x2645f50]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-109" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:109</a>.0-109.0&gt; [0x2646230] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-109" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:109</a>.0-109.0&gt; [0x26463e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-116" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:116</a>.0-116.0&gt; [0x2646700]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-116" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:116</a>.0-116.0&gt; [0x2647010] str=&#39;\src6_arb_atom_q&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-116" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:116</a>.0-116.0&gt; [0x26472b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:117</a>.0-117.0&gt; [0x2647150]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:117</a>.0-117.0&gt; [0x2647410] str=&#39;\src6_arb_req_q&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:117</a>.0-117.0&gt; [0x2647710] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-118" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:118</a>.0-118.0&gt; [0x26475d0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-118" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:118</a>.0-118.0&gt; [0x26478c0] str=&#39;\src7_arb_atom_q&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-118" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:118</a>.0-118.0&gt; [0x2647bc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:119</a>.0-119.0&gt; [0x2647a80]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:119</a>.0-119.0&gt; [0x2647d70] str=&#39;\src7_arb_req_q&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:119</a>.0-119.0&gt; [0x2648070] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-120" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:120</a>.0-120.0&gt; [0x2647f30]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-120" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:120</a>.0-120.0&gt; [0x2648220] str=&#39;\stall1_q&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-120" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:120</a>.0-120.0&gt; [0x2648520] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:121</a>.0-121.0&gt; [0x26483e0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:121</a>.0-121.0&gt; [0x26486d0] str=&#39;\stall2_q&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:121</a>.0-121.0&gt; [0x26489d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2622250] str=&#39;\work_ccx_arbc&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:41</a>.0-41.0&gt; [0x2622490] str=&#39;\scan_out&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:41</a>.0-41.0&gt; [0x26227f0] str=&#39;\ccx_dest_data_rdy_x&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:41</a>.0-41.0&gt; [0x26229c0] str=&#39;\arb_src5_grant_a&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:41</a>.0-41.0&gt; [0x2622b70] str=&#39;\arb_src4_grant_a&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:42</a>.0-42.0&gt; [0x2622d00] str=&#39;\arb_src3_grant_a&#39; output reg basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:42</a>.0-42.0&gt; [0x2622eb0] str=&#39;\arb_src2_grant_a&#39; output reg basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:42</a>.0-42.0&gt; [0x26230b0] str=&#39;\arb_src1_grant_a&#39; output reg basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-43" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:43</a>.0-43.0&gt; [0x2623260] str=&#39;\arb_src0_grant_a&#39; output reg basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-43" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:43</a>.0-43.0&gt; [0x2623410] str=&#39;\arb_dp_grant_a&#39; output reg basic_prep port=9 range=[5:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-66" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:66</a>.0-66.0&gt; [0x26235b0] basic_prep range=[5:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-66" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:66</a>.0-66.0&gt; [0x26238f0] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-66" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:66</a>.0-66.0&gt; [0x2623aa0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-43" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:43</a>.0-43.0&gt; [0x2623c50] str=&#39;\arb_dp_q0_hold_a&#39; output reg basic_prep port=10 range=[5:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-67" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:67</a>.0-67.0&gt; [0x2623d70] basic_prep range=[5:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-67" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:67</a>.0-67.0&gt; [0x2624040] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-67" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:67</a>.0-67.0&gt; [0x26241f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-44" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:44</a>.0-44.0&gt; [0x2623eb0] str=&#39;\arb_dp_qsel0_a&#39; output reg basic_prep port=11 range=[5:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-68" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:68</a>.0-68.0&gt; [0x26243a0] basic_prep range=[5:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-68" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:68</a>.0-68.0&gt; [0x26246c0] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-68" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:68</a>.0-68.0&gt; [0x2624870] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-44" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:44</a>.0-44.0&gt; [0x2624530] str=&#39;\arb_dp_qsel1_a&#39; output reg basic_prep port=12 range=[5:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-69" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:69</a>.0-69.0&gt; [0x2624a20] basic_prep range=[5:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-69" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:69</a>.0-69.0&gt; [0x2624d40] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-69" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:69</a>.0-69.0&gt; [0x2624ef0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-44" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:44</a>.0-44.0&gt; [0x2624bb0] str=&#39;\arb_dp_shift_x&#39; output reg basic_prep port=13 range=[5:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-70" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:70</a>.0-70.0&gt; [0x26250a0] basic_prep range=[5:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-70" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:70</a>.0-70.0&gt; [0x26253c0] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-70" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:70</a>.0-70.0&gt; [0x2625570] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:46</a>.0-46.0&gt; [0x2625230] str=&#39;\src5_arb_req_q&#39; input basic_prep port=14 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:46</a>.0-46.0&gt; [0x2625720] str=&#39;\src5_arb_atom_q&#39; input basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:46</a>.0-46.0&gt; [0x2625890] str=&#39;\src4_arb_req_q&#39; input basic_prep port=16 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:46</a>.0-46.0&gt; [0x2625a20] str=&#39;\src4_arb_atom_q&#39; input basic_prep port=17 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:47</a>.0-47.0&gt; [0x2625ce0] str=&#39;\src3_arb_req_q&#39; input basic_prep port=18 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:47</a>.0-47.0&gt; [0x2625e90] str=&#39;\src3_arb_atom_q&#39; input basic_prep port=19 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:47</a>.0-47.0&gt; [0x2626040] str=&#39;\src2_arb_req_q&#39; input basic_prep port=20 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:47</a>.0-47.0&gt; [0x26261f0] str=&#39;\src2_arb_atom_q&#39; input basic_prep port=21 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-48" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:48</a>.0-48.0&gt; [0x26263a0] str=&#39;\src1_arb_req_q&#39; input basic_prep port=22 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-48" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:48</a>.0-48.0&gt; [0x2626550] str=&#39;\src1_arb_atom_q&#39; input basic_prep port=23 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-48" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:48</a>.0-48.0&gt; [0x2626700] str=&#39;\src0_arb_req_q&#39; input basic_prep port=24 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-48" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:48</a>.0-48.0&gt; [0x26268b0] str=&#39;\src0_arb_atom_q&#39; input basic_prep port=25 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:49</a>.0-49.0&gt; [0x2626a60] str=&#39;\se&#39; input basic_prep port=26 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:49</a>.0-49.0&gt; [0x2626c10] str=&#39;\scan_in&#39; input basic_prep port=27 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:49</a>.0-49.0&gt; [0x2626dc0] str=&#39;\reset_l&#39; input basic_prep port=28 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:49</a>.0-49.0&gt; [0x2626f70] str=&#39;\rclk&#39; input basic_prep port=29 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:49</a>.0-49.0&gt; [0x2627120] str=&#39;\adbginit_l&#39; input basic_prep port=30 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26272d0] str=&#39;\ccx_arb&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x262a500] str=&#39;\work_ccx_arbc::ccx_arb&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262a660] str=&#39;\arb_dp_grant_a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262a780 -&gt; 0x2674aa0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262a980] str=&#39;\arb_dp_q0_hold_a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262aaa0 -&gt; 0x2674aa0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262ac80] str=&#39;\arb_dp_qsel0_a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262ada0 -&gt; 0x2674aa0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262afa0] str=&#39;\arb_dp_qsel1_a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262b0c0 -&gt; 0x2674aa0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262b310] str=&#39;\arb_dp_shift_x&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262b430 -&gt; 0x2674aa0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262b630] str=&#39;\arb_src0_grant_a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262b750 -&gt; 0x2623260] str=&#39;\arb_src0_grant_a&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262b950] str=&#39;\arb_src1_grant_a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262ba70 -&gt; 0x26230b0] str=&#39;\arb_src1_grant_a&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262bc70] str=&#39;\arb_src2_grant_a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262bd90 -&gt; 0x2622eb0] str=&#39;\arb_src2_grant_a&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262bf40] str=&#39;\arb_src3_grant_a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262c060 -&gt; 0x2622d00] str=&#39;\arb_src3_grant_a&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262c260] str=&#39;\arb_src4_grant_a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262c380 -&gt; 0x2622b70] str=&#39;\arb_src4_grant_a&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262c580] str=&#39;\arb_src5_grant_a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262c6a0 -&gt; 0x26229c0] str=&#39;\arb_src5_grant_a&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262c8a0] str=&#39;\arb_src6_grant_a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262c9c0 -&gt; 0x2674bc0] str=&#39;\arb_src6_grant_a&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262cbc0] str=&#39;\arb_src7_grant_a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262cce0 -&gt; 0x2674ce0] str=&#39;\arb_src7_grant_a&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262cee0] str=&#39;\ccx_dest_atom_x&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262d000 -&gt; 0x2674e00] str=&#39;\ccx_dest_atom_x&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262d200] str=&#39;\ccx_dest_data_rdy_x&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262d320 -&gt; 0x26227f0] str=&#39;\ccx_dest_data_rdy_x&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262d520] str=&#39;\scan_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262d640 -&gt; 0x2622490] str=&#39;\scan_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262d7d0] str=&#39;\adbginit_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262d8f0 -&gt; 0x2627120] str=&#39;\adbginit_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262dad0] str=&#39;\rclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262dbf0 -&gt; 0x2626f70] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x262ddf0] str=&#39;\reset_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x263f9a0 -&gt; 0x2626dc0] str=&#39;\reset_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x263fb80] str=&#39;\src0_arb_atom_q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x263fca0 -&gt; 0x26268b0] str=&#39;\src0_arb_atom_q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x263fea0] str=&#39;\src0_arb_req_q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x263ffc0 -&gt; 0x2626700] str=&#39;\src0_arb_req_q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26401c0] str=&#39;\src1_arb_atom_q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26402e0 -&gt; 0x2626550] str=&#39;\src1_arb_atom_q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26404e0] str=&#39;\src1_arb_req_q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2640600 -&gt; 0x26263a0] str=&#39;\src1_arb_req_q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2640800] str=&#39;\src2_arb_atom_q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2640920 -&gt; 0x26261f0] str=&#39;\src2_arb_atom_q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2640b20] str=&#39;\src2_arb_req_q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2640c40 -&gt; 0x2626040] str=&#39;\src2_arb_req_q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2640e40] str=&#39;\src3_arb_atom_q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2640f60 -&gt; 0x2625e90] str=&#39;\src3_arb_atom_q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2641160] str=&#39;\src3_arb_req_q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2641280 -&gt; 0x2625ce0] str=&#39;\src3_arb_req_q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2641480] str=&#39;\src4_arb_atom_q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26415a0 -&gt; 0x2625a20] str=&#39;\src4_arb_atom_q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26417a0] str=&#39;\src4_arb_req_q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26418c0 -&gt; 0x2625890] str=&#39;\src4_arb_req_q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2641ac0] str=&#39;\src5_arb_atom_q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2641be0 -&gt; 0x2625720] str=&#39;\src5_arb_atom_q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2641de0] str=&#39;\src5_arb_req_q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2641f00 -&gt; 0x2625230] str=&#39;\src5_arb_req_q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2642100] str=&#39;\src6_arb_atom_q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2642220 -&gt; 0x2643af0] str=&#39;\src6_arb_atom_q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26425c0] str=&#39;\src6_arb_req_q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26426e0 -&gt; 0x2643c60] str=&#39;\src6_arb_req_q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2642850] str=&#39;\src7_arb_atom_q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2642970 -&gt; 0x2643fe0] str=&#39;\src7_arb_atom_q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2642b70] str=&#39;\src7_arb_req_q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2642c90 -&gt; 0x2644100] str=&#39;\src7_arb_req_q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2642e90] str=&#39;\stall1_q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2642fb0 -&gt; 0x2644220] str=&#39;\stall1_q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26431b0] str=&#39;\stall2_q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26432d0 -&gt; 0x2644340] str=&#39;\stall2_q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26434d0] str=&#39;\scan_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26435f0 -&gt; 0x2626c10] str=&#39;\scan_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x26437f0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>.0-143.0&gt; [0x2643910 -&gt; 0x2626a60] str=&#39;\se&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-97" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:97</a>.0-97.0&gt; [0x2643af0] str=&#39;\src6_arb_atom_q&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:98</a>.0-98.0&gt; [0x2643c60] str=&#39;\src6_arb_req_q&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-99" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:99</a>.0-99.0&gt; [0x2643fe0] str=&#39;\src7_arb_atom_q&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-100" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:100</a>.0-100.0&gt; [0x2644100] str=&#39;\src7_arb_req_q&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-101" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:101</a>.0-101.0&gt; [0x2644220] str=&#39;\stall1_q&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-102" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:102</a>.0-102.0&gt; [0x2644340] str=&#39;\stall2_q&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-105" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:105</a>.0-105.0&gt; [0x26444b0] str=&#39;\sinka&#39; basic_prep range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-105" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:105</a>.0-105.0&gt; [0x26445f0] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-105" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:105</a>.0-105.0&gt; [0x2644930] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-105" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:105</a>.0-105.0&gt; [0x2644ae0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:106</a>.0-106.0&gt; [0x26447a0] str=&#39;\sinkb&#39; basic_prep range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:106</a>.0-106.0&gt; [0x2644c90] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:106</a>.0-106.0&gt; [0x2644f70] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-106" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:106</a>.0-106.0&gt; [0x2645120] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-107" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:107</a>.0-107.0&gt; [0x2644e00] str=&#39;\sinkc&#39; basic_prep range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-107" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:107</a>.0-107.0&gt; [0x26452d0] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-107" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:107</a>.0-107.0&gt; [0x26455b0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-107" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:107</a>.0-107.0&gt; [0x2645760] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-108" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:108</a>.0-108.0&gt; [0x2645440] str=&#39;\sinkd&#39; basic_prep range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-108" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:108</a>.0-108.0&gt; [0x2645910] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-108" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:108</a>.0-108.0&gt; [0x2645bf0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-108" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:108</a>.0-108.0&gt; [0x2645da0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-109" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:109</a>.0-109.0&gt; [0x2645a80] str=&#39;\sinke&#39; basic_prep range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-109" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:109</a>.0-109.0&gt; [0x2645f50] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-109" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:109</a>.0-109.0&gt; [0x2646230] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-109" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:109</a>.0-109.0&gt; [0x26463e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-116" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:116</a>.0-116.0&gt; [0x2646700] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-116" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:116</a>.0-116.0&gt; [0x2647010 -&gt; 0x2643af0] str=&#39;\src6_arb_atom_q&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-116" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:116</a>.0-116.0&gt; [0x26472b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:117</a>.0-117.0&gt; [0x2647150] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:117</a>.0-117.0&gt; [0x2647410 -&gt; 0x2643c60] str=&#39;\src6_arb_req_q&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:117</a>.0-117.0&gt; [0x2647710] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-118" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:118</a>.0-118.0&gt; [0x26475d0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-118" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:118</a>.0-118.0&gt; [0x26478c0 -&gt; 0x2643fe0] str=&#39;\src7_arb_atom_q&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-118" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:118</a>.0-118.0&gt; [0x2647bc0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:119</a>.0-119.0&gt; [0x2647a80] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:119</a>.0-119.0&gt; [0x2647d70 -&gt; 0x2644100] str=&#39;\src7_arb_req_q&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:119</a>.0-119.0&gt; [0x2648070] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-120" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:120</a>.0-120.0&gt; [0x2647f30] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-120" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:120</a>.0-120.0&gt; [0x2648220 -&gt; 0x2644220] str=&#39;\stall1_q&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-120" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:120</a>.0-120.0&gt; [0x2648520] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:121</a>.0-121.0&gt; [0x26483e0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:121</a>.0-121.0&gt; [0x26486d0 -&gt; 0x2644340] str=&#39;\stall2_q&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-121" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:121</a>.0-121.0&gt; [0x26489d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-0" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:0</a>.0-0.0&gt; [0x2674aa0] basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-0" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:0</a>.0-0.0&gt; [0x2674bc0] str=&#39;\arb_src6_grant_a&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-0" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:0</a>.0-0.0&gt; [0x2674ce0] str=&#39;\arb_src7_grant_a&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-0" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:0</a>.0-0.0&gt; [0x2674e00] str=&#39;\ccx_dest_atom_x&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>: Warning: Identifier `&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>: Warning: Identifier `\arb_src6_grant_a&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>: Warning: Identifier `\arb_src7_grant_a&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html#l-143" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v:143</a>: Warning: Identifier `\ccx_dest_atom_x&#39; is implicitly declared.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_ccx_arbc::ccx_arb&#39; referenced in module `work_ccx_arbc&#39; in cell `ccx_arb&#39; does not have a port named &#39;se&#39;.

</pre>
</body>