--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.876ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.020 - 0.035)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y9.YQ       Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y4.G2       net (fanout=1)        0.609   ftop/clkN210/locked_d
    SLICE_X60Y4.CLK      Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (1.267ns logic, 0.609ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.231ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y4.YQ       Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y4.BX       net (fanout=2)        0.398   ftop/clkN210/unlock2
    SLICE_X60Y4.CLK      Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.231ns (0.833ns logic, 0.398ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y4.YQ       Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y4.BX       net (fanout=2)        0.318   ftop/clkN210/unlock2
    SLICE_X60Y4.CLK      Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.579ns logic, 0.318ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.414ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.025 - 0.028)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y9.YQ       Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y4.G2       net (fanout=1)        0.487   ftop/clkN210/locked_d
    SLICE_X60Y4.CLK      Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.414ns (0.927ns logic, 0.487ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y4.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y4.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y4.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y4.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y4.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y4.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X60Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X60Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X60Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y58.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y58.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y58.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13740 paths analyzed, 1968 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.874ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.733ns (Levels of Logic = 7)
  Clock Path Skew:      -0.141ns (0.612 - 0.753)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y186.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X109Y186.G2    net (fanout=5)        0.529   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X109Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X109Y186.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y189.G4    net (fanout=10)       0.586   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y189.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X105Y190.F4    net (fanout=11)       0.652   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X105Y190.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X104Y194.G3    net (fanout=3)        0.261   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X104Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X105Y196.F3    net (fanout=9)        0.468   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X105Y196.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X105Y199.F3    net (fanout=4)        0.573   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X105Y199.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.733ns (4.622ns logic, 3.111ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.694ns (Levels of Logic = 7)
  Clock Path Skew:      -0.126ns (0.627 - 0.753)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y186.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X109Y186.G2    net (fanout=5)        0.529   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X109Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X109Y186.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y189.G4    net (fanout=10)       0.586   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y189.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y193.F2    net (fanout=11)       0.670   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y193.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X104Y192.G1    net (fanout=5)        0.427   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X104Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X104Y195.F1    net (fanout=4)        0.696   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X104Y195.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X105Y194.G3    net (fanout=1)        0.045   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X105Y194.CLK   Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.694ns (4.699ns logic, 2.995ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.655ns (Levels of Logic = 7)
  Clock Path Skew:      -0.141ns (0.612 - 0.753)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y187.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X109Y186.G1    net (fanout=5)        0.552   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X109Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X109Y186.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y189.G4    net (fanout=10)       0.586   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y189.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X105Y190.F4    net (fanout=11)       0.652   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X105Y190.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X104Y194.G3    net (fanout=3)        0.261   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X104Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X105Y196.F3    net (fanout=9)        0.468   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X105Y196.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X105Y199.F3    net (fanout=4)        0.573   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X105Y199.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.655ns (4.521ns logic, 3.134ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.616ns (Levels of Logic = 7)
  Clock Path Skew:      -0.126ns (0.627 - 0.753)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y187.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X109Y186.G1    net (fanout=5)        0.552   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X109Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X109Y186.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y189.G4    net (fanout=10)       0.586   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y189.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y193.F2    net (fanout=11)       0.670   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y193.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X104Y192.G1    net (fanout=5)        0.427   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X104Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X104Y195.F1    net (fanout=4)        0.696   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X104Y195.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X105Y194.G3    net (fanout=1)        0.045   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X105Y194.CLK   Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.616ns (4.598ns logic, 3.018ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.578ns (Levels of Logic = 7)
  Clock Path Skew:      -0.141ns (0.612 - 0.753)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y187.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X109Y186.G4    net (fanout=5)        0.446   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X109Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X109Y186.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y189.G4    net (fanout=10)       0.586   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y189.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X105Y190.F4    net (fanout=11)       0.652   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X105Y190.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X104Y194.G3    net (fanout=3)        0.261   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X104Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X105Y196.F3    net (fanout=9)        0.468   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X105Y196.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X105Y199.F3    net (fanout=4)        0.573   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X105Y199.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.578ns (4.550ns logic, 3.028ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.610ns (Levels of Logic = 6)
  Clock Path Skew:      -0.101ns (0.652 - 0.753)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y186.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X109Y186.G2    net (fanout=5)        0.529   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X109Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X109Y186.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y189.G4    net (fanout=10)       0.586   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y189.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X108Y194.F3    net (fanout=11)       1.009   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X108Y194.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X108Y198.G2    net (fanout=9)        0.893   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X108Y198.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X110Y197.F1    net (fanout=2)        0.398   ftop/gbe0/gmac/gmac/txRS_crc/N11
    SLICE_X110Y197.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.610ns (4.153ns logic, 3.457ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.627ns (Levels of Logic = 5)
  Clock Path Skew:      -0.083ns (0.260 - 0.343)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y185.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X97Y184.BX     net (fanout=27)       0.959   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X97Y184.F5     Tbxf5                 0.524   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X97Y184.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X97Y184.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X98Y181.F3     net (fanout=3)        0.516   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X98Y181.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y180.G4    net (fanout=7)        0.633   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X92Y176.F4     net (fanout=40)       0.944   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X92Y176.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N68
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<14>_SW0
    SLICE_X93Y177.SR     net (fanout=1)        0.965   ftop/gbe0/gmac/txfun_inF/N68
    SLICE_X93Y177.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<14>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      7.627ns (3.610ns logic, 4.017ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.627ns (Levels of Logic = 5)
  Clock Path Skew:      -0.083ns (0.260 - 0.343)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y185.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X97Y185.BX     net (fanout=27)       0.959   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X97Y185.F5     Tbxf5                 0.524   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X97Y184.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X97Y184.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X98Y181.F3     net (fanout=3)        0.516   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X98Y181.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y180.G4    net (fanout=7)        0.633   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X92Y176.F4     net (fanout=40)       0.944   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X92Y176.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N68
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<14>_SW0
    SLICE_X93Y177.SR     net (fanout=1)        0.965   ftop/gbe0/gmac/txfun_inF/N68
    SLICE_X93Y177.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<14>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      7.627ns (3.610ns logic, 4.017ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.680ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.321 - 0.343)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y185.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X97Y185.BX     net (fanout=27)       0.959   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X97Y185.F5     Tbxf5                 0.524   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X97Y184.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X97Y184.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X98Y181.F3     net (fanout=3)        0.516   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X98Y181.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y180.G4    net (fanout=7)        0.633   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X94Y177.G4     net (fanout=40)       0.976   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X94Y177.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N66
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<5>_SW0
    SLICE_X94Y176.SR     net (fanout=1)        0.971   ftop/gbe0/gmac/txfun_inF/N8
    SLICE_X94Y176.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<5>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.680ns (3.625ns logic, 4.055ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.680ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.321 - 0.343)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y185.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X97Y184.BX     net (fanout=27)       0.959   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X97Y184.F5     Tbxf5                 0.524   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X97Y184.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X97Y184.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X98Y181.F3     net (fanout=3)        0.516   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X98Y181.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y180.G4    net (fanout=7)        0.633   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X94Y177.G4     net (fanout=40)       0.976   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X94Y177.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N66
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<5>_SW0
    SLICE_X94Y176.SR     net (fanout=1)        0.971   ftop/gbe0/gmac/txfun_inF/N8
    SLICE_X94Y176.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<5>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.680ns (3.625ns logic, 4.055ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.574ns (Levels of Logic = 7)
  Clock Path Skew:      -0.126ns (0.627 - 0.753)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y186.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X109Y186.G2    net (fanout=5)        0.529   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X109Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X109Y186.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y189.G4    net (fanout=10)       0.586   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y189.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X105Y190.F4    net (fanout=11)       0.652   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X105Y190.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X104Y194.G3    net (fanout=3)        0.261   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X104Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X105Y196.F3    net (fanout=9)        0.468   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X105Y196.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X105Y195.G1    net (fanout=4)        0.415   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X105Y195.CLK   Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<2>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.574ns (4.621ns logic, 2.953ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.558ns (Levels of Logic = 7)
  Clock Path Skew:      -0.129ns (0.624 - 0.753)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y186.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X109Y186.G2    net (fanout=5)        0.529   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X109Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X109Y186.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y189.G4    net (fanout=10)       0.586   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y189.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X105Y190.F4    net (fanout=11)       0.652   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X105Y190.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X104Y194.G3    net (fanout=3)        0.261   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X104Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X105Y196.F3    net (fanout=9)        0.468   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X105Y196.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X107Y197.F2    net (fanout=4)        0.398   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X107Y197.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.558ns (4.622ns logic, 2.936ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.641ns (Levels of Logic = 5)
  Clock Path Skew:      -0.045ns (0.298 - 0.343)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y185.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X97Y184.BX     net (fanout=27)       0.959   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X97Y184.F5     Tbxf5                 0.524   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X97Y184.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X97Y184.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X98Y181.F3     net (fanout=3)        0.516   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X98Y181.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y180.G4    net (fanout=7)        0.633   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X97Y181.G4     net (fanout=40)       0.993   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X97Y181.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N74
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<1>_SW0
    SLICE_X96Y181.SR     net (fanout=1)        0.970   ftop/gbe0/gmac/txfun_inF/N56
    SLICE_X96Y181.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<1>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      7.641ns (3.570ns logic, 4.071ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.641ns (Levels of Logic = 5)
  Clock Path Skew:      -0.045ns (0.298 - 0.343)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y185.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X97Y185.BX     net (fanout=27)       0.959   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X97Y185.F5     Tbxf5                 0.524   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X97Y184.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X97Y184.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X98Y181.F3     net (fanout=3)        0.516   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X98Y181.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y180.G4    net (fanout=7)        0.633   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X97Y181.G4     net (fanout=40)       0.993   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X97Y181.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N74
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<1>_SW0
    SLICE_X96Y181.SR     net (fanout=1)        0.970   ftop/gbe0/gmac/txfun_inF/N56
    SLICE_X96Y181.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<1>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      7.641ns (3.570ns logic, 4.071ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.589ns (Levels of Logic = 6)
  Clock Path Skew:      -0.081ns (0.612 - 0.693)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y185.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    SLICE_X104Y187.G1    net (fanout=7)        0.913   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
    SLICE_X104Y187.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X105Y189.G3    net (fanout=17)       0.679   ftop/gbe0/gmac/gmac/N29
    SLICE_X105Y189.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X105Y190.F4    net (fanout=11)       0.652   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X105Y190.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X104Y194.G3    net (fanout=3)        0.261   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X104Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X105Y196.F3    net (fanout=9)        0.468   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X105Y196.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X105Y199.F3    net (fanout=4)        0.573   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X105Y199.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.589ns (4.043ns logic, 3.546ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.539ns (Levels of Logic = 7)
  Clock Path Skew:      -0.126ns (0.627 - 0.753)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y187.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X109Y186.G4    net (fanout=5)        0.446   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X109Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X109Y186.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y189.G4    net (fanout=10)       0.586   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y189.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y193.F2    net (fanout=11)       0.670   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y193.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X104Y192.G1    net (fanout=5)        0.427   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X104Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X104Y195.F1    net (fanout=4)        0.696   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X104Y195.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X105Y194.G3    net (fanout=1)        0.045   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X105Y194.CLK   Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.539ns (4.627ns logic, 2.912ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.506ns (Levels of Logic = 5)
  Clock Path Skew:      -0.156ns (0.597 - 0.753)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y186.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X109Y186.G2    net (fanout=5)        0.529   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X109Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X109Y186.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y189.G4    net (fanout=10)       0.586   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y189.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X105Y187.F3    net (fanout=11)       0.374   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X105Y187.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_EN_add
                                                       ftop/gbe0/gmac/gmac/txRS_crc_EN_add1
    SLICE_X108Y190.G2    net (fanout=1)        0.797   ftop/gbe0/gmac/gmac/txRS_crc_EN_add
    SLICE_X108Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N32
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_EN1
    SLICE_X102Y194.CE    net (fanout=28)       1.565   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_EN
    SLICE_X102Y194.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      7.506ns (3.613ns logic, 3.893ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.521ns (Levels of Logic = 6)
  Clock Path Skew:      -0.141ns (0.612 - 0.753)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y186.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X109Y186.G2    net (fanout=5)        0.529   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X109Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X109Y186.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y189.G4    net (fanout=10)       0.586   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y189.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X108Y194.F3    net (fanout=11)       1.009   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X108Y194.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X104Y196.G3    net (fanout=9)        0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X104Y196.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X105Y199.F2    net (fanout=5)        0.655   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X105Y199.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.521ns (4.099ns logic, 3.422ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.519ns (Levels of Logic = 7)
  Clock Path Skew:      -0.141ns (0.612 - 0.753)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y186.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X109Y186.G2    net (fanout=5)        0.529   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X109Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X109Y186.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y189.G4    net (fanout=10)       0.586   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y189.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X105Y188.F4    net (fanout=11)       0.130   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X105Y188.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X104Y194.G1    net (fanout=8)        0.569   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X104Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X105Y196.F3    net (fanout=9)        0.468   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X105Y196.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X105Y199.F3    net (fanout=4)        0.573   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X105Y199.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.519ns (4.622ns logic, 2.897ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.503ns (Levels of Logic = 6)
  Clock Path Skew:      -0.157ns (0.596 - 0.753)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y186.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X109Y186.G2    net (fanout=5)        0.529   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X109Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X109Y186.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y189.G4    net (fanout=10)       0.586   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y189.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X108Y194.F3    net (fanout=11)       1.009   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X108Y194.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X104Y196.G3    net (fanout=9)        0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X104Y196.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X102Y196.F3    net (fanout=5)        0.583   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X102Y196.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<15>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      7.503ns (4.153ns logic, 3.350ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.588ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_30 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.049 - 0.053)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_30 to ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y65.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<30>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_30
    SLICE_X104Y62.BY     net (fanout=2)        0.295   ftop/gbe0/gmac/rxfun_outF_D_OUT<30>
    SLICE_X104Y62.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<30>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.289ns logic, 0.295ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.589ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_30 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.049 - 0.053)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_30 to ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y65.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<30>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_30
    SLICE_X104Y62.BY     net (fanout=2)        0.295   ftop/gbe0/gmac/rxfun_outF_D_OUT<30>
    SLICE_X104Y62.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<30>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.290ns logic, 0.295ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.664ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (0.473 - 0.371)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_1 to ftop/gbe0/gmac/txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y171.XQ     Tcko                  0.417   ftop/gbe0/gmac/txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_1
    SLICE_X101Y171.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/txF/dSyncReg1<1>
    SLICE_X101Y171.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.682ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_6 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.427 - 0.318)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_6 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y182.YQ    Tcko                  0.419   ftop/gbe0/gmac/txfun_outF_D_OUT<6>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_6
    SLICE_X106Y180.BY    net (fanout=2)        0.502   ftop/gbe0/gmac/txfun_outF_D_OUT<6>
    SLICE_X106Y180.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<6>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.289ns logic, 0.502ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.683ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_6 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.792ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.427 - 0.318)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_6 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y182.YQ    Tcko                  0.419   ftop/gbe0/gmac/txfun_outF_D_OUT<6>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_6
    SLICE_X106Y180.BY    net (fanout=2)        0.502   ftop/gbe0/gmac/txfun_outF_D_OUT<6>
    SLICE_X106Y180.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<6>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.792ns (0.290ns logic, 0.502ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.720ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.748ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.379 - 0.351)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y59.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_1
    SLICE_X102Y60.G2     net (fanout=43)       0.353   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
    SLICE_X102Y60.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.748ns (0.395ns logic, 0.353ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.720ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.748ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.379 - 0.351)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y59.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_1
    SLICE_X102Y60.G2     net (fanout=43)       0.353   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
    SLICE_X102Y60.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.748ns (0.395ns logic, 0.353ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.056 - 0.048)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y173.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    SLICE_X111Y172.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X111Y172.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.822ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (0.427 - 0.342)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y181.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_1
    SLICE_X106Y181.BX    net (fanout=5)        0.301   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<1>
    SLICE_X106Y181.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.822ns (0.521ns logic, 0.301ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.751ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.101 - 0.086)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_3 to ftop/gbe0/gmac/txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y171.XQ    Tcko                  0.417   ftop/gbe0/gmac/txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_3
    SLICE_X103Y170.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/txF/dSyncReg1<3>
    SLICE_X103Y170.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.753ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.034 - 0.019)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y180.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5
    SLICE_X107Y179.BX    net (fanout=2)        0.310   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>
    SLICE_X107Y179.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.458ns logic, 0.310ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.756ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_5 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.783ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.112 - 0.085)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_5 to ftop/gbe0/gmac/rxfun_sr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y76.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<5>
                                                       ftop/gbe0/gmac/rxfun_sr_5
    SLICE_X111Y75.BX     net (fanout=3)        0.325   ftop/gbe0/gmac/rxfun_sr<5>
    SLICE_X111Y75.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<15>
                                                       ftop/gbe0/gmac/rxfun_sr_15
    -------------------------------------------------  ---------------------------
    Total                                      0.783ns (0.458ns logic, 0.325ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.756ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.413 - 0.373)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y58.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr1_1
    SLICE_X105Y59.BX     net (fanout=7)        0.315   ftop/gbe0/gmac/rxF/sGEnqPtr1<1>
    SLICE_X105Y59.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.481ns logic, 0.315ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.760ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.040 - 0.034)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y177.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3
    SLICE_X107Y176.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
    SLICE_X107Y176.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.851ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.462 - 0.373)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5 to ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y179.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5
    SLICE_X109Y179.BY    net (fanout=2)        0.333   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>
    SLICE_X109Y179.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<4>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.851ns (0.518ns logic, 0.333ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_21 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.104 - 0.088)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_21 to ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y73.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<21>
                                                       ftop/gbe0/gmac/rxfun_sr_21
    SLICE_X109Y72.BX     net (fanout=2)        0.301   ftop/gbe0/gmac/rxfun_sr<21>
    SLICE_X109Y72.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<1>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.479ns logic, 0.301ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.101 - 0.093)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y169.XQ    Tcko                  0.417   ftop/gbe0/gmac/txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr1_3
    SLICE_X103Y171.BX    net (fanout=2)        0.297   ftop/gbe0/gmac/txF/dGDeqPtr1<3>
    SLICE_X103Y171.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.479ns logic, 0.297ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.772ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_21 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.319 - 0.283)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_21 to ftop/gbe0/gmac/txfun_inF/data1_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y182.XQ     Tcko                  0.396   ftop/gbe0/gmac/txF_dD_OUT<21>
                                                       ftop/gbe0/gmac/txF/dDoutReg_21
    SLICE_X94Y183.BX     net (fanout=2)        0.310   ftop/gbe0/gmac/txF_dD_OUT<21>
    SLICE_X94Y183.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txfun_inF/data1_reg<21>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_21
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.498ns logic, 0.310ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.775ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.096 - 0.076)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_1 to ftop/gbe0/gmac/rxfun_sr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y74.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<1>
                                                       ftop/gbe0/gmac/rxfun_sr_1
    SLICE_X106Y73.BX     net (fanout=3)        0.297   ftop/gbe0/gmac/rxfun_sr<1>
    SLICE_X106Y73.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_sr<11>
                                                       ftop/gbe0/gmac/rxfun_sr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.498ns logic, 0.297ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.776ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_7 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_7 to ftop/gbe0/gmac/txfun_inF/data1_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y174.XQ     Tcko                  0.417   ftop/gbe0/gmac/txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txF/dDoutReg_7
    SLICE_X99Y177.BX     net (fanout=2)        0.297   ftop/gbe0/gmac/txF_dD_OUT<7>
    SLICE_X99Y177.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txfun_inF/data1_reg<7>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.479ns logic, 0.297ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_1/SR
  Location pin: SLICE_X106Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_1/SR
  Location pin: SLICE_X106Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_0/SR
  Location pin: SLICE_X106Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_0/SR
  Location pin: SLICE_X106Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_3/SR
  Location pin: SLICE_X106Y178.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_3/SR
  Location pin: SLICE_X106Y178.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_2/SR
  Location pin: SLICE_X106Y178.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_2/SR
  Location pin: SLICE_X106Y178.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_0/SR
  Location pin: SLICE_X114Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_0/SR
  Location pin: SLICE_X114Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1/SR
  Location pin: SLICE_X114Y173.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1/SR
  Location pin: SLICE_X114Y173.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X106Y58.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X106Y58.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X106Y58.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X106Y58.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_1/SR
  Location pin: SLICE_X104Y58.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_1/SR
  Location pin: SLICE_X104Y58.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_0/SR
  Location pin: SLICE_X104Y58.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_0/SR
  Location pin: SLICE_X104Y58.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2541 paths analyzed, 474 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.379ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.303ns (Levels of Logic = 4)
  Clock Path Skew:      -0.076ns (0.647 - 0.723)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y87.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.G2     net (fanout=2)        0.412   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y88.F2     net (fanout=1)        0.402   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y88.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.F3     net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y87.G4     net (fanout=34)       0.779   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y87.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y54.CE     net (fanout=17)       1.631   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y54.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.303ns (3.036ns logic, 3.267ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.303ns (Levels of Logic = 4)
  Clock Path Skew:      -0.076ns (0.647 - 0.723)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y87.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.G2     net (fanout=2)        0.412   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y88.F2     net (fanout=1)        0.402   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y88.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.F3     net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y87.G4     net (fanout=34)       0.779   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y87.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y54.CE     net (fanout=17)       1.631   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y54.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      6.303ns (3.036ns logic, 3.267ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.282ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.673 - 0.723)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y87.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.G2     net (fanout=2)        0.412   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y88.F2     net (fanout=1)        0.402   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y88.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.F3     net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y87.G4     net (fanout=34)       0.779   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y87.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y59.CE     net (fanout=17)       1.610   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y59.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.282ns (3.036ns logic, 3.246ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.282ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.673 - 0.723)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y87.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.G2     net (fanout=2)        0.412   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y88.F2     net (fanout=1)        0.402   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y88.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.F3     net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y87.G4     net (fanout=34)       0.779   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y87.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y59.CE     net (fanout=17)       1.610   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y59.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.282ns (3.036ns logic, 3.246ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.280ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.673 - 0.723)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y87.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.G2     net (fanout=2)        0.412   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y88.F2     net (fanout=1)        0.402   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y88.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.F3     net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y87.G4     net (fanout=34)       0.779   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y87.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X113Y59.CE     net (fanout=17)       1.608   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X113Y59.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      6.280ns (3.036ns logic, 3.244ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.280ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.673 - 0.723)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y87.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.G2     net (fanout=2)        0.412   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y88.F2     net (fanout=1)        0.402   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y88.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.F3     net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y87.G4     net (fanout=34)       0.779   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y87.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X113Y59.CE     net (fanout=17)       1.608   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X113Y59.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      6.280ns (3.036ns logic, 3.244ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.292ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.691 - 0.723)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y87.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.G2     net (fanout=2)        0.412   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y88.F2     net (fanout=1)        0.402   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y88.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.F3     net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y87.G4     net (fanout=34)       0.779   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y87.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y60.CE     net (fanout=17)       1.620   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y60.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      6.292ns (3.036ns logic, 3.256ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.292ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.691 - 0.723)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y87.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.G2     net (fanout=2)        0.412   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y88.F2     net (fanout=1)        0.402   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y88.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.F3     net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y87.G4     net (fanout=34)       0.779   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y87.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y60.CE     net (fanout=17)       1.620   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y60.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      6.292ns (3.036ns logic, 3.256ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.721 - 0.723)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y87.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.G2     net (fanout=2)        0.412   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y88.F2     net (fanout=1)        0.402   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y88.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.F3     net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y87.G4     net (fanout=34)       0.779   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y87.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X113Y65.CE     net (fanout=17)       1.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X113Y65.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      6.233ns (3.036ns logic, 3.197ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.721 - 0.723)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y87.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.G2     net (fanout=2)        0.412   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y88.F2     net (fanout=1)        0.402   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y88.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.F3     net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y87.G4     net (fanout=34)       0.779   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y87.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X113Y65.CE     net (fanout=17)       1.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X113Y65.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      6.233ns (3.036ns logic, 3.197ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.129ns (Levels of Logic = 4)
  Clock Path Skew:      -0.094ns (0.647 - 0.741)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y90.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X113Y88.G3     net (fanout=4)        0.339   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X113Y88.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y88.F2     net (fanout=1)        0.402   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y88.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.F3     net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y87.G4     net (fanout=34)       0.779   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y87.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y54.CE     net (fanout=17)       1.631   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y54.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      6.129ns (2.935ns logic, 3.194ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.129ns (Levels of Logic = 4)
  Clock Path Skew:      -0.094ns (0.647 - 0.741)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y90.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X113Y88.G3     net (fanout=4)        0.339   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X113Y88.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y88.F2     net (fanout=1)        0.402   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y88.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.F3     net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y87.G4     net (fanout=34)       0.779   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y87.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y54.CE     net (fanout=17)       1.631   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y54.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.129ns (2.935ns logic, 3.194ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.195ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.709 - 0.723)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y87.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.G2     net (fanout=2)        0.412   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y88.F2     net (fanout=1)        0.402   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y88.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.F3     net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y87.G4     net (fanout=34)       0.779   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y87.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y63.CE     net (fanout=17)       1.523   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y63.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      6.195ns (3.036ns logic, 3.159ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.195ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.709 - 0.723)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y87.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.G2     net (fanout=2)        0.412   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y88.F2     net (fanout=1)        0.402   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y88.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.F3     net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y87.G4     net (fanout=34)       0.779   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y87.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y62.CE     net (fanout=17)       1.523   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y62.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      6.195ns (3.036ns logic, 3.159ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.195ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.709 - 0.723)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y87.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.G2     net (fanout=2)        0.412   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y88.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y88.F2     net (fanout=1)        0.402   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y88.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.F3     net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y87.G4     net (fanout=34)       0.779   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y87.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y63.CE     net (fanout=17)       1.523   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y63.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      6.195ns (3.036ns logic, 3.159ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.108ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.673 - 0.741)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y90.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X113Y88.G3     net (fanout=4)        0.339   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X113Y88.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y88.F2     net (fanout=1)        0.402   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y88.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.F3     net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y87.G4     net (fanout=34)       0.779   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y87.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y59.CE     net (fanout=17)       1.610   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y59.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.108ns (2.935ns logic, 3.173ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.108ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.673 - 0.741)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y90.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X113Y88.G3     net (fanout=4)        0.339   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X113Y88.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y88.F2     net (fanout=1)        0.402   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y88.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.F3     net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y87.G4     net (fanout=34)       0.779   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y87.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X112Y59.CE     net (fanout=17)       1.610   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X112Y59.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.108ns (2.935ns logic, 3.173ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.106ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.673 - 0.741)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y90.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X113Y88.G3     net (fanout=4)        0.339   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X113Y88.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y88.F2     net (fanout=1)        0.402   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y88.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.F3     net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y87.G4     net (fanout=34)       0.779   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y87.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X113Y59.CE     net (fanout=17)       1.608   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X113Y59.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      6.106ns (2.935ns logic, 3.171ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.106ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.673 - 0.741)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y90.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X113Y88.G3     net (fanout=4)        0.339   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X113Y88.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y88.F2     net (fanout=1)        0.402   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y88.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.F3     net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X112Y88.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y87.G4     net (fanout=34)       0.779   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y87.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X113Y59.CE     net (fanout=17)       1.608   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X113Y59.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      6.106ns (2.935ns logic, 3.171ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      5.994ns (Levels of Logic = 10)
  Clock Path Skew:      -0.178ns (0.586 - 0.764)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y53.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31
    SLICE_X113Y69.F2     net (fanout=6)        1.376   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<31>
    SLICE_X113Y69.COUT   Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<0>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<0>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
    SLICE_X113Y70.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
    SLICE_X113Y70.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X113Y71.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X113Y71.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<4>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X113Y72.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X113Y72.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X113Y73.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X113Y73.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X113Y74.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X113Y74.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X113Y75.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X113Y75.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X113Y76.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X113Y76.COUT   Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X111Y89.F1     net (fanout=1)        1.309   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X111Y89.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X110Y91.BY     net (fanout=1)        0.365   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X110Y91.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      5.994ns (2.944ns logic, 3.050ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.013 - 0.012)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y91.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X103Y90.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X103Y90.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.000ns (Levels of Logic = 0)
  Clock Path Skew:      0.201ns (0.871 - 0.670)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y74.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_11
    SLICE_X112Y71.BX     net (fanout=2)        0.481   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
    SLICE_X112Y71.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      1.000ns (0.519ns logic, 0.481ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.815ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.832ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.071 - 0.054)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y76.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    SLICE_X112Y75.BX     net (fanout=2)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
    SLICE_X112Y75.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.832ns (0.519ns logic, 0.313ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.952ns (Levels of Logic = 1)
  Clock Path Skew:      0.101ns (0.448 - 0.347)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y93.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y93.G2     net (fanout=13)       0.557   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y93.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.952ns (0.395ns logic, 0.557ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.952ns (Levels of Logic = 1)
  Clock Path Skew:      0.101ns (0.448 - 0.347)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y93.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y93.G2     net (fanout=13)       0.557   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y93.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.952ns (0.395ns logic, 0.557ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.952ns (Levels of Logic = 1)
  Clock Path Skew:      0.101ns (0.448 - 0.347)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y93.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y92.G2     net (fanout=13)       0.557   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y92.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.952ns (0.395ns logic, 0.557ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.952ns (Levels of Logic = 1)
  Clock Path Skew:      0.101ns (0.448 - 0.347)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y93.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y92.G2     net (fanout=13)       0.557   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y92.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.952ns (0.395ns logic, 0.557ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.853ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.013 - 0.012)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y91.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X103Y90.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X103Y90.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.880ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.973ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.440 - 0.347)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y93.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X110Y91.G1     net (fanout=10)       0.555   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X110Y91.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.973ns (0.418ns logic, 0.555ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.880ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.973ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.440 - 0.347)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y93.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X110Y91.G1     net (fanout=10)       0.555   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X110Y91.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.973ns (0.418ns logic, 0.555ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.880ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.973ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.440 - 0.347)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y93.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X110Y90.G1     net (fanout=10)       0.555   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X110Y90.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.973ns (0.418ns logic, 0.555ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.880ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.973ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.440 - 0.347)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y93.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X110Y90.G1     net (fanout=10)       0.555   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X110Y90.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.973ns (0.418ns logic, 0.555ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.883ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.884ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y89.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    SLICE_X110Y88.BX     net (fanout=2)        0.365   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
    SLICE_X110Y88.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.519ns logic, 0.365ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.964ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.414 - 0.347)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y92.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X108Y89.G3     net (fanout=13)       0.546   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X108Y89.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.964ns (0.418ns logic, 0.546ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.964ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.414 - 0.347)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y92.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X108Y89.G3     net (fanout=13)       0.546   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X108Y89.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.964ns (0.418ns logic, 0.546ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.898ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.965ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.414 - 0.347)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y92.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X108Y86.G3     net (fanout=13)       0.547   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X108Y86.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.965ns (0.418ns logic, 0.547ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.898ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.965ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.414 - 0.347)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y92.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X108Y86.G3     net (fanout=13)       0.547   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X108Y86.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.965ns (0.418ns logic, 0.547ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.913ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.013 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y92.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    SLICE_X102Y90.BY     net (fanout=4)        0.295   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>
    SLICE_X102Y90.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.614ns logic, 0.295ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.918ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.967ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.501 - 0.452)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y77.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_15
    SLICE_X114Y72.BX     net (fanout=2)        0.469   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
    SLICE_X114Y72.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.967ns (0.498ns logic, 0.469ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.027 - 0.022)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y95.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X110Y94.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X110Y94.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.614ns logic, 0.313ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X102Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X102Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X102Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X102Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X102Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X102Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X100Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X100Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X100Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X100Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X102Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X102Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X112Y101.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X112Y101.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X110Y95.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X110Y95.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X110Y94.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X110Y94.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X103Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X103Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.261ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.985ns (Levels of Logic = 0)
  Clock Path Skew:      -5.276ns (-1.412 - 3.864)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y58.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X76Y59.SR      net (fanout=3)        1.028   ftop/clkN210/rstInD
    SLICE_X76Y59.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.985ns (0.957ns logic, 1.028ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      5.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.532ns (Levels of Logic = 0)
  Clock Path Skew:      -3.742ns (-0.651 - 3.091)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y58.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X76Y59.SR      net (fanout=3)        0.823   ftop/clkN210/rstInD
    SLICE_X76Y59.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.532ns (0.709ns logic, 0.823ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X76Y59.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X76Y59.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X76Y59.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3168319 paths analyzed, 49768 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.050ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_1 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.898ns (Levels of Logic = 10)
  Clock Path Skew:      -0.152ns (0.761 - 0.913)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_1 to ftop/edp0/edp_outBF_memory/Mram_RAM5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y102.YQ    Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<0>
                                                       ftop/edp0/edp_outBF_rWrPtr_1
    SLICE_X100Y102.F4    net (fanout=9)        0.810   ftop/edp0/edp_outBF_rWrPtr<1>
    SLICE_X100Y102.COUT  Topcyf                1.133   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_lut<0>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<0>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
    SLICE_X100Y103.CIN   net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
    SLICE_X100Y103.COUT  Tbyp                  0.156   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.CIN   net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.COUT  Tbyp                  0.156   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.G2      net (fanout=30)       3.251   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.F3      net (fanout=36)       0.082   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1121
    SLICE_X89Y84.G1      net (fanout=13)       1.418   ftop/edp0/N103
    SLICE_X89Y84.Y       Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<3>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l226c111
    SLICE_X87Y84.G2      net (fanout=4)        0.379   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l226c11
    SLICE_X87Y84.Y       Tilo                  0.561   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.F3      net (fanout=6)        0.031   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.X       Tilo                  0.562   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1128
    SLICE_X90Y85.F1      net (fanout=15)       0.685   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c11
    SLICE_X90Y85.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.G3    net (fanout=15)       1.229   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.Y     Tilo                  0.561   ftop/edp0/edp_outBF_rCache<37>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    RAMB16_X4Y18.WEA2    net (fanout=73)       4.438   ftop/edp0/edp_outBF_pwEnqueue_whas
    RAMB16_X4Y18.CLKA    Trcck_WEA             0.637   ftop/edp0/edp_outBF_memory/Mram_RAM5
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM5
    -------------------------------------------------  ---------------------------
    Total                                     18.898ns (6.575ns logic, 12.323ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_1 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.840ns (Levels of Logic = 10)
  Clock Path Skew:      -0.152ns (0.761 - 0.913)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_1 to ftop/edp0/edp_outBF_memory/Mram_RAM5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y102.YQ    Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<0>
                                                       ftop/edp0/edp_outBF_rWrPtr_1
    SLICE_X100Y102.F4    net (fanout=9)        0.810   ftop/edp0/edp_outBF_rWrPtr<1>
    SLICE_X100Y102.COUT  Topcyf                1.133   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_lut<0>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<0>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
    SLICE_X100Y103.CIN   net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
    SLICE_X100Y103.COUT  Tbyp                  0.156   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.CIN   net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.COUT  Tbyp                  0.156   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.G2      net (fanout=30)       3.251   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.F3      net (fanout=36)       0.082   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1121
    SLICE_X88Y84.G4      net (fanout=13)       1.363   ftop/edp0/N103
    SLICE_X88Y84.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<4>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l227c111
    SLICE_X87Y84.G4      net (fanout=5)        0.321   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l227c11
    SLICE_X87Y84.Y       Tilo                  0.561   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.F3      net (fanout=6)        0.031   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.X       Tilo                  0.562   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1128
    SLICE_X90Y85.F1      net (fanout=15)       0.685   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c11
    SLICE_X90Y85.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.G3    net (fanout=15)       1.229   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.Y     Tilo                  0.561   ftop/edp0/edp_outBF_rCache<37>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    RAMB16_X4Y18.WEA2    net (fanout=73)       4.438   ftop/edp0/edp_outBF_pwEnqueue_whas
    RAMB16_X4Y18.CLKA    Trcck_WEA             0.637   ftop/edp0/edp_outBF_memory/Mram_RAM5
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM5
    -------------------------------------------------  ---------------------------
    Total                                     18.840ns (6.630ns logic, 12.210ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_2 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.781ns (Levels of Logic = 10)
  Clock Path Skew:      -0.152ns (0.761 - 0.913)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_2 to ftop/edp0/edp_outBF_memory/Mram_RAM5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y103.XQ    Tcko                  0.495   ftop/edp0/edp_outBF_rWrPtr<2>
                                                       ftop/edp0/edp_outBF_rWrPtr_2
    SLICE_X100Y102.G1    net (fanout=9)        0.728   ftop/edp0/edp_outBF_rWrPtr<2>
    SLICE_X100Y102.COUT  Topcyg                1.127   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_lut<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
    SLICE_X100Y103.CIN   net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
    SLICE_X100Y103.COUT  Tbyp                  0.156   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.CIN   net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.COUT  Tbyp                  0.156   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.G2      net (fanout=30)       3.251   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.F3      net (fanout=36)       0.082   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1121
    SLICE_X89Y84.G1      net (fanout=13)       1.418   ftop/edp0/N103
    SLICE_X89Y84.Y       Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<3>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l226c111
    SLICE_X87Y84.G2      net (fanout=4)        0.379   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l226c11
    SLICE_X87Y84.Y       Tilo                  0.561   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.F3      net (fanout=6)        0.031   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.X       Tilo                  0.562   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1128
    SLICE_X90Y85.F1      net (fanout=15)       0.685   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c11
    SLICE_X90Y85.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.G3    net (fanout=15)       1.229   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.Y     Tilo                  0.561   ftop/edp0/edp_outBF_rCache<37>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    RAMB16_X4Y18.WEA2    net (fanout=73)       4.438   ftop/edp0/edp_outBF_pwEnqueue_whas
    RAMB16_X4Y18.CLKA    Trcck_WEA             0.637   ftop/edp0/edp_outBF_memory/Mram_RAM5
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM5
    -------------------------------------------------  ---------------------------
    Total                                     18.781ns (6.540ns logic, 12.241ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_2 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.723ns (Levels of Logic = 10)
  Clock Path Skew:      -0.152ns (0.761 - 0.913)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_2 to ftop/edp0/edp_outBF_memory/Mram_RAM5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y103.XQ    Tcko                  0.495   ftop/edp0/edp_outBF_rWrPtr<2>
                                                       ftop/edp0/edp_outBF_rWrPtr_2
    SLICE_X100Y102.G1    net (fanout=9)        0.728   ftop/edp0/edp_outBF_rWrPtr<2>
    SLICE_X100Y102.COUT  Topcyg                1.127   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_lut<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
    SLICE_X100Y103.CIN   net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
    SLICE_X100Y103.COUT  Tbyp                  0.156   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.CIN   net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.COUT  Tbyp                  0.156   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.G2      net (fanout=30)       3.251   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.F3      net (fanout=36)       0.082   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1121
    SLICE_X88Y84.G4      net (fanout=13)       1.363   ftop/edp0/N103
    SLICE_X88Y84.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<4>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l227c111
    SLICE_X87Y84.G4      net (fanout=5)        0.321   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l227c11
    SLICE_X87Y84.Y       Tilo                  0.561   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.F3      net (fanout=6)        0.031   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.X       Tilo                  0.562   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1128
    SLICE_X90Y85.F1      net (fanout=15)       0.685   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c11
    SLICE_X90Y85.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.G3    net (fanout=15)       1.229   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.Y     Tilo                  0.561   ftop/edp0/edp_outBF_rCache<37>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    RAMB16_X4Y18.WEA2    net (fanout=73)       4.438   ftop/edp0/edp_outBF_pwEnqueue_whas
    RAMB16_X4Y18.CLKA    Trcck_WEA             0.637   ftop/edp0/edp_outBF_memory/Mram_RAM5
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM5
    -------------------------------------------------  ---------------------------
    Total                                     18.723ns (6.595ns logic, 12.128ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.695ns (Levels of Logic = 10)
  Clock Path Skew:      -0.147ns (0.366 - 0.513)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y133.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_20
    SLICE_X62Y132.G4     net (fanout=13)       1.109   ftop/cp/cpReq<20>
    SLICE_X62Y132.Y      Tilo                  0.616   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<1>11
    SLICE_X64Y132.G1     net (fanout=2)        0.639   ftop/cp/wn__h36490<1>
    SLICE_X64Y132.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X67Y142.G3     net (fanout=11)       0.863   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X67Y142.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X74Y144.G4     net (fanout=11)       1.276   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X74Y144.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X78Y152.G2     net (fanout=38)       1.405   ftop/cp/N206
    SLICE_X78Y152.Y      Tilo                  0.616   ftop/cp/N373
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X65Y136.G3     net (fanout=6)        2.400   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X65Y136.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y137.XB     Tcinxb                0.216   ftop/cp/wci_lastOpWrite<0>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X63Y125.G2     net (fanout=12)       1.267   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y125.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X60Y124.G3     net (fanout=7)        0.369   ftop/cp/cpRespF_ENQ
    SLICE_X60Y124.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X64Y118.F1     net (fanout=40)       1.261   ftop/cp/cpRespF/d0h
    SLICE_X64Y118.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<32>
                                                       ftop/cp/cpRespF/data0_reg_or0000<32>_SW0
    SLICE_X65Y119.SR     net (fanout=1)        1.049   ftop/cp/cpRespF/N28
    SLICE_X65Y119.CLK    Tsrck                 0.433   ftop/cp_server_response_get<32>
                                                       ftop/cp/cpRespF/data0_reg_32
    -------------------------------------------------  ---------------------------
    Total                                     18.695ns (7.057ns logic, 11.638ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clkdv_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.571ns (Levels of Logic = 0)
  Clock Path Skew:      -5.259ns (-1.395 - 3.864)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clkdv_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y58.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X74Y8.SR       net (fanout=3)        2.614   ftop/clkN210/rstInD
    SLICE_X74Y8.CLK      Tsrck                 0.433   ftop/sys1Rst
                                                       ftop/clkN210/clkdv_rst
    -------------------------------------------------  ---------------------------
    Total                                      3.571ns (0.957ns logic, 2.614ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_5 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.657ns (Levels of Logic = 9)
  Clock Path Skew:      -0.151ns (0.618 - 0.769)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_5 to ftop/edp0/edp_outBF_memory/Mram_RAM5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y104.YQ    Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<4>
                                                       ftop/edp0/edp_outBF_rWrPtr_5
    SLICE_X100Y103.F1    net (fanout=9)        0.725   ftop/edp0/edp_outBF_rWrPtr<5>
    SLICE_X100Y103.COUT  Topcyf                1.133   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_lut<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.CIN   net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.COUT  Tbyp                  0.156   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.G2      net (fanout=30)       3.251   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.F3      net (fanout=36)       0.082   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1121
    SLICE_X89Y84.G1      net (fanout=13)       1.418   ftop/edp0/N103
    SLICE_X89Y84.Y       Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<3>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l226c111
    SLICE_X87Y84.G2      net (fanout=4)        0.379   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l226c11
    SLICE_X87Y84.Y       Tilo                  0.561   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.F3      net (fanout=6)        0.031   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.X       Tilo                  0.562   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1128
    SLICE_X90Y85.F1      net (fanout=15)       0.685   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c11
    SLICE_X90Y85.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.G3    net (fanout=15)       1.229   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.Y     Tilo                  0.561   ftop/edp0/edp_outBF_rCache<37>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    RAMB16_X4Y18.WEA2    net (fanout=73)       4.438   ftop/edp0/edp_outBF_pwEnqueue_whas
    RAMB16_X4Y18.CLKA    Trcck_WEA             0.637   ftop/edp0/edp_outBF_memory/Mram_RAM5
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM5
    -------------------------------------------------  ---------------------------
    Total                                     18.657ns (6.419ns logic, 12.238ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_0 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.676ns (Levels of Logic = 10)
  Clock Path Skew:      -0.113ns (0.761 - 0.874)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_0 to ftop/edp0/edp_outBF_memory/Mram_RAM5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y101.XQ    Tcko                  0.495   ftop/edp0/edp_outBF_rRdPtr<0>
                                                       ftop/edp0/edp_outBF_rRdPtr_0
    SLICE_X100Y102.F2    net (fanout=5)        0.617   ftop/edp0/edp_outBF_rRdPtr<0>
    SLICE_X100Y102.COUT  Topcyf                1.133   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_lut<0>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<0>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
    SLICE_X100Y103.CIN   net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
    SLICE_X100Y103.COUT  Tbyp                  0.156   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.CIN   net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.COUT  Tbyp                  0.156   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.G2      net (fanout=30)       3.251   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.F3      net (fanout=36)       0.082   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1121
    SLICE_X89Y84.G1      net (fanout=13)       1.418   ftop/edp0/N103
    SLICE_X89Y84.Y       Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<3>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l226c111
    SLICE_X87Y84.G2      net (fanout=4)        0.379   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l226c11
    SLICE_X87Y84.Y       Tilo                  0.561   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.F3      net (fanout=6)        0.031   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.X       Tilo                  0.562   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1128
    SLICE_X90Y85.F1      net (fanout=15)       0.685   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c11
    SLICE_X90Y85.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.G3    net (fanout=15)       1.229   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.Y     Tilo                  0.561   ftop/edp0/edp_outBF_rCache<37>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    RAMB16_X4Y18.WEA2    net (fanout=73)       4.438   ftop/edp0/edp_outBF_pwEnqueue_whas
    RAMB16_X4Y18.CLKA    Trcck_WEA             0.637   ftop/edp0/edp_outBF_memory/Mram_RAM5
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM5
    -------------------------------------------------  ---------------------------
    Total                                     18.676ns (6.546ns logic, 12.130ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_5 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.599ns (Levels of Logic = 9)
  Clock Path Skew:      -0.151ns (0.618 - 0.769)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_5 to ftop/edp0/edp_outBF_memory/Mram_RAM5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y104.YQ    Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<4>
                                                       ftop/edp0/edp_outBF_rWrPtr_5
    SLICE_X100Y103.F1    net (fanout=9)        0.725   ftop/edp0/edp_outBF_rWrPtr<5>
    SLICE_X100Y103.COUT  Topcyf                1.133   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_lut<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.CIN   net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.COUT  Tbyp                  0.156   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.G2      net (fanout=30)       3.251   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.F3      net (fanout=36)       0.082   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1121
    SLICE_X88Y84.G4      net (fanout=13)       1.363   ftop/edp0/N103
    SLICE_X88Y84.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<4>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l227c111
    SLICE_X87Y84.G4      net (fanout=5)        0.321   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l227c11
    SLICE_X87Y84.Y       Tilo                  0.561   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.F3      net (fanout=6)        0.031   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.X       Tilo                  0.562   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1128
    SLICE_X90Y85.F1      net (fanout=15)       0.685   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c11
    SLICE_X90Y85.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.G3    net (fanout=15)       1.229   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.Y     Tilo                  0.561   ftop/edp0/edp_outBF_rCache<37>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    RAMB16_X4Y18.WEA2    net (fanout=73)       4.438   ftop/edp0/edp_outBF_pwEnqueue_whas
    RAMB16_X4Y18.CLKA    Trcck_WEA             0.637   ftop/edp0/edp_outBF_memory/Mram_RAM5
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM5
    -------------------------------------------------  ---------------------------
    Total                                     18.599ns (6.474ns logic, 12.125ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_4 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.595ns (Levels of Logic = 9)
  Clock Path Skew:      -0.151ns (0.618 - 0.769)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_4 to ftop/edp0/edp_outBF_memory/Mram_RAM5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y104.XQ    Tcko                  0.495   ftop/edp0/edp_outBF_rWrPtr<4>
                                                       ftop/edp0/edp_outBF_rWrPtr_4
    SLICE_X100Y103.F3    net (fanout=9)        0.692   ftop/edp0/edp_outBF_rWrPtr<4>
    SLICE_X100Y103.COUT  Topcyf                1.133   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_lut<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.CIN   net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.COUT  Tbyp                  0.156   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.G2      net (fanout=30)       3.251   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.F3      net (fanout=36)       0.082   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1121
    SLICE_X89Y84.G1      net (fanout=13)       1.418   ftop/edp0/N103
    SLICE_X89Y84.Y       Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<3>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l226c111
    SLICE_X87Y84.G2      net (fanout=4)        0.379   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l226c11
    SLICE_X87Y84.Y       Tilo                  0.561   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.F3      net (fanout=6)        0.031   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.X       Tilo                  0.562   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1128
    SLICE_X90Y85.F1      net (fanout=15)       0.685   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c11
    SLICE_X90Y85.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.G3    net (fanout=15)       1.229   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.Y     Tilo                  0.561   ftop/edp0/edp_outBF_rCache<37>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    RAMB16_X4Y18.WEA2    net (fanout=73)       4.438   ftop/edp0/edp_outBF_pwEnqueue_whas
    RAMB16_X4Y18.CLKA    Trcck_WEA             0.637   ftop/edp0/edp_outBF_memory/Mram_RAM5
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM5
    -------------------------------------------------  ---------------------------
    Total                                     18.595ns (6.390ns logic, 12.205ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_0 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.618ns (Levels of Logic = 10)
  Clock Path Skew:      -0.113ns (0.761 - 0.874)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_0 to ftop/edp0/edp_outBF_memory/Mram_RAM5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y101.XQ    Tcko                  0.495   ftop/edp0/edp_outBF_rRdPtr<0>
                                                       ftop/edp0/edp_outBF_rRdPtr_0
    SLICE_X100Y102.F2    net (fanout=5)        0.617   ftop/edp0/edp_outBF_rRdPtr<0>
    SLICE_X100Y102.COUT  Topcyf                1.133   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_lut<0>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<0>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
    SLICE_X100Y103.CIN   net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
    SLICE_X100Y103.COUT  Tbyp                  0.156   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.CIN   net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.COUT  Tbyp                  0.156   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.G2      net (fanout=30)       3.251   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.F3      net (fanout=36)       0.082   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1121
    SLICE_X88Y84.G4      net (fanout=13)       1.363   ftop/edp0/N103
    SLICE_X88Y84.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<4>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l227c111
    SLICE_X87Y84.G4      net (fanout=5)        0.321   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l227c11
    SLICE_X87Y84.Y       Tilo                  0.561   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.F3      net (fanout=6)        0.031   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.X       Tilo                  0.562   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1128
    SLICE_X90Y85.F1      net (fanout=15)       0.685   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c11
    SLICE_X90Y85.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.G3    net (fanout=15)       1.229   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.Y     Tilo                  0.561   ftop/edp0/edp_outBF_rCache<37>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    RAMB16_X4Y18.WEA2    net (fanout=73)       4.438   ftop/edp0/edp_outBF_pwEnqueue_whas
    RAMB16_X4Y18.CLKA    Trcck_WEA             0.637   ftop/edp0/edp_outBF_memory/Mram_RAM5
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM5
    -------------------------------------------------  ---------------------------
    Total                                     18.618ns (6.601ns logic, 12.017ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_1 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.576ns (Levels of Logic = 10)
  Clock Path Skew:      -0.152ns (0.761 - 0.913)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_1 to ftop/edp0/edp_outBF_memory/Mram_RAM5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y102.YQ    Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<0>
                                                       ftop/edp0/edp_outBF_rWrPtr_1
    SLICE_X100Y102.F4    net (fanout=9)        0.810   ftop/edp0/edp_outBF_rWrPtr<1>
    SLICE_X100Y102.COUT  Topcyf                1.133   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_lut<0>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<0>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
    SLICE_X100Y103.CIN   net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
    SLICE_X100Y103.COUT  Tbyp                  0.156   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.CIN   net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.COUT  Tbyp                  0.156   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.G2      net (fanout=30)       3.251   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.F3      net (fanout=36)       0.082   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1121
    SLICE_X89Y85.G2      net (fanout=13)       0.957   ftop/edp0/N103
    SLICE_X89Y85.Y       Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l225c111
    SLICE_X87Y84.G1      net (fanout=35)       0.518   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l225c11
    SLICE_X87Y84.Y       Tilo                  0.561   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.F3      net (fanout=6)        0.031   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.X       Tilo                  0.562   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1128
    SLICE_X90Y85.F1      net (fanout=15)       0.685   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c11
    SLICE_X90Y85.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.G3    net (fanout=15)       1.229   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.Y     Tilo                  0.561   ftop/edp0/edp_outBF_rCache<37>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    RAMB16_X4Y18.WEA2    net (fanout=73)       4.438   ftop/edp0/edp_outBF_pwEnqueue_whas
    RAMB16_X4Y18.CLKA    Trcck_WEA             0.637   ftop/edp0/edp_outBF_memory/Mram_RAM5
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM5
    -------------------------------------------------  ---------------------------
    Total                                     18.576ns (6.575ns logic, 12.001ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_9 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.573ns (Levels of Logic = 8)
  Clock Path Skew:      -0.143ns (0.618 - 0.761)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_9 to ftop/edp0/edp_outBF_memory/Mram_RAM5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y106.YQ    Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<8>
                                                       ftop/edp0/edp_outBF_rWrPtr_9
    SLICE_X100Y104.F2    net (fanout=9)        0.797   ftop/edp0/edp_outBF_rWrPtr<9>
    SLICE_X100Y104.COUT  Topcyf                1.133   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_lut<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.G2      net (fanout=30)       3.251   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.F3      net (fanout=36)       0.082   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1121
    SLICE_X89Y84.G1      net (fanout=13)       1.418   ftop/edp0/N103
    SLICE_X89Y84.Y       Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<3>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l226c111
    SLICE_X87Y84.G2      net (fanout=4)        0.379   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l226c11
    SLICE_X87Y84.Y       Tilo                  0.561   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.F3      net (fanout=6)        0.031   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.X       Tilo                  0.562   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1128
    SLICE_X90Y85.F1      net (fanout=15)       0.685   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c11
    SLICE_X90Y85.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.G3    net (fanout=15)       1.229   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.Y     Tilo                  0.561   ftop/edp0/edp_outBF_rCache<37>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    RAMB16_X4Y18.WEA2    net (fanout=73)       4.438   ftop/edp0/edp_outBF_pwEnqueue_whas
    RAMB16_X4Y18.CLKA    Trcck_WEA             0.637   ftop/edp0/edp_outBF_memory/Mram_RAM5
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM5
    -------------------------------------------------  ---------------------------
    Total                                     18.573ns (6.263ns logic, 12.310ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_5 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.590ns (Levels of Logic = 9)
  Clock Path Skew:      -0.117ns (0.761 - 0.878)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_5 to ftop/edp0/edp_outBF_memory/Mram_RAM5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y103.YQ    Tcko                  0.524   ftop/edp0/edp_outBF_rRdPtr<4>
                                                       ftop/edp0/edp_outBF_rRdPtr_5
    SLICE_X100Y103.F2    net (fanout=5)        0.658   ftop/edp0/edp_outBF_rRdPtr<5>
    SLICE_X100Y103.COUT  Topcyf                1.133   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_lut<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.CIN   net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.COUT  Tbyp                  0.156   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.G2      net (fanout=30)       3.251   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.F3      net (fanout=36)       0.082   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1121
    SLICE_X89Y84.G1      net (fanout=13)       1.418   ftop/edp0/N103
    SLICE_X89Y84.Y       Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<3>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l226c111
    SLICE_X87Y84.G2      net (fanout=4)        0.379   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l226c11
    SLICE_X87Y84.Y       Tilo                  0.561   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.F3      net (fanout=6)        0.031   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.X       Tilo                  0.562   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1128
    SLICE_X90Y85.F1      net (fanout=15)       0.685   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c11
    SLICE_X90Y85.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.G3    net (fanout=15)       1.229   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.Y     Tilo                  0.561   ftop/edp0/edp_outBF_rCache<37>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    RAMB16_X4Y18.WEA2    net (fanout=73)       4.438   ftop/edp0/edp_outBF_pwEnqueue_whas
    RAMB16_X4Y18.CLKA    Trcck_WEA             0.637   ftop/edp0/edp_outBF_memory/Mram_RAM5
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM5
    -------------------------------------------------  ---------------------------
    Total                                     18.590ns (6.419ns logic, 12.171ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_4 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.537ns (Levels of Logic = 9)
  Clock Path Skew:      -0.151ns (0.618 - 0.769)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_4 to ftop/edp0/edp_outBF_memory/Mram_RAM5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y104.XQ    Tcko                  0.495   ftop/edp0/edp_outBF_rWrPtr<4>
                                                       ftop/edp0/edp_outBF_rWrPtr_4
    SLICE_X100Y103.F3    net (fanout=9)        0.692   ftop/edp0/edp_outBF_rWrPtr<4>
    SLICE_X100Y103.COUT  Topcyf                1.133   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_lut<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.CIN   net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.COUT  Tbyp                  0.156   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.G2      net (fanout=30)       3.251   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.F3      net (fanout=36)       0.082   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1121
    SLICE_X88Y84.G4      net (fanout=13)       1.363   ftop/edp0/N103
    SLICE_X88Y84.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<4>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l227c111
    SLICE_X87Y84.G4      net (fanout=5)        0.321   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l227c11
    SLICE_X87Y84.Y       Tilo                  0.561   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.F3      net (fanout=6)        0.031   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.X       Tilo                  0.562   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1128
    SLICE_X90Y85.F1      net (fanout=15)       0.685   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c11
    SLICE_X90Y85.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.G3    net (fanout=15)       1.229   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.Y     Tilo                  0.561   ftop/edp0/edp_outBF_rCache<37>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    RAMB16_X4Y18.WEA2    net (fanout=73)       4.438   ftop/edp0/edp_outBF_pwEnqueue_whas
    RAMB16_X4Y18.CLKA    Trcck_WEA             0.637   ftop/edp0/edp_outBF_memory/Mram_RAM5
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM5
    -------------------------------------------------  ---------------------------
    Total                                     18.537ns (6.445ns logic, 12.092ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_3 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.561ns (Levels of Logic = 10)
  Clock Path Skew:      -0.117ns (0.761 - 0.878)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_3 to ftop/edp0/edp_outBF_memory/Mram_RAM5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y102.YQ    Tcko                  0.524   ftop/edp0/edp_outBF_rRdPtr<2>
                                                       ftop/edp0/edp_outBF_rRdPtr_3
    SLICE_X100Y102.G2    net (fanout=5)        0.479   ftop/edp0/edp_outBF_rRdPtr<3>
    SLICE_X100Y102.COUT  Topcyg                1.127   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_lut<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
    SLICE_X100Y103.CIN   net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
    SLICE_X100Y103.COUT  Tbyp                  0.156   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.CIN   net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.COUT  Tbyp                  0.156   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.G2      net (fanout=30)       3.251   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.F3      net (fanout=36)       0.082   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1121
    SLICE_X89Y84.G1      net (fanout=13)       1.418   ftop/edp0/N103
    SLICE_X89Y84.Y       Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<3>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l226c111
    SLICE_X87Y84.G2      net (fanout=4)        0.379   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l226c11
    SLICE_X87Y84.Y       Tilo                  0.561   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.F3      net (fanout=6)        0.031   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.X       Tilo                  0.562   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1128
    SLICE_X90Y85.F1      net (fanout=15)       0.685   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c11
    SLICE_X90Y85.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.G3    net (fanout=15)       1.229   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.Y     Tilo                  0.561   ftop/edp0/edp_outBF_rCache<37>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    RAMB16_X4Y18.WEA2    net (fanout=73)       4.438   ftop/edp0/edp_outBF_pwEnqueue_whas
    RAMB16_X4Y18.CLKA    Trcck_WEA             0.637   ftop/edp0/edp_outBF_memory/Mram_RAM5
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM5
    -------------------------------------------------  ---------------------------
    Total                                     18.561ns (6.569ns logic, 11.992ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_3 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.523ns (Levels of Logic = 10)
  Clock Path Skew:      -0.152ns (0.761 - 0.913)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_3 to ftop/edp0/edp_outBF_memory/Mram_RAM5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y103.YQ    Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<2>
                                                       ftop/edp0/edp_outBF_rWrPtr_3
    SLICE_X100Y102.G4    net (fanout=9)        0.441   ftop/edp0/edp_outBF_rWrPtr<3>
    SLICE_X100Y102.COUT  Topcyg                1.127   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_lut<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
    SLICE_X100Y103.CIN   net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
    SLICE_X100Y103.COUT  Tbyp                  0.156   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.CIN   net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.COUT  Tbyp                  0.156   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.G2      net (fanout=30)       3.251   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.F3      net (fanout=36)       0.082   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1121
    SLICE_X89Y84.G1      net (fanout=13)       1.418   ftop/edp0/N103
    SLICE_X89Y84.Y       Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<3>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l226c111
    SLICE_X87Y84.G2      net (fanout=4)        0.379   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l226c11
    SLICE_X87Y84.Y       Tilo                  0.561   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.F3      net (fanout=6)        0.031   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.X       Tilo                  0.562   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1128
    SLICE_X90Y85.F1      net (fanout=15)       0.685   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c11
    SLICE_X90Y85.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.G3    net (fanout=15)       1.229   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.Y     Tilo                  0.561   ftop/edp0/edp_outBF_rCache<37>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    RAMB16_X4Y18.WEA2    net (fanout=73)       4.438   ftop/edp0/edp_outBF_pwEnqueue_whas
    RAMB16_X4Y18.CLKA    Trcck_WEA             0.637   ftop/edp0/edp_outBF_memory/Mram_RAM5
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM5
    -------------------------------------------------  ---------------------------
    Total                                     18.523ns (6.569ns logic, 11.954ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_34 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.518ns (Levels of Logic = 10)
  Clock Path Skew:      -0.151ns (0.362 - 0.513)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y133.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_20
    SLICE_X62Y132.G4     net (fanout=13)       1.109   ftop/cp/cpReq<20>
    SLICE_X62Y132.Y      Tilo                  0.616   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<1>11
    SLICE_X64Y132.G1     net (fanout=2)        0.639   ftop/cp/wn__h36490<1>
    SLICE_X64Y132.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X67Y142.G3     net (fanout=11)       0.863   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X67Y142.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X74Y144.G4     net (fanout=11)       1.276   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X74Y144.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X78Y152.G2     net (fanout=38)       1.405   ftop/cp/N206
    SLICE_X78Y152.Y      Tilo                  0.616   ftop/cp/N373
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X65Y136.G3     net (fanout=6)        2.400   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X65Y136.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y137.XB     Tcinxb                0.216   ftop/cp/wci_lastOpWrite<0>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X63Y125.G2     net (fanout=12)       1.267   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y125.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X60Y124.G3     net (fanout=7)        0.369   ftop/cp/cpRespF_ENQ
    SLICE_X60Y124.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X69Y116.F1     net (fanout=40)       1.465   ftop/cp/cpRespF/d0h
    SLICE_X69Y116.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<34>
                                                       ftop/cp/cpRespF/data0_reg_or0000<34>_SW0
    SLICE_X66Y118.SR     net (fanout=1)        0.707   ftop/cp/cpRespF/N24
    SLICE_X66Y118.CLK    Tsrck                 0.433   ftop/cp_server_response_get<34>
                                                       ftop/cp/cpRespF/data0_reg_34
    -------------------------------------------------  ---------------------------
    Total                                     18.518ns (7.018ns logic, 11.500ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_1 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.552ns (Levels of Logic = 10)
  Clock Path Skew:      -0.113ns (0.761 - 0.874)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_1 to ftop/edp0/edp_outBF_memory/Mram_RAM5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y101.YQ    Tcko                  0.524   ftop/edp0/edp_outBF_rRdPtr<0>
                                                       ftop/edp0/edp_outBF_rRdPtr_1
    SLICE_X100Y102.F1    net (fanout=5)        0.464   ftop/edp0/edp_outBF_rRdPtr<1>
    SLICE_X100Y102.COUT  Topcyf                1.133   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_lut<0>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<0>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
    SLICE_X100Y103.CIN   net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<1>
    SLICE_X100Y103.COUT  Tbyp                  0.156   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.CIN   net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<3>
    SLICE_X100Y104.COUT  Tbyp                  0.156   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.G2      net (fanout=30)       3.251   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_280_EQ_edp_o_ETC___d1282_cy<5>
    SLICE_X83Y78.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.F3      net (fanout=36)       0.082   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X83Y78.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1121
    SLICE_X89Y84.G1      net (fanout=13)       1.418   ftop/edp0/N103
    SLICE_X89Y84.Y       Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<3>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l226c111
    SLICE_X87Y84.G2      net (fanout=4)        0.379   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l226c11
    SLICE_X87Y84.Y       Tilo                  0.561   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.F3      net (fanout=6)        0.031   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1120
    SLICE_X87Y84.X       Tilo                  0.562   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c1128
    SLICE_X90Y85.F1      net (fanout=15)       0.685   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l216c11
    SLICE_X90Y85.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.G3    net (fanout=15)       1.229   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l224c11
    SLICE_X103Y111.Y     Tilo                  0.561   ftop/edp0/edp_outBF_rCache<37>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    RAMB16_X4Y18.WEA2    net (fanout=73)       4.438   ftop/edp0/edp_outBF_pwEnqueue_whas
    RAMB16_X4Y18.CLKA    Trcck_WEA             0.637   ftop/edp0/edp_outBF_memory/Mram_RAM5
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM5
    -------------------------------------------------  ---------------------------
    Total                                     18.552ns (6.575ns logic, 11.977ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.511ns (Levels of Logic = 10)
  Clock Path Skew:      -0.154ns (0.366 - 0.520)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y135.XQ     Tcko                  0.521   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X64Y131.G2     net (fanout=47)       1.204   ftop/cp/cpReq<36>
    SLICE_X64Y131.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X64Y132.G2     net (fanout=12)       0.435   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X64Y132.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X67Y142.G3     net (fanout=11)       0.863   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X67Y142.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X74Y144.G4     net (fanout=11)       1.276   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X74Y144.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X78Y152.G2     net (fanout=38)       1.405   ftop/cp/N206
    SLICE_X78Y152.Y      Tilo                  0.616   ftop/cp/N373
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X65Y136.G3     net (fanout=6)        2.400   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X65Y136.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y137.XB     Tcinxb                0.216   ftop/cp/wci_lastOpWrite<0>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X63Y125.G2     net (fanout=12)       1.267   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y125.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X60Y124.G3     net (fanout=7)        0.369   ftop/cp/cpRespF_ENQ
    SLICE_X60Y124.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X64Y118.F1     net (fanout=40)       1.261   ftop/cp/cpRespF/d0h
    SLICE_X64Y118.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<32>
                                                       ftop/cp/cpRespF/data0_reg_or0000<32>_SW0
    SLICE_X65Y119.SR     net (fanout=1)        1.049   ftop/cp/cpRespF/N28
    SLICE_X65Y119.CLK    Tsrck                 0.433   ftop/cp_server_response_get<32>
                                                       ftop/cp/cpRespF/data0_reg_32
    -------------------------------------------------  ---------------------------
    Total                                     18.511ns (6.982ns logic, 11.529ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_13 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.111ns (0.578 - 0.467)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_13 to ftop/pat0/wci_wslv_reqF/Mram_arr14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y173.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<13>
                                                       ftop/cp/wci_reqF_q_0_13
    SLICE_X44Y173.BY     net (fanout=2)        0.356   ftop/cp_wci_Vm_5_MData<13>
    SLICE_X44Y173.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.266ns logic, 0.356ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_13 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr14.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.111ns (0.578 - 0.467)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_13 to ftop/pat0/wci_wslv_reqF/Mram_arr14.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y173.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<13>
                                                       ftop/cp/wci_reqF_q_0_13
    SLICE_X44Y173.BY     net (fanout=2)        0.356   ftop/cp_wci_Vm_5_MData<13>
    SLICE_X44Y173.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr14.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.267ns logic, 0.356ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_22 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.139ns (0.558 - 0.419)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_22 to ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y131.YQ     Tcko                  0.419   ftop/cp_wci_Vm_6_MData<23>
                                                       ftop/cp/wci_reqF_1_q_0_22
    SLICE_X48Y130.BY     net (fanout=2)        0.371   ftop/cp_wci_Vm_6_MData<22>
    SLICE_X48Y130.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<22>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.289ns logic, 0.371ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_15 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.484 - 0.411)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_15 to ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y180.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<15>
                                                       ftop/cp/wci_reqF_q_0_15
    SLICE_X42Y181.BY     net (fanout=2)        0.328   ftop/cp_wci_Vm_5_MData<15>
    SLICE_X42Y181.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.266ns logic, 0.328ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_22 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 1)
  Clock Path Skew:      0.139ns (0.558 - 0.419)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_22 to ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y131.YQ     Tcko                  0.419   ftop/cp_wci_Vm_6_MData<23>
                                                       ftop/cp/wci_reqF_1_q_0_22
    SLICE_X48Y130.BY     net (fanout=2)        0.371   ftop/cp_wci_Vm_6_MData<22>
    SLICE_X48Y130.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<22>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.661ns (0.290ns logic, 0.371ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_15 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.484 - 0.411)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_15 to ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y180.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<15>
                                                       ftop/cp/wci_reqF_q_0_15
    SLICE_X42Y181.BY     net (fanout=2)        0.328   ftop/cp_wci_Vm_5_MData<15>
    SLICE_X42Y181.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.267ns logic, 0.328ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_6 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.508 - 0.423)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_6 to ftop/pwrk/wci_wslv_reqF/Mram_arr7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y178.YQ     Tcko                  0.419   ftop/cp_wci_Vm_7_MData<7>
                                                       ftop/cp/wci_reqF_2_q_0_6
    SLICE_X54Y179.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_7_MData<6>
    SLICE_X54Y179.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_6 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.508 - 0.423)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_6 to ftop/pwrk/wci_wslv_reqF/Mram_arr7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y178.YQ     Tcko                  0.419   ftop/cp_wci_Vm_7_MData<7>
                                                       ftop/cp/wci_reqF_2_q_0_6
    SLICE_X54Y179.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_7_MData<6>
    SLICE_X54Y179.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/eRespF/data0_reg_32 (FF)
  Destination:          ftop/gbe0/gmac/txF/Mram_fifoMem33.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.517 - 0.438)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/eRespF/data0_reg_32 to ftop/gbe0/gmac/txF/Mram_fifoMem33.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y159.YQ    Tcko                  0.419   ftop/gbe0/eRespF_D_OUT<32>
                                                       ftop/gbe0/eRespF/data0_reg_32
    SLICE_X110Y158.BY    net (fanout=2)        0.326   ftop/gbe0/eRespF_D_OUT<32>
    SLICE_X110Y158.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/txF/_varindex0000<32>
                                                       ftop/gbe0/gmac/txF/Mram_fifoMem33.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/eRespF/data0_reg_32 (FF)
  Destination:          ftop/gbe0/gmac/txF/Mram_fifoMem33.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.517 - 0.438)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/eRespF/data0_reg_32 to ftop/gbe0/gmac/txF/Mram_fifoMem33.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y159.YQ    Tcko                  0.419   ftop/gbe0/eRespF_D_OUT<32>
                                                       ftop/gbe0/eRespF/data0_reg_32
    SLICE_X110Y158.BY    net (fanout=2)        0.326   ftop/gbe0/eRespF_D_OUT<32>
    SLICE_X110Y158.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/txF/_varindex0000<32>
                                                       ftop/gbe0/gmac/txF/Mram_fifoMem33.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_14 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.448 - 0.392)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_14 to ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y136.YQ     Tcko                  0.419   ftop/cp_wci_Vm_9_MData<15>
                                                       ftop/cp/wci_reqF_3_q_0_14
    SLICE_X96Y136.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_9_MData<14>
    SLICE_X96Y136.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.289ns logic, 0.311ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_14 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.448 - 0.392)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_14 to ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y136.YQ     Tcko                  0.419   ftop/cp_wci_Vm_9_MData<15>
                                                       ftop/cp/wci_reqF_3_q_0_14
    SLICE_X96Y136.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_9_MData<14>
    SLICE_X96Y136.CLK    Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.290ns logic, 0.311ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_13 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.376 - 0.286)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_13 to ftop/edp0/wci_reqF/Mram_arr14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y48.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<13>
                                                       ftop/cp/wci_reqF_5_q_0_13
    SLICE_X74Y48.BY      net (fanout=2)        0.371   ftop/cp_wci_Vm_13_MData<13>
    SLICE_X74Y48.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<13>
                                                       ftop/edp0/wci_reqF/Mram_arr14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.637ns (0.266ns logic, 0.371ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_13 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr14.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.376 - 0.286)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_13 to ftop/edp0/wci_reqF/Mram_arr14.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y48.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<13>
                                                       ftop/cp/wci_reqF_5_q_0_13
    SLICE_X74Y48.BY      net (fanout=2)        0.371   ftop/cp_wci_Vm_13_MData<13>
    SLICE_X74Y48.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<13>
                                                       ftop/edp0/wci_reqF/Mram_arr14.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.638ns (0.267ns logic, 0.371ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_7 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.066 - 0.064)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_7 to ftop/edp0/wci_reqF/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y34.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<7>
                                                       ftop/cp/wci_reqF_5_q_0_7
    SLICE_X76Y33.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_13_MData<7>
    SLICE_X76Y33.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<7>
                                                       ftop/edp0/wci_reqF/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.266ns logic, 0.295ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/eRespF/data0_reg_0 (FF)
  Destination:          ftop/gbe0/gmac/txF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (0.125 - 0.101)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/eRespF/data0_reg_0 to ftop/gbe0/gmac/txF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y164.XQ    Tcko                  0.396   ftop/gbe0/eRespF_D_OUT<0>
                                                       ftop/gbe0/eRespF/data0_reg_0
    SLICE_X104Y167.BY    net (fanout=2)        0.318   ftop/gbe0/eRespF_D_OUT<0>
    SLICE_X104Y167.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.266ns logic, 0.318ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_7 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.066 - 0.064)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_7 to ftop/edp0/wci_reqF/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y34.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<7>
                                                       ftop/cp/wci_reqF_5_q_0_7
    SLICE_X76Y33.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_13_MData<7>
    SLICE_X76Y33.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<7>
                                                       ftop/edp0/wci_reqF/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.267ns logic, 0.295ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_3 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.655ns (Levels of Logic = 1)
  Clock Path Skew:      0.094ns (0.590 - 0.496)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_3 to ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y180.XQ     Tcko                  0.396   ftop/cp/td<3>
                                                       ftop/cp/td_3
    SLICE_X82Y180.BY     net (fanout=2)        0.389   ftop/cp/td<3>
    SLICE_X82Y180.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<35>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.655ns (0.266ns logic, 0.389ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_23 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.464 - 0.402)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_23 to ftop/iqadc/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y24.XQ      Tcko                  0.396   ftop/cp_wci_Vm_10_MData<23>
                                                       ftop/cp/wci_reqF_4_q_0_23
    SLICE_X42Y23.BY      net (fanout=2)        0.357   ftop/cp_wci_Vm_10_MData<23>
    SLICE_X42Y23.CLK     Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.266ns logic, 0.357ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/eRespF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txF/Mram_fifoMem29.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.502 - 0.434)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/eRespF/data0_reg_28 to ftop/gbe0/gmac/txF/Mram_fifoMem29.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y162.YQ    Tcko                  0.419   ftop/gbe0/eRespF_D_OUT<28>
                                                       ftop/gbe0/eRespF/data0_reg_28
    SLICE_X104Y162.BY    net (fanout=2)        0.340   ftop/gbe0/eRespF_D_OUT<28>
    SLICE_X104Y162.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/txF/_varindex0000<28>
                                                       ftop/gbe0/gmac/txF/Mram_fifoMem29.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.289ns logic, 0.340ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/edp0/wci_isReset_isInReset/SR
  Logical resource: ftop/edp0/wci_isReset_isInReset/SR
  Location pin: SLICE_X74Y66.SR
  Clock network: ftop/cp_RST_N_wci_Vm_13
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/edp0/wci_isReset_isInReset/SR
  Logical resource: ftop/edp0/wci_isReset_isInReset/SR
  Location pin: SLICE_X74Y66.SR
  Clock network: ftop/cp_RST_N_wci_Vm_13
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sync/sToggleReg/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sync/sToggleReg/SR
  Location pin: SLICE_X4Y52.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sync/sToggleReg/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sync/sToggleReg/SR
  Location pin: SLICE_X4Y52.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_operateD/sync/sSyncReg2/SR
  Logical resource: ftop/iqadc/adcCore_operateD/sync/sSyncReg2/SR
  Location pin: SLICE_X6Y15.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_operateD/sync/sSyncReg2/SR
  Logical resource: ftop/iqadc/adcCore_operateD/sync/sSyncReg2/SR
  Location pin: SLICE_X6Y15.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_operateD/sync/sSyncReg2/SR
  Logical resource: ftop/iqadc/adcCore_operateD/sync/sSyncReg1/SR
  Location pin: SLICE_X6Y15.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_operateD/sync/sSyncReg2/SR
  Logical resource: ftop/iqadc/adcCore_operateD/sync/sSyncReg1/SR
  Location pin: SLICE_X6Y15.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter<6>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter_6/SR
  Location pin: SLICE_X10Y2.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter<6>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter_6/SR
  Location pin: SLICE_X10Y2.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter<6>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter_6/SR
  Location pin: SLICE_X20Y1.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter<6>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter_6/SR
  Location pin: SLICE_X20Y1.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_1/SR
  Location pin: SLICE_X8Y1.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_1/SR
  Location pin: SLICE_X8Y1.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_0/SR
  Location pin: SLICE_X8Y1.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_0/SR
  Location pin: SLICE_X8Y1.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_5/SR
  Location pin: SLICE_X12Y1.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_5/SR
  Location pin: SLICE_X12Y1.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_4/SR
  Location pin: SLICE_X12Y1.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_4/SR
  Location pin: SLICE_X12Y1.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.525ns|            0|            0|            2|      3168320|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      7.261ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.050ns|          N/A|            0|            0|      3168319|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.379|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.874|         |    3.562|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.050|         |         |         |
sys0_clkp      |   19.050|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.050|         |         |         |
sys0_clkp      |   19.050|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3184603 paths, 0 nets, and 92421 connections

Design statistics:
   Minimum period:  19.050ns{1}   (Maximum frequency:  52.493MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep 16 11:47:20 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 806 MB



