Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 20:15:29 2020
| Host         : DESKTOP-1CABFUC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Gyro_Demo_timing_summary_routed.rpt -pb Gyro_Demo_timing_summary_routed.pb -rpx Gyro_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : Gyro_Demo
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 42 register/latch pins with no clock driven by root clock pin: I_qspi_clk (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Driver_Gyro0/Clk_Division0/Clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Driver_Gyro0/Clk_Division1/Clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Driver_Gyro0/Flag_State_Init_reg/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[0]/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[1]/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[2]/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[3]/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[0]/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[1]/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[2]/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[3]/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[4]/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[5]/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[6]/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[7]/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[8]/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 418 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 210 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.770        0.000                      0                  284        0.079        0.000                      0                  284        3.000        0.000                       0                   218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_100MHz              {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          4.770        0.000                      0                  282        0.157        0.000                      0                  282        4.500        0.000                       0                   210  
  clk_out2_clk_wiz_0         97.228        0.000                      0                    2        0.617        0.000                      0                    2       49.500        0.000                       0                     4  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        4.771        0.000                      0                  282        0.157        0.000                      0                  282        4.500        0.000                       0                   210  
  clk_out2_clk_wiz_0_1       97.232        0.000                      0                    2        0.617        0.000                      0                    2       49.500        0.000                       0                     4  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.770        0.000                      0                  282        0.079        0.000                      0                  282  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         97.228        0.000                      0                    2        0.501        0.000                      0                    2  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.770        0.000                      0                  282        0.079        0.000                      0                  282  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       97.228        0.000                      0                    2        0.501        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.766ns (17.350%)  route 3.649ns (82.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.621    -2.305    u_Gyro2ram/CLK
    SLICE_X26Y40         FDRE                                         r  u_Gyro2ram/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.518    -1.787 r  u_Gyro2ram/addr_reg[1]/Q
                         net (fo=37, routed)          1.924     0.137    u_Gyro2ram/Q[1]
    SLICE_X21Y43         LUT6 (Prop_lut6_I2_O)        0.124     0.261 r  u_Gyro2ram/u_blk_mem_gen_0_i_26/O
                         net (fo=1, routed)           1.080     1.341    u_Gyro2ram/u_blk_mem_gen_0_i_26_n_0
    SLICE_X22Y42         LUT6 (Prop_lut6_I1_O)        0.124     1.465 r  u_Gyro2ram/u_blk_mem_gen_0_i_5/O
                         net (fo=1, routed)           0.645     2.110    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[3]
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.541     8.113    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.419     7.694    
                         clock uncertainty           -0.077     7.617    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                     -0.737     6.880    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.704ns (16.448%)  route 3.576ns (83.552%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.623    -2.303    u_Gyro2ram/CLK
    SLICE_X27Y43         FDRE                                         r  u_Gyro2ram/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.847 r  u_Gyro2ram/addr_reg[0]/Q
                         net (fo=38, routed)          1.583    -0.264    u_Gyro2ram/Q[0]
    SLICE_X22Y39         LUT4 (Prop_lut4_I1_O)        0.124    -0.140 r  u_Gyro2ram/u_blk_mem_gen_0_i_13/O
                         net (fo=1, routed)           1.093     0.953    u_Gyro2ram/u_blk_mem_gen_0_i_13_n_0
    SLICE_X21Y41         LUT6 (Prop_lut6_I0_O)        0.124     1.077 r  u_Gyro2ram/u_blk_mem_gen_0_i_2/O
                         net (fo=1, routed)           0.900     1.977    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[6]
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.541     8.113    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.419     7.694    
                         clock uncertainty           -0.077     7.617    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.737     6.880    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -1.977    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.766ns (18.251%)  route 3.431ns (81.749%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.621    -2.305    u_Gyro2ram/CLK
    SLICE_X26Y40         FDRE                                         r  u_Gyro2ram/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.518    -1.787 r  u_Gyro2ram/addr_reg[1]/Q
                         net (fo=37, routed)          1.846     0.060    u_Gyro2ram/Q[1]
    SLICE_X19Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.184 r  u_Gyro2ram/u_blk_mem_gen_0_i_34/O
                         net (fo=1, routed)           1.092     1.276    u_Gyro2ram/u_blk_mem_gen_0_i_34_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I1_O)        0.124     1.400 r  u_Gyro2ram/u_blk_mem_gen_0_i_7/O
                         net (fo=1, routed)           0.492     1.892    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[1]
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.541     8.113    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.419     7.694    
                         clock uncertainty           -0.077     7.617    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.737     6.880    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -1.892    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.704ns (16.942%)  route 3.451ns (83.058%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.623    -2.303    u_Gyro2ram/CLK
    SLICE_X27Y43         FDRE                                         r  u_Gyro2ram/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.847 r  u_Gyro2ram/addr_reg[0]/Q
                         net (fo=38, routed)          1.721    -0.126    u_Gyro2ram/Q[0]
    SLICE_X21Y40         LUT4 (Prop_lut4_I1_O)        0.124    -0.002 r  u_Gyro2ram/u_blk_mem_gen_0_i_37/O
                         net (fo=1, routed)           0.670     0.668    u_Gyro2ram/u_blk_mem_gen_0_i_37_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I0_O)        0.124     0.792 r  u_Gyro2ram/u_blk_mem_gen_0_i_8/O
                         net (fo=1, routed)           1.060     1.853    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[0]
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.541     8.113    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.419     7.694    
                         clock uncertainty           -0.077     7.617    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.737     6.880    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -1.853    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/mem_reg[10][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.580ns (12.519%)  route 4.053ns (87.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.620    -2.306    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          1.895     0.046    u_Gyro2ram/Q[2]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.170 r  u_Gyro2ram/mem[0][7]_i_1/O
                         net (fo=104, routed)         2.157     2.327    u_Gyro2ram/mem[0][7]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[10][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.497     8.070    u_Gyro2ram/CLK
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[10][0]/C
                         clock pessimism             -0.419     7.651    
                         clock uncertainty           -0.077     7.574    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.205     7.369    u_Gyro2ram/mem_reg[10][0]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/mem_reg[10][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.580ns (12.519%)  route 4.053ns (87.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.620    -2.306    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          1.895     0.046    u_Gyro2ram/Q[2]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.170 r  u_Gyro2ram/mem[0][7]_i_1/O
                         net (fo=104, routed)         2.157     2.327    u_Gyro2ram/mem[0][7]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[10][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.497     8.070    u_Gyro2ram/CLK
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[10][4]/C
                         clock pessimism             -0.419     7.651    
                         clock uncertainty           -0.077     7.574    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.205     7.369    u_Gyro2ram/mem_reg[10][4]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/mem_reg[10][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.580ns (12.519%)  route 4.053ns (87.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.620    -2.306    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          1.895     0.046    u_Gyro2ram/Q[2]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.170 r  u_Gyro2ram/mem[0][7]_i_1/O
                         net (fo=104, routed)         2.157     2.327    u_Gyro2ram/mem[0][7]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[10][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.497     8.070    u_Gyro2ram/CLK
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[10][6]/C
                         clock pessimism             -0.419     7.651    
                         clock uncertainty           -0.077     7.574    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.205     7.369    u_Gyro2ram/mem_reg[10][6]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/mem_reg[11][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.580ns (12.519%)  route 4.053ns (87.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.620    -2.306    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          1.895     0.046    u_Gyro2ram/Q[2]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.170 r  u_Gyro2ram/mem[0][7]_i_1/O
                         net (fo=104, routed)         2.157     2.327    u_Gyro2ram/mem[0][7]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[11][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.497     8.070    u_Gyro2ram/CLK
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[11][6]/C
                         clock pessimism             -0.419     7.651    
                         clock uncertainty           -0.077     7.574    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.205     7.369    u_Gyro2ram/mem_reg[11][6]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/mem_reg[8][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.580ns (12.519%)  route 4.053ns (87.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.620    -2.306    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          1.895     0.046    u_Gyro2ram/Q[2]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.170 r  u_Gyro2ram/mem[0][7]_i_1/O
                         net (fo=104, routed)         2.157     2.327    u_Gyro2ram/mem[0][7]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[8][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.497     8.070    u_Gyro2ram/CLK
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[8][6]/C
                         clock pessimism             -0.419     7.651    
                         clock uncertainty           -0.077     7.574    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.205     7.369    u_Gyro2ram/mem_reg[8][6]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/mem_reg[9][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.580ns (12.519%)  route 4.053ns (87.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.620    -2.306    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          1.895     0.046    u_Gyro2ram/Q[2]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.170 r  u_Gyro2ram/mem[0][7]_i_1/O
                         net (fo=104, routed)         2.157     2.327    u_Gyro2ram/mem[0][7]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[9][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.497     8.070    u_Gyro2ram/CLK
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[9][0]/C
                         clock pessimism             -0.419     7.651    
                         clock uncertainty           -0.077     7.574    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.205     7.369    u_Gyro2ram/mem_reg[9][0]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  5.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_Gyro2ram/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.310%)  route 0.253ns (60.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.565    -0.509    u_Gyro2ram/CLK
    SLICE_X28Y42         FDRE                                         r  u_Gyro2ram/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  u_Gyro2ram/addr_reg[3]/Q
                         net (fo=11, routed)          0.253    -0.092    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.876    -0.232    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.432    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.249    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X19Y47         FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.119    -0.252    Driver_IIC0/iic_wr_en_r0
    SLICE_X19Y48         FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X19Y48         FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
                         clock pessimism             -0.219    -0.495    
    SLICE_X19Y48         FDCE (Hold_fdce_C_D)         0.070    -0.425    Driver_IIC0/iic_wr_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Dir_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.107%)  route 0.146ns (43.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X19Y47         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  Driver_IIC0/FSM_sequential_c_state_reg[0]/Q
                         net (fo=25, routed)          0.146    -0.225    Driver_IIC0/c_state[0]
    SLICE_X18Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.180 r  Driver_IIC0/SDA_Dir_i_1/O
                         net (fo=1, routed)           0.000    -0.180    Driver_IIC0/SDA_Dir_i_1_n_0
    SLICE_X18Y47         FDPE                                         r  Driver_IIC0/SDA_Dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X18Y47         FDPE                                         r  Driver_IIC0/SDA_Dir_reg/C
                         clock pessimism             -0.222    -0.498    
    SLICE_X18Y47         FDPE (Hold_fdpe_C_D)         0.120    -0.378    Driver_IIC0/SDA_Dir_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.111%)  route 0.163ns (43.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X18Y49         FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 f  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=14, routed)          0.163    -0.184    Driver_IIC0/scl_cnt[9]
    SLICE_X18Y48         LUT6 (Prop_lut6_I2_O)        0.045    -0.139 r  Driver_IIC0/scl_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    Driver_IIC0/scl_cnt[0]_i_1_n_0
    SLICE_X18Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X18Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
                         clock pessimism             -0.219    -0.495    
    SLICE_X18Y48         FDCE (Hold_fdce_C_D)         0.120    -0.375    Driver_IIC0/scl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X21Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  Driver_IIC0/scl_cnt_reg[2]/Q
                         net (fo=11, routed)          0.146    -0.224    Driver_IIC0/scl_cnt[2]
    SLICE_X21Y48         LUT6 (Prop_lut6_I0_O)        0.045    -0.179 r  Driver_IIC0/scl_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    Driver_IIC0/scl_cnt[2]_i_1_n_0
    SLICE_X21Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X21Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
                         clock pessimism             -0.235    -0.511    
    SLICE_X21Y48         FDCE (Hold_fdce_C_D)         0.092    -0.419    Driver_IIC0/scl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_rd_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iic_rd_en_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.096%)  route 0.131ns (46.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X18Y47         FDCE                                         r  Driver_IIC0/iic_rd_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDCE (Prop_fdce_C_Q)         0.148    -0.363 r  Driver_IIC0/iic_rd_en_r0_reg/Q
                         net (fo=2, routed)           0.131    -0.233    Driver_IIC0/iic_rd_en_r0
    SLICE_X19Y47         FDCE                                         r  Driver_IIC0/iic_rd_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X19Y47         FDCE                                         r  Driver_IIC0/iic_rd_en_r1_reg/C
                         clock pessimism             -0.222    -0.498    
    SLICE_X19Y47         FDCE (Hold_fdce_C_D)         0.022    -0.476    Driver_IIC0/iic_rd_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.562    -0.512    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          0.168    -0.203    u_Gyro2ram/Q[2]
    SLICE_X23Y39         LUT3 (Prop_lut3_I0_O)        0.042    -0.161 r  u_Gyro2ram/addr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    u_Gyro2ram/addr[2]_i_1_n_0
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
                         clock pessimism             -0.236    -0.512    
    SLICE_X23Y39         FDRE (Hold_fdre_C_D)         0.105    -0.407    u_Gyro2ram/addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.611%)  route 0.148ns (41.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X18Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  Driver_IIC0/scl_cnt_reg[0]/Q
                         net (fo=12, routed)          0.148    -0.200    Driver_IIC0/scl_cnt[0]
    SLICE_X21Y48         LUT5 (Prop_lut5_I0_O)        0.045    -0.155 r  Driver_IIC0/scl_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    Driver_IIC0/scl_cnt[1]_i_1_n_0
    SLICE_X21Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X21Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
                         clock pessimism             -0.219    -0.495    
    SLICE_X21Y48         FDCE (Hold_fdce_C_D)         0.092    -0.403    Driver_IIC0/scl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicwr_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X19Y48         FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.370 f  Driver_IIC0/iic_wr_en_r1_reg/Q
                         net (fo=1, routed)           0.158    -0.212    Driver_IIC0/iic_wr_en_r1
    SLICE_X19Y48         LUT6 (Prop_lut6_I3_O)        0.045    -0.167 r  Driver_IIC0/iicwr_req_i_1/O
                         net (fo=1, routed)           0.000    -0.167    Driver_IIC0/iicwr_req_i_1_n_0
    SLICE_X19Y48         FDCE                                         r  Driver_IIC0/iicwr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X19Y48         FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
                         clock pessimism             -0.235    -0.511    
    SLICE_X19Y48         FDCE (Hold_fdce_C_D)         0.092    -0.419    Driver_IIC0/iicwr_req_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u_Gyro2ram/mem_reg[12][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.231ns (36.468%)  route 0.402ns (63.532%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.510    u_Gyro2ram/CLK
    SLICE_X25Y40         FDRE                                         r  u_Gyro2ram/mem_reg[12][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  u_Gyro2ram/mem_reg[12][1]/Q
                         net (fo=1, routed)           0.158    -0.211    u_Gyro2ram/mem_reg[12][1]
    SLICE_X25Y40         LUT4 (Prop_lut4_I0_O)        0.045    -0.166 r  u_Gyro2ram/u_blk_mem_gen_0_i_33/O
                         net (fo=1, routed)           0.049    -0.117    u_Gyro2ram/u_blk_mem_gen_0_i_33_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.045    -0.072 r  u_Gyro2ram/u_blk_mem_gen_0_i_7/O
                         net (fo=1, routed)           0.195     0.123    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[1]
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.876    -0.232    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.432    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.296    -0.136    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_10/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y46    Driver_Gyro0/Clk_Division0/Clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y41    Driver_Gyro0/Clk_Division0/Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y47    Driver_Gyro0/Clk_Division0/Count_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y47    Driver_Gyro0/Clk_Division0/Count_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y47    Driver_Gyro0/Clk_Division0/Count_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y47    Driver_Gyro0/Clk_Division0/Count_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y48    Driver_Gyro0/Clk_Division0/Count_reg[28]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y46    Driver_Gyro0/Clk_Division0/Clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y47    Driver_Gyro0/Clk_Division0/Count_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y47    Driver_Gyro0/Clk_Division0/Count_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y47    Driver_Gyro0/Clk_Division0/Count_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y47    Driver_Gyro0/Clk_Division0/Count_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y48    Driver_Gyro0/Clk_Division0/Count_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y48    Driver_Gyro0/Clk_Division0/Count_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y48    Driver_Gyro0/Clk_Division0/Count_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y48    Driver_Gyro0/Clk_Division0/Count_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y41    Driver_Gyro0/Clk_Division1/Count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y46    Driver_Gyro0/Clk_Division0/Clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y41    Driver_Gyro0/Clk_Division0/Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y41    Driver_Gyro0/Clk_Division0/Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y47    Driver_Gyro0/Clk_Division0/Count_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y47    Driver_Gyro0/Clk_Division0/Count_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y47    Driver_Gyro0/Clk_Division0/Count_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y47    Driver_Gyro0/Clk_Division0/Count_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y48    Driver_Gyro0/Clk_Division0/Count_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y48    Driver_Gyro0/Clk_Division0/Count_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y41    Driver_Gyro0/Clk_Division0/Count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.617ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.228ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.670ns (27.900%)  route 1.731ns (72.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.622    -2.304    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.786 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=34, routed)          1.395    -0.390    Driver_Gyro0/Current_State[0]
    SLICE_X22Y46         LUT5 (Prop_lut5_I2_O)        0.152    -0.238 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.336     0.098    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.502    98.075    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism             -0.379    97.696    
                         clock uncertainty           -0.115    97.581    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)       -0.255    97.326    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                         97.326    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                 97.228    

Slack (MET) :             97.842ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.642ns (32.131%)  route 1.356ns (67.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.622    -2.304    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.786 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=35, routed)          0.743    -1.043    Driver_Gyro0/Current_State[1]
    SLICE_X22Y46         LUT5 (Prop_lut5_I3_O)        0.124    -0.919 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.613    -0.306    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.502    98.075    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism             -0.379    97.696    
                         clock uncertainty           -0.115    97.581    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)       -0.045    97.536    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                         97.536    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                 97.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.209ns (31.264%)  route 0.460ns (68.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.564    -0.510    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=34, routed)          0.258    -0.088    Driver_Gyro0/Current_State[0]
    SLICE_X22Y46         LUT5 (Prop_lut5_I2_O)        0.045    -0.043 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.201     0.158    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.834    -0.274    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism             -0.236    -0.510    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.052    -0.458    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.208ns (33.187%)  route 0.419ns (66.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.564    -0.510    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=35, routed)          0.303    -0.044    Driver_Gyro0/Current_State[1]
    SLICE_X22Y46         LUT5 (Prop_lut5_I3_O)        0.044     0.000 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.116     0.116    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.834    -0.274    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism             -0.236    -0.510    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)        -0.014    -0.524    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.641    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3   clk_10/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X22Y46    Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X22Y46    Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X22Y46    Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X22Y46    Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X22Y46    Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X22Y46    Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X22Y46    Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X22Y46    Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X22Y46    Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X22Y46    Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   clk_10/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.766ns (17.350%)  route 3.649ns (82.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.621    -2.305    u_Gyro2ram/CLK
    SLICE_X26Y40         FDRE                                         r  u_Gyro2ram/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.518    -1.787 r  u_Gyro2ram/addr_reg[1]/Q
                         net (fo=37, routed)          1.924     0.137    u_Gyro2ram/Q[1]
    SLICE_X21Y43         LUT6 (Prop_lut6_I2_O)        0.124     0.261 r  u_Gyro2ram/u_blk_mem_gen_0_i_26/O
                         net (fo=1, routed)           1.080     1.341    u_Gyro2ram/u_blk_mem_gen_0_i_26_n_0
    SLICE_X22Y42         LUT6 (Prop_lut6_I1_O)        0.124     1.465 r  u_Gyro2ram/u_blk_mem_gen_0_i_5/O
                         net (fo=1, routed)           0.645     2.110    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[3]
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.541     8.113    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.419     7.694    
                         clock uncertainty           -0.077     7.618    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                     -0.737     6.881    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.881    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.904ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.704ns (16.448%)  route 3.576ns (83.552%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.623    -2.303    u_Gyro2ram/CLK
    SLICE_X27Y43         FDRE                                         r  u_Gyro2ram/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.847 r  u_Gyro2ram/addr_reg[0]/Q
                         net (fo=38, routed)          1.583    -0.264    u_Gyro2ram/Q[0]
    SLICE_X22Y39         LUT4 (Prop_lut4_I1_O)        0.124    -0.140 r  u_Gyro2ram/u_blk_mem_gen_0_i_13/O
                         net (fo=1, routed)           1.093     0.953    u_Gyro2ram/u_blk_mem_gen_0_i_13_n_0
    SLICE_X21Y41         LUT6 (Prop_lut6_I0_O)        0.124     1.077 r  u_Gyro2ram/u_blk_mem_gen_0_i_2/O
                         net (fo=1, routed)           0.900     1.977    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[6]
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.541     8.113    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.419     7.694    
                         clock uncertainty           -0.077     7.618    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.737     6.881    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.881    
                         arrival time                          -1.977    
  -------------------------------------------------------------------
                         slack                                  4.904    

Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.766ns (18.251%)  route 3.431ns (81.749%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.621    -2.305    u_Gyro2ram/CLK
    SLICE_X26Y40         FDRE                                         r  u_Gyro2ram/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.518    -1.787 r  u_Gyro2ram/addr_reg[1]/Q
                         net (fo=37, routed)          1.846     0.060    u_Gyro2ram/Q[1]
    SLICE_X19Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.184 r  u_Gyro2ram/u_blk_mem_gen_0_i_34/O
                         net (fo=1, routed)           1.092     1.276    u_Gyro2ram/u_blk_mem_gen_0_i_34_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I1_O)        0.124     1.400 r  u_Gyro2ram/u_blk_mem_gen_0_i_7/O
                         net (fo=1, routed)           0.492     1.892    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[1]
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.541     8.113    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.419     7.694    
                         clock uncertainty           -0.077     7.618    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.737     6.881    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.881    
                         arrival time                          -1.892    
  -------------------------------------------------------------------
                         slack                                  4.989    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.704ns (16.942%)  route 3.451ns (83.058%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.623    -2.303    u_Gyro2ram/CLK
    SLICE_X27Y43         FDRE                                         r  u_Gyro2ram/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.847 r  u_Gyro2ram/addr_reg[0]/Q
                         net (fo=38, routed)          1.721    -0.126    u_Gyro2ram/Q[0]
    SLICE_X21Y40         LUT4 (Prop_lut4_I1_O)        0.124    -0.002 r  u_Gyro2ram/u_blk_mem_gen_0_i_37/O
                         net (fo=1, routed)           0.670     0.668    u_Gyro2ram/u_blk_mem_gen_0_i_37_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I0_O)        0.124     0.792 r  u_Gyro2ram/u_blk_mem_gen_0_i_8/O
                         net (fo=1, routed)           1.060     1.853    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[0]
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.541     8.113    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.419     7.694    
                         clock uncertainty           -0.077     7.618    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.737     6.881    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.881    
                         arrival time                          -1.853    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/mem_reg[10][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.580ns (12.519%)  route 4.053ns (87.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.620    -2.306    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          1.895     0.046    u_Gyro2ram/Q[2]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.170 r  u_Gyro2ram/mem[0][7]_i_1/O
                         net (fo=104, routed)         2.157     2.327    u_Gyro2ram/mem[0][7]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[10][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.497     8.070    u_Gyro2ram/CLK
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[10][0]/C
                         clock pessimism             -0.419     7.651    
                         clock uncertainty           -0.077     7.575    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.205     7.370    u_Gyro2ram/mem_reg[10][0]
  -------------------------------------------------------------------
                         required time                          7.370    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/mem_reg[10][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.580ns (12.519%)  route 4.053ns (87.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.620    -2.306    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          1.895     0.046    u_Gyro2ram/Q[2]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.170 r  u_Gyro2ram/mem[0][7]_i_1/O
                         net (fo=104, routed)         2.157     2.327    u_Gyro2ram/mem[0][7]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[10][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.497     8.070    u_Gyro2ram/CLK
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[10][4]/C
                         clock pessimism             -0.419     7.651    
                         clock uncertainty           -0.077     7.575    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.205     7.370    u_Gyro2ram/mem_reg[10][4]
  -------------------------------------------------------------------
                         required time                          7.370    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/mem_reg[10][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.580ns (12.519%)  route 4.053ns (87.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.620    -2.306    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          1.895     0.046    u_Gyro2ram/Q[2]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.170 r  u_Gyro2ram/mem[0][7]_i_1/O
                         net (fo=104, routed)         2.157     2.327    u_Gyro2ram/mem[0][7]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[10][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.497     8.070    u_Gyro2ram/CLK
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[10][6]/C
                         clock pessimism             -0.419     7.651    
                         clock uncertainty           -0.077     7.575    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.205     7.370    u_Gyro2ram/mem_reg[10][6]
  -------------------------------------------------------------------
                         required time                          7.370    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/mem_reg[11][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.580ns (12.519%)  route 4.053ns (87.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.620    -2.306    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          1.895     0.046    u_Gyro2ram/Q[2]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.170 r  u_Gyro2ram/mem[0][7]_i_1/O
                         net (fo=104, routed)         2.157     2.327    u_Gyro2ram/mem[0][7]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[11][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.497     8.070    u_Gyro2ram/CLK
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[11][6]/C
                         clock pessimism             -0.419     7.651    
                         clock uncertainty           -0.077     7.575    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.205     7.370    u_Gyro2ram/mem_reg[11][6]
  -------------------------------------------------------------------
                         required time                          7.370    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/mem_reg[8][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.580ns (12.519%)  route 4.053ns (87.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.620    -2.306    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          1.895     0.046    u_Gyro2ram/Q[2]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.170 r  u_Gyro2ram/mem[0][7]_i_1/O
                         net (fo=104, routed)         2.157     2.327    u_Gyro2ram/mem[0][7]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[8][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.497     8.070    u_Gyro2ram/CLK
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[8][6]/C
                         clock pessimism             -0.419     7.651    
                         clock uncertainty           -0.077     7.575    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.205     7.370    u_Gyro2ram/mem_reg[8][6]
  -------------------------------------------------------------------
                         required time                          7.370    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/mem_reg[9][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.580ns (12.519%)  route 4.053ns (87.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.620    -2.306    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          1.895     0.046    u_Gyro2ram/Q[2]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.170 r  u_Gyro2ram/mem[0][7]_i_1/O
                         net (fo=104, routed)         2.157     2.327    u_Gyro2ram/mem[0][7]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[9][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.497     8.070    u_Gyro2ram/CLK
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[9][0]/C
                         clock pessimism             -0.419     7.651    
                         clock uncertainty           -0.077     7.575    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.205     7.370    u_Gyro2ram/mem_reg[9][0]
  -------------------------------------------------------------------
                         required time                          7.370    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  5.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_Gyro2ram/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.310%)  route 0.253ns (60.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.565    -0.509    u_Gyro2ram/CLK
    SLICE_X28Y42         FDRE                                         r  u_Gyro2ram/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  u_Gyro2ram/addr_reg[3]/Q
                         net (fo=11, routed)          0.253    -0.092    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.876    -0.232    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.432    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.249    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X19Y47         FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.119    -0.252    Driver_IIC0/iic_wr_en_r0
    SLICE_X19Y48         FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X19Y48         FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
                         clock pessimism             -0.219    -0.495    
    SLICE_X19Y48         FDCE (Hold_fdce_C_D)         0.070    -0.425    Driver_IIC0/iic_wr_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Dir_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.107%)  route 0.146ns (43.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X19Y47         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  Driver_IIC0/FSM_sequential_c_state_reg[0]/Q
                         net (fo=25, routed)          0.146    -0.225    Driver_IIC0/c_state[0]
    SLICE_X18Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.180 r  Driver_IIC0/SDA_Dir_i_1/O
                         net (fo=1, routed)           0.000    -0.180    Driver_IIC0/SDA_Dir_i_1_n_0
    SLICE_X18Y47         FDPE                                         r  Driver_IIC0/SDA_Dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X18Y47         FDPE                                         r  Driver_IIC0/SDA_Dir_reg/C
                         clock pessimism             -0.222    -0.498    
    SLICE_X18Y47         FDPE (Hold_fdpe_C_D)         0.120    -0.378    Driver_IIC0/SDA_Dir_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.111%)  route 0.163ns (43.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X18Y49         FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 f  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=14, routed)          0.163    -0.184    Driver_IIC0/scl_cnt[9]
    SLICE_X18Y48         LUT6 (Prop_lut6_I2_O)        0.045    -0.139 r  Driver_IIC0/scl_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    Driver_IIC0/scl_cnt[0]_i_1_n_0
    SLICE_X18Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X18Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
                         clock pessimism             -0.219    -0.495    
    SLICE_X18Y48         FDCE (Hold_fdce_C_D)         0.120    -0.375    Driver_IIC0/scl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X21Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  Driver_IIC0/scl_cnt_reg[2]/Q
                         net (fo=11, routed)          0.146    -0.224    Driver_IIC0/scl_cnt[2]
    SLICE_X21Y48         LUT6 (Prop_lut6_I0_O)        0.045    -0.179 r  Driver_IIC0/scl_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    Driver_IIC0/scl_cnt[2]_i_1_n_0
    SLICE_X21Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X21Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
                         clock pessimism             -0.235    -0.511    
    SLICE_X21Y48         FDCE (Hold_fdce_C_D)         0.092    -0.419    Driver_IIC0/scl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_rd_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iic_rd_en_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.096%)  route 0.131ns (46.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X18Y47         FDCE                                         r  Driver_IIC0/iic_rd_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDCE (Prop_fdce_C_Q)         0.148    -0.363 r  Driver_IIC0/iic_rd_en_r0_reg/Q
                         net (fo=2, routed)           0.131    -0.233    Driver_IIC0/iic_rd_en_r0
    SLICE_X19Y47         FDCE                                         r  Driver_IIC0/iic_rd_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X19Y47         FDCE                                         r  Driver_IIC0/iic_rd_en_r1_reg/C
                         clock pessimism             -0.222    -0.498    
    SLICE_X19Y47         FDCE (Hold_fdce_C_D)         0.022    -0.476    Driver_IIC0/iic_rd_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.562    -0.512    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          0.168    -0.203    u_Gyro2ram/Q[2]
    SLICE_X23Y39         LUT3 (Prop_lut3_I0_O)        0.042    -0.161 r  u_Gyro2ram/addr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    u_Gyro2ram/addr[2]_i_1_n_0
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
                         clock pessimism             -0.236    -0.512    
    SLICE_X23Y39         FDRE (Hold_fdre_C_D)         0.105    -0.407    u_Gyro2ram/addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.611%)  route 0.148ns (41.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X18Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  Driver_IIC0/scl_cnt_reg[0]/Q
                         net (fo=12, routed)          0.148    -0.200    Driver_IIC0/scl_cnt[0]
    SLICE_X21Y48         LUT5 (Prop_lut5_I0_O)        0.045    -0.155 r  Driver_IIC0/scl_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    Driver_IIC0/scl_cnt[1]_i_1_n_0
    SLICE_X21Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X21Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
                         clock pessimism             -0.219    -0.495    
    SLICE_X21Y48         FDCE (Hold_fdce_C_D)         0.092    -0.403    Driver_IIC0/scl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicwr_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X19Y48         FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.370 f  Driver_IIC0/iic_wr_en_r1_reg/Q
                         net (fo=1, routed)           0.158    -0.212    Driver_IIC0/iic_wr_en_r1
    SLICE_X19Y48         LUT6 (Prop_lut6_I3_O)        0.045    -0.167 r  Driver_IIC0/iicwr_req_i_1/O
                         net (fo=1, routed)           0.000    -0.167    Driver_IIC0/iicwr_req_i_1_n_0
    SLICE_X19Y48         FDCE                                         r  Driver_IIC0/iicwr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X19Y48         FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
                         clock pessimism             -0.235    -0.511    
    SLICE_X19Y48         FDCE (Hold_fdce_C_D)         0.092    -0.419    Driver_IIC0/iicwr_req_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u_Gyro2ram/mem_reg[12][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.231ns (36.468%)  route 0.402ns (63.532%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.510    u_Gyro2ram/CLK
    SLICE_X25Y40         FDRE                                         r  u_Gyro2ram/mem_reg[12][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  u_Gyro2ram/mem_reg[12][1]/Q
                         net (fo=1, routed)           0.158    -0.211    u_Gyro2ram/mem_reg[12][1]
    SLICE_X25Y40         LUT4 (Prop_lut4_I0_O)        0.045    -0.166 r  u_Gyro2ram/u_blk_mem_gen_0_i_33/O
                         net (fo=1, routed)           0.049    -0.117    u_Gyro2ram/u_blk_mem_gen_0_i_33_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.045    -0.072 r  u_Gyro2ram/u_blk_mem_gen_0_i_7/O
                         net (fo=1, routed)           0.195     0.123    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[1]
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.876    -0.232    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.432    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.296    -0.136    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_10/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y46    Driver_Gyro0/Clk_Division0/Clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y41    Driver_Gyro0/Clk_Division0/Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y47    Driver_Gyro0/Clk_Division0/Count_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y47    Driver_Gyro0/Clk_Division0/Count_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y47    Driver_Gyro0/Clk_Division0/Count_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y47    Driver_Gyro0/Clk_Division0/Count_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y48    Driver_Gyro0/Clk_Division0/Count_reg[28]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y46    Driver_Gyro0/Clk_Division0/Clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y47    Driver_Gyro0/Clk_Division0/Count_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y47    Driver_Gyro0/Clk_Division0/Count_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y47    Driver_Gyro0/Clk_Division0/Count_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y47    Driver_Gyro0/Clk_Division0/Count_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y48    Driver_Gyro0/Clk_Division0/Count_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y48    Driver_Gyro0/Clk_Division0/Count_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y48    Driver_Gyro0/Clk_Division0/Count_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y48    Driver_Gyro0/Clk_Division0/Count_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y41    Driver_Gyro0/Clk_Division1/Count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y46    Driver_Gyro0/Clk_Division0/Clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y41    Driver_Gyro0/Clk_Division0/Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y41    Driver_Gyro0/Clk_Division0/Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y47    Driver_Gyro0/Clk_Division0/Count_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y47    Driver_Gyro0/Clk_Division0/Count_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y47    Driver_Gyro0/Clk_Division0/Count_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y47    Driver_Gyro0/Clk_Division0/Count_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y48    Driver_Gyro0/Clk_Division0/Count_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y48    Driver_Gyro0/Clk_Division0/Count_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y41    Driver_Gyro0/Clk_Division0/Count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       97.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.617ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.232ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.670ns (27.900%)  route 1.731ns (72.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.622    -2.304    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.786 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=34, routed)          1.395    -0.390    Driver_Gyro0/Current_State[0]
    SLICE_X22Y46         LUT5 (Prop_lut5_I2_O)        0.152    -0.238 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.336     0.098    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.502    98.075    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism             -0.379    97.696    
                         clock uncertainty           -0.111    97.585    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)       -0.255    97.330    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                         97.330    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                 97.232    

Slack (MET) :             97.846ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.642ns (32.131%)  route 1.356ns (67.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.622    -2.304    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.786 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=35, routed)          0.743    -1.043    Driver_Gyro0/Current_State[1]
    SLICE_X22Y46         LUT5 (Prop_lut5_I3_O)        0.124    -0.919 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.613    -0.306    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.502    98.075    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism             -0.379    97.696    
                         clock uncertainty           -0.111    97.585    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)       -0.045    97.540    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                         97.540    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                 97.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.209ns (31.264%)  route 0.460ns (68.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.564    -0.510    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=34, routed)          0.258    -0.088    Driver_Gyro0/Current_State[0]
    SLICE_X22Y46         LUT5 (Prop_lut5_I2_O)        0.045    -0.043 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.201     0.158    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.834    -0.274    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism             -0.236    -0.510    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.052    -0.458    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.208ns (33.187%)  route 0.419ns (66.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.564    -0.510    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=35, routed)          0.303    -0.044    Driver_Gyro0/Current_State[1]
    SLICE_X22Y46         LUT5 (Prop_lut5_I3_O)        0.044     0.000 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.116     0.116    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.834    -0.274    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism             -0.236    -0.510    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)        -0.014    -0.524    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.641    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3   clk_10/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X22Y46    Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X22Y46    Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X22Y46    Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X22Y46    Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X22Y46    Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X22Y46    Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X22Y46    Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X22Y46    Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X22Y46    Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X22Y46    Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   clk_10/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.766ns (17.350%)  route 3.649ns (82.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.621    -2.305    u_Gyro2ram/CLK
    SLICE_X26Y40         FDRE                                         r  u_Gyro2ram/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.518    -1.787 r  u_Gyro2ram/addr_reg[1]/Q
                         net (fo=37, routed)          1.924     0.137    u_Gyro2ram/Q[1]
    SLICE_X21Y43         LUT6 (Prop_lut6_I2_O)        0.124     0.261 r  u_Gyro2ram/u_blk_mem_gen_0_i_26/O
                         net (fo=1, routed)           1.080     1.341    u_Gyro2ram/u_blk_mem_gen_0_i_26_n_0
    SLICE_X22Y42         LUT6 (Prop_lut6_I1_O)        0.124     1.465 r  u_Gyro2ram/u_blk_mem_gen_0_i_5/O
                         net (fo=1, routed)           0.645     2.110    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[3]
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.541     8.113    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.419     7.694    
                         clock uncertainty           -0.077     7.617    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                     -0.737     6.880    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.704ns (16.448%)  route 3.576ns (83.552%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.623    -2.303    u_Gyro2ram/CLK
    SLICE_X27Y43         FDRE                                         r  u_Gyro2ram/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.847 r  u_Gyro2ram/addr_reg[0]/Q
                         net (fo=38, routed)          1.583    -0.264    u_Gyro2ram/Q[0]
    SLICE_X22Y39         LUT4 (Prop_lut4_I1_O)        0.124    -0.140 r  u_Gyro2ram/u_blk_mem_gen_0_i_13/O
                         net (fo=1, routed)           1.093     0.953    u_Gyro2ram/u_blk_mem_gen_0_i_13_n_0
    SLICE_X21Y41         LUT6 (Prop_lut6_I0_O)        0.124     1.077 r  u_Gyro2ram/u_blk_mem_gen_0_i_2/O
                         net (fo=1, routed)           0.900     1.977    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[6]
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.541     8.113    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.419     7.694    
                         clock uncertainty           -0.077     7.617    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.737     6.880    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -1.977    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.766ns (18.251%)  route 3.431ns (81.749%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.621    -2.305    u_Gyro2ram/CLK
    SLICE_X26Y40         FDRE                                         r  u_Gyro2ram/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.518    -1.787 r  u_Gyro2ram/addr_reg[1]/Q
                         net (fo=37, routed)          1.846     0.060    u_Gyro2ram/Q[1]
    SLICE_X19Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.184 r  u_Gyro2ram/u_blk_mem_gen_0_i_34/O
                         net (fo=1, routed)           1.092     1.276    u_Gyro2ram/u_blk_mem_gen_0_i_34_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I1_O)        0.124     1.400 r  u_Gyro2ram/u_blk_mem_gen_0_i_7/O
                         net (fo=1, routed)           0.492     1.892    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[1]
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.541     8.113    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.419     7.694    
                         clock uncertainty           -0.077     7.617    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.737     6.880    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -1.892    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.704ns (16.942%)  route 3.451ns (83.058%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.623    -2.303    u_Gyro2ram/CLK
    SLICE_X27Y43         FDRE                                         r  u_Gyro2ram/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.847 r  u_Gyro2ram/addr_reg[0]/Q
                         net (fo=38, routed)          1.721    -0.126    u_Gyro2ram/Q[0]
    SLICE_X21Y40         LUT4 (Prop_lut4_I1_O)        0.124    -0.002 r  u_Gyro2ram/u_blk_mem_gen_0_i_37/O
                         net (fo=1, routed)           0.670     0.668    u_Gyro2ram/u_blk_mem_gen_0_i_37_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I0_O)        0.124     0.792 r  u_Gyro2ram/u_blk_mem_gen_0_i_8/O
                         net (fo=1, routed)           1.060     1.853    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[0]
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.541     8.113    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.419     7.694    
                         clock uncertainty           -0.077     7.617    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.737     6.880    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -1.853    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/mem_reg[10][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.580ns (12.519%)  route 4.053ns (87.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.620    -2.306    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          1.895     0.046    u_Gyro2ram/Q[2]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.170 r  u_Gyro2ram/mem[0][7]_i_1/O
                         net (fo=104, routed)         2.157     2.327    u_Gyro2ram/mem[0][7]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[10][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.497     8.070    u_Gyro2ram/CLK
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[10][0]/C
                         clock pessimism             -0.419     7.651    
                         clock uncertainty           -0.077     7.574    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.205     7.369    u_Gyro2ram/mem_reg[10][0]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/mem_reg[10][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.580ns (12.519%)  route 4.053ns (87.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.620    -2.306    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          1.895     0.046    u_Gyro2ram/Q[2]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.170 r  u_Gyro2ram/mem[0][7]_i_1/O
                         net (fo=104, routed)         2.157     2.327    u_Gyro2ram/mem[0][7]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[10][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.497     8.070    u_Gyro2ram/CLK
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[10][4]/C
                         clock pessimism             -0.419     7.651    
                         clock uncertainty           -0.077     7.574    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.205     7.369    u_Gyro2ram/mem_reg[10][4]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/mem_reg[10][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.580ns (12.519%)  route 4.053ns (87.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.620    -2.306    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          1.895     0.046    u_Gyro2ram/Q[2]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.170 r  u_Gyro2ram/mem[0][7]_i_1/O
                         net (fo=104, routed)         2.157     2.327    u_Gyro2ram/mem[0][7]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[10][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.497     8.070    u_Gyro2ram/CLK
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[10][6]/C
                         clock pessimism             -0.419     7.651    
                         clock uncertainty           -0.077     7.574    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.205     7.369    u_Gyro2ram/mem_reg[10][6]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/mem_reg[11][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.580ns (12.519%)  route 4.053ns (87.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.620    -2.306    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          1.895     0.046    u_Gyro2ram/Q[2]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.170 r  u_Gyro2ram/mem[0][7]_i_1/O
                         net (fo=104, routed)         2.157     2.327    u_Gyro2ram/mem[0][7]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[11][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.497     8.070    u_Gyro2ram/CLK
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[11][6]/C
                         clock pessimism             -0.419     7.651    
                         clock uncertainty           -0.077     7.574    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.205     7.369    u_Gyro2ram/mem_reg[11][6]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/mem_reg[8][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.580ns (12.519%)  route 4.053ns (87.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.620    -2.306    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          1.895     0.046    u_Gyro2ram/Q[2]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.170 r  u_Gyro2ram/mem[0][7]_i_1/O
                         net (fo=104, routed)         2.157     2.327    u_Gyro2ram/mem[0][7]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[8][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.497     8.070    u_Gyro2ram/CLK
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[8][6]/C
                         clock pessimism             -0.419     7.651    
                         clock uncertainty           -0.077     7.574    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.205     7.369    u_Gyro2ram/mem_reg[8][6]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/mem_reg[9][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.580ns (12.519%)  route 4.053ns (87.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.620    -2.306    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          1.895     0.046    u_Gyro2ram/Q[2]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.170 r  u_Gyro2ram/mem[0][7]_i_1/O
                         net (fo=104, routed)         2.157     2.327    u_Gyro2ram/mem[0][7]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[9][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.497     8.070    u_Gyro2ram/CLK
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[9][0]/C
                         clock pessimism             -0.419     7.651    
                         clock uncertainty           -0.077     7.574    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.205     7.369    u_Gyro2ram/mem_reg[9][0]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  5.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_Gyro2ram/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.310%)  route 0.253ns (60.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.565    -0.509    u_Gyro2ram/CLK
    SLICE_X28Y42         FDRE                                         r  u_Gyro2ram/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  u_Gyro2ram/addr_reg[3]/Q
                         net (fo=11, routed)          0.253    -0.092    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.876    -0.232    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.432    
                         clock uncertainty            0.077    -0.355    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.172    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X19Y47         FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.119    -0.252    Driver_IIC0/iic_wr_en_r0
    SLICE_X19Y48         FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X19Y48         FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
                         clock pessimism             -0.219    -0.495    
                         clock uncertainty            0.077    -0.418    
    SLICE_X19Y48         FDCE (Hold_fdce_C_D)         0.070    -0.348    Driver_IIC0/iic_wr_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Dir_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.107%)  route 0.146ns (43.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X19Y47         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  Driver_IIC0/FSM_sequential_c_state_reg[0]/Q
                         net (fo=25, routed)          0.146    -0.225    Driver_IIC0/c_state[0]
    SLICE_X18Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.180 r  Driver_IIC0/SDA_Dir_i_1/O
                         net (fo=1, routed)           0.000    -0.180    Driver_IIC0/SDA_Dir_i_1_n_0
    SLICE_X18Y47         FDPE                                         r  Driver_IIC0/SDA_Dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X18Y47         FDPE                                         r  Driver_IIC0/SDA_Dir_reg/C
                         clock pessimism             -0.222    -0.498    
                         clock uncertainty            0.077    -0.421    
    SLICE_X18Y47         FDPE (Hold_fdpe_C_D)         0.120    -0.301    Driver_IIC0/SDA_Dir_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.111%)  route 0.163ns (43.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X18Y49         FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 f  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=14, routed)          0.163    -0.184    Driver_IIC0/scl_cnt[9]
    SLICE_X18Y48         LUT6 (Prop_lut6_I2_O)        0.045    -0.139 r  Driver_IIC0/scl_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    Driver_IIC0/scl_cnt[0]_i_1_n_0
    SLICE_X18Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X18Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
                         clock pessimism             -0.219    -0.495    
                         clock uncertainty            0.077    -0.418    
    SLICE_X18Y48         FDCE (Hold_fdce_C_D)         0.120    -0.298    Driver_IIC0/scl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X21Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  Driver_IIC0/scl_cnt_reg[2]/Q
                         net (fo=11, routed)          0.146    -0.224    Driver_IIC0/scl_cnt[2]
    SLICE_X21Y48         LUT6 (Prop_lut6_I0_O)        0.045    -0.179 r  Driver_IIC0/scl_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    Driver_IIC0/scl_cnt[2]_i_1_n_0
    SLICE_X21Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X21Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
                         clock pessimism             -0.235    -0.511    
                         clock uncertainty            0.077    -0.434    
    SLICE_X21Y48         FDCE (Hold_fdce_C_D)         0.092    -0.342    Driver_IIC0/scl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_rd_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iic_rd_en_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.096%)  route 0.131ns (46.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X18Y47         FDCE                                         r  Driver_IIC0/iic_rd_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDCE (Prop_fdce_C_Q)         0.148    -0.363 r  Driver_IIC0/iic_rd_en_r0_reg/Q
                         net (fo=2, routed)           0.131    -0.233    Driver_IIC0/iic_rd_en_r0
    SLICE_X19Y47         FDCE                                         r  Driver_IIC0/iic_rd_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X19Y47         FDCE                                         r  Driver_IIC0/iic_rd_en_r1_reg/C
                         clock pessimism             -0.222    -0.498    
                         clock uncertainty            0.077    -0.421    
    SLICE_X19Y47         FDCE (Hold_fdce_C_D)         0.022    -0.399    Driver_IIC0/iic_rd_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.562    -0.512    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          0.168    -0.203    u_Gyro2ram/Q[2]
    SLICE_X23Y39         LUT3 (Prop_lut3_I0_O)        0.042    -0.161 r  u_Gyro2ram/addr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    u_Gyro2ram/addr[2]_i_1_n_0
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
                         clock pessimism             -0.236    -0.512    
                         clock uncertainty            0.077    -0.435    
    SLICE_X23Y39         FDRE (Hold_fdre_C_D)         0.105    -0.330    u_Gyro2ram/addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.611%)  route 0.148ns (41.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X18Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  Driver_IIC0/scl_cnt_reg[0]/Q
                         net (fo=12, routed)          0.148    -0.200    Driver_IIC0/scl_cnt[0]
    SLICE_X21Y48         LUT5 (Prop_lut5_I0_O)        0.045    -0.155 r  Driver_IIC0/scl_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    Driver_IIC0/scl_cnt[1]_i_1_n_0
    SLICE_X21Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X21Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
                         clock pessimism             -0.219    -0.495    
                         clock uncertainty            0.077    -0.418    
    SLICE_X21Y48         FDCE (Hold_fdce_C_D)         0.092    -0.326    Driver_IIC0/scl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicwr_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X19Y48         FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.370 f  Driver_IIC0/iic_wr_en_r1_reg/Q
                         net (fo=1, routed)           0.158    -0.212    Driver_IIC0/iic_wr_en_r1
    SLICE_X19Y48         LUT6 (Prop_lut6_I3_O)        0.045    -0.167 r  Driver_IIC0/iicwr_req_i_1/O
                         net (fo=1, routed)           0.000    -0.167    Driver_IIC0/iicwr_req_i_1_n_0
    SLICE_X19Y48         FDCE                                         r  Driver_IIC0/iicwr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X19Y48         FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
                         clock pessimism             -0.235    -0.511    
                         clock uncertainty            0.077    -0.434    
    SLICE_X19Y48         FDCE (Hold_fdce_C_D)         0.092    -0.342    Driver_IIC0/iicwr_req_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_Gyro2ram/mem_reg[12][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.231ns (36.468%)  route 0.402ns (63.532%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.510    u_Gyro2ram/CLK
    SLICE_X25Y40         FDRE                                         r  u_Gyro2ram/mem_reg[12][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  u_Gyro2ram/mem_reg[12][1]/Q
                         net (fo=1, routed)           0.158    -0.211    u_Gyro2ram/mem_reg[12][1]
    SLICE_X25Y40         LUT4 (Prop_lut4_I0_O)        0.045    -0.166 r  u_Gyro2ram/u_blk_mem_gen_0_i_33/O
                         net (fo=1, routed)           0.049    -0.117    u_Gyro2ram/u_blk_mem_gen_0_i_33_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.045    -0.072 r  u_Gyro2ram/u_blk_mem_gen_0_i_7/O
                         net (fo=1, routed)           0.195     0.123    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[1]
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.876    -0.232    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.432    
                         clock uncertainty            0.077    -0.355    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.296    -0.059    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.182    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.228ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.670ns (27.900%)  route 1.731ns (72.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.622    -2.304    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.786 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=34, routed)          1.395    -0.390    Driver_Gyro0/Current_State[0]
    SLICE_X22Y46         LUT5 (Prop_lut5_I2_O)        0.152    -0.238 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.336     0.098    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.502    98.075    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism             -0.379    97.696    
                         clock uncertainty           -0.115    97.581    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)       -0.255    97.326    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                         97.326    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                 97.228    

Slack (MET) :             97.842ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.642ns (32.131%)  route 1.356ns (67.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.622    -2.304    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.786 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=35, routed)          0.743    -1.043    Driver_Gyro0/Current_State[1]
    SLICE_X22Y46         LUT5 (Prop_lut5_I3_O)        0.124    -0.919 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.613    -0.306    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.502    98.075    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism             -0.379    97.696    
                         clock uncertainty           -0.115    97.581    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)       -0.045    97.536    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                         97.536    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                 97.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.209ns (31.264%)  route 0.460ns (68.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.564    -0.510    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=34, routed)          0.258    -0.088    Driver_Gyro0/Current_State[0]
    SLICE_X22Y46         LUT5 (Prop_lut5_I2_O)        0.045    -0.043 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.201     0.158    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.834    -0.274    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism             -0.236    -0.510    
                         clock uncertainty            0.115    -0.395    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.052    -0.343    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.208ns (33.187%)  route 0.419ns (66.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.564    -0.510    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=35, routed)          0.303    -0.044    Driver_Gyro0/Current_State[1]
    SLICE_X22Y46         LUT5 (Prop_lut5_I3_O)        0.044     0.000 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.116     0.116    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.834    -0.274    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism             -0.236    -0.510    
                         clock uncertainty            0.115    -0.395    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)        -0.014    -0.409    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.526    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.766ns (17.350%)  route 3.649ns (82.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.621    -2.305    u_Gyro2ram/CLK
    SLICE_X26Y40         FDRE                                         r  u_Gyro2ram/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.518    -1.787 r  u_Gyro2ram/addr_reg[1]/Q
                         net (fo=37, routed)          1.924     0.137    u_Gyro2ram/Q[1]
    SLICE_X21Y43         LUT6 (Prop_lut6_I2_O)        0.124     0.261 r  u_Gyro2ram/u_blk_mem_gen_0_i_26/O
                         net (fo=1, routed)           1.080     1.341    u_Gyro2ram/u_blk_mem_gen_0_i_26_n_0
    SLICE_X22Y42         LUT6 (Prop_lut6_I1_O)        0.124     1.465 r  u_Gyro2ram/u_blk_mem_gen_0_i_5/O
                         net (fo=1, routed)           0.645     2.110    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[3]
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.541     8.113    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.419     7.694    
                         clock uncertainty           -0.077     7.617    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                     -0.737     6.880    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.704ns (16.448%)  route 3.576ns (83.552%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.623    -2.303    u_Gyro2ram/CLK
    SLICE_X27Y43         FDRE                                         r  u_Gyro2ram/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.847 r  u_Gyro2ram/addr_reg[0]/Q
                         net (fo=38, routed)          1.583    -0.264    u_Gyro2ram/Q[0]
    SLICE_X22Y39         LUT4 (Prop_lut4_I1_O)        0.124    -0.140 r  u_Gyro2ram/u_blk_mem_gen_0_i_13/O
                         net (fo=1, routed)           1.093     0.953    u_Gyro2ram/u_blk_mem_gen_0_i_13_n_0
    SLICE_X21Y41         LUT6 (Prop_lut6_I0_O)        0.124     1.077 r  u_Gyro2ram/u_blk_mem_gen_0_i_2/O
                         net (fo=1, routed)           0.900     1.977    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[6]
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.541     8.113    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.419     7.694    
                         clock uncertainty           -0.077     7.617    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.737     6.880    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -1.977    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.766ns (18.251%)  route 3.431ns (81.749%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.621    -2.305    u_Gyro2ram/CLK
    SLICE_X26Y40         FDRE                                         r  u_Gyro2ram/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.518    -1.787 r  u_Gyro2ram/addr_reg[1]/Q
                         net (fo=37, routed)          1.846     0.060    u_Gyro2ram/Q[1]
    SLICE_X19Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.184 r  u_Gyro2ram/u_blk_mem_gen_0_i_34/O
                         net (fo=1, routed)           1.092     1.276    u_Gyro2ram/u_blk_mem_gen_0_i_34_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I1_O)        0.124     1.400 r  u_Gyro2ram/u_blk_mem_gen_0_i_7/O
                         net (fo=1, routed)           0.492     1.892    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[1]
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.541     8.113    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.419     7.694    
                         clock uncertainty           -0.077     7.617    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.737     6.880    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -1.892    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.704ns (16.942%)  route 3.451ns (83.058%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.623    -2.303    u_Gyro2ram/CLK
    SLICE_X27Y43         FDRE                                         r  u_Gyro2ram/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.847 r  u_Gyro2ram/addr_reg[0]/Q
                         net (fo=38, routed)          1.721    -0.126    u_Gyro2ram/Q[0]
    SLICE_X21Y40         LUT4 (Prop_lut4_I1_O)        0.124    -0.002 r  u_Gyro2ram/u_blk_mem_gen_0_i_37/O
                         net (fo=1, routed)           0.670     0.668    u_Gyro2ram/u_blk_mem_gen_0_i_37_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I0_O)        0.124     0.792 r  u_Gyro2ram/u_blk_mem_gen_0_i_8/O
                         net (fo=1, routed)           1.060     1.853    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[0]
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.541     8.113    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.419     7.694    
                         clock uncertainty           -0.077     7.617    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.737     6.880    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -1.853    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/mem_reg[10][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.580ns (12.519%)  route 4.053ns (87.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.620    -2.306    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          1.895     0.046    u_Gyro2ram/Q[2]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.170 r  u_Gyro2ram/mem[0][7]_i_1/O
                         net (fo=104, routed)         2.157     2.327    u_Gyro2ram/mem[0][7]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[10][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.497     8.070    u_Gyro2ram/CLK
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[10][0]/C
                         clock pessimism             -0.419     7.651    
                         clock uncertainty           -0.077     7.574    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.205     7.369    u_Gyro2ram/mem_reg[10][0]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/mem_reg[10][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.580ns (12.519%)  route 4.053ns (87.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.620    -2.306    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          1.895     0.046    u_Gyro2ram/Q[2]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.170 r  u_Gyro2ram/mem[0][7]_i_1/O
                         net (fo=104, routed)         2.157     2.327    u_Gyro2ram/mem[0][7]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[10][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.497     8.070    u_Gyro2ram/CLK
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[10][4]/C
                         clock pessimism             -0.419     7.651    
                         clock uncertainty           -0.077     7.574    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.205     7.369    u_Gyro2ram/mem_reg[10][4]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/mem_reg[10][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.580ns (12.519%)  route 4.053ns (87.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.620    -2.306    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          1.895     0.046    u_Gyro2ram/Q[2]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.170 r  u_Gyro2ram/mem[0][7]_i_1/O
                         net (fo=104, routed)         2.157     2.327    u_Gyro2ram/mem[0][7]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[10][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.497     8.070    u_Gyro2ram/CLK
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[10][6]/C
                         clock pessimism             -0.419     7.651    
                         clock uncertainty           -0.077     7.574    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.205     7.369    u_Gyro2ram/mem_reg[10][6]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/mem_reg[11][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.580ns (12.519%)  route 4.053ns (87.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.620    -2.306    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          1.895     0.046    u_Gyro2ram/Q[2]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.170 r  u_Gyro2ram/mem[0][7]_i_1/O
                         net (fo=104, routed)         2.157     2.327    u_Gyro2ram/mem[0][7]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[11][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.497     8.070    u_Gyro2ram/CLK
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[11][6]/C
                         clock pessimism             -0.419     7.651    
                         clock uncertainty           -0.077     7.574    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.205     7.369    u_Gyro2ram/mem_reg[11][6]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/mem_reg[8][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.580ns (12.519%)  route 4.053ns (87.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.620    -2.306    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          1.895     0.046    u_Gyro2ram/Q[2]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.170 r  u_Gyro2ram/mem[0][7]_i_1/O
                         net (fo=104, routed)         2.157     2.327    u_Gyro2ram/mem[0][7]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[8][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.497     8.070    u_Gyro2ram/CLK
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[8][6]/C
                         clock pessimism             -0.419     7.651    
                         clock uncertainty           -0.077     7.574    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.205     7.369    u_Gyro2ram/mem_reg[8][6]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/mem_reg[9][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.580ns (12.519%)  route 4.053ns (87.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.620    -2.306    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          1.895     0.046    u_Gyro2ram/Q[2]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.170 r  u_Gyro2ram/mem[0][7]_i_1/O
                         net (fo=104, routed)         2.157     2.327    u_Gyro2ram/mem[0][7]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[9][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.497     8.070    u_Gyro2ram/CLK
    SLICE_X20Y40         FDRE                                         r  u_Gyro2ram/mem_reg[9][0]/C
                         clock pessimism             -0.419     7.651    
                         clock uncertainty           -0.077     7.574    
    SLICE_X20Y40         FDRE (Setup_fdre_C_CE)      -0.205     7.369    u_Gyro2ram/mem_reg[9][0]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  5.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_Gyro2ram/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.310%)  route 0.253ns (60.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.565    -0.509    u_Gyro2ram/CLK
    SLICE_X28Y42         FDRE                                         r  u_Gyro2ram/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  u_Gyro2ram/addr_reg[3]/Q
                         net (fo=11, routed)          0.253    -0.092    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.876    -0.232    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.432    
                         clock uncertainty            0.077    -0.355    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.172    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X19Y47         FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.119    -0.252    Driver_IIC0/iic_wr_en_r0
    SLICE_X19Y48         FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X19Y48         FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
                         clock pessimism             -0.219    -0.495    
                         clock uncertainty            0.077    -0.418    
    SLICE_X19Y48         FDCE (Hold_fdce_C_D)         0.070    -0.348    Driver_IIC0/iic_wr_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Dir_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.107%)  route 0.146ns (43.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X19Y47         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  Driver_IIC0/FSM_sequential_c_state_reg[0]/Q
                         net (fo=25, routed)          0.146    -0.225    Driver_IIC0/c_state[0]
    SLICE_X18Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.180 r  Driver_IIC0/SDA_Dir_i_1/O
                         net (fo=1, routed)           0.000    -0.180    Driver_IIC0/SDA_Dir_i_1_n_0
    SLICE_X18Y47         FDPE                                         r  Driver_IIC0/SDA_Dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X18Y47         FDPE                                         r  Driver_IIC0/SDA_Dir_reg/C
                         clock pessimism             -0.222    -0.498    
                         clock uncertainty            0.077    -0.421    
    SLICE_X18Y47         FDPE (Hold_fdpe_C_D)         0.120    -0.301    Driver_IIC0/SDA_Dir_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.111%)  route 0.163ns (43.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X18Y49         FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 f  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=14, routed)          0.163    -0.184    Driver_IIC0/scl_cnt[9]
    SLICE_X18Y48         LUT6 (Prop_lut6_I2_O)        0.045    -0.139 r  Driver_IIC0/scl_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    Driver_IIC0/scl_cnt[0]_i_1_n_0
    SLICE_X18Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X18Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
                         clock pessimism             -0.219    -0.495    
                         clock uncertainty            0.077    -0.418    
    SLICE_X18Y48         FDCE (Hold_fdce_C_D)         0.120    -0.298    Driver_IIC0/scl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X21Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  Driver_IIC0/scl_cnt_reg[2]/Q
                         net (fo=11, routed)          0.146    -0.224    Driver_IIC0/scl_cnt[2]
    SLICE_X21Y48         LUT6 (Prop_lut6_I0_O)        0.045    -0.179 r  Driver_IIC0/scl_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    Driver_IIC0/scl_cnt[2]_i_1_n_0
    SLICE_X21Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X21Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
                         clock pessimism             -0.235    -0.511    
                         clock uncertainty            0.077    -0.434    
    SLICE_X21Y48         FDCE (Hold_fdce_C_D)         0.092    -0.342    Driver_IIC0/scl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_rd_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iic_rd_en_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.096%)  route 0.131ns (46.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X18Y47         FDCE                                         r  Driver_IIC0/iic_rd_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDCE (Prop_fdce_C_Q)         0.148    -0.363 r  Driver_IIC0/iic_rd_en_r0_reg/Q
                         net (fo=2, routed)           0.131    -0.233    Driver_IIC0/iic_rd_en_r0
    SLICE_X19Y47         FDCE                                         r  Driver_IIC0/iic_rd_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X19Y47         FDCE                                         r  Driver_IIC0/iic_rd_en_r1_reg/C
                         clock pessimism             -0.222    -0.498    
                         clock uncertainty            0.077    -0.421    
    SLICE_X19Y47         FDCE (Hold_fdce_C_D)         0.022    -0.399    Driver_IIC0/iic_rd_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_Gyro2ram/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Gyro2ram/addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.562    -0.512    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  u_Gyro2ram/addr_reg[2]/Q
                         net (fo=12, routed)          0.168    -0.203    u_Gyro2ram/Q[2]
    SLICE_X23Y39         LUT3 (Prop_lut3_I0_O)        0.042    -0.161 r  u_Gyro2ram/addr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    u_Gyro2ram/addr[2]_i_1_n_0
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    u_Gyro2ram/CLK
    SLICE_X23Y39         FDRE                                         r  u_Gyro2ram/addr_reg[2]/C
                         clock pessimism             -0.236    -0.512    
                         clock uncertainty            0.077    -0.435    
    SLICE_X23Y39         FDRE (Hold_fdre_C_D)         0.105    -0.330    u_Gyro2ram/addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.611%)  route 0.148ns (41.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X18Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  Driver_IIC0/scl_cnt_reg[0]/Q
                         net (fo=12, routed)          0.148    -0.200    Driver_IIC0/scl_cnt[0]
    SLICE_X21Y48         LUT5 (Prop_lut5_I0_O)        0.045    -0.155 r  Driver_IIC0/scl_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    Driver_IIC0/scl_cnt[1]_i_1_n_0
    SLICE_X21Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X21Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
                         clock pessimism             -0.219    -0.495    
                         clock uncertainty            0.077    -0.418    
    SLICE_X21Y48         FDCE (Hold_fdce_C_D)         0.092    -0.326    Driver_IIC0/scl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicwr_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.563    -0.511    Driver_IIC0/CLK
    SLICE_X19Y48         FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.370 f  Driver_IIC0/iic_wr_en_r1_reg/Q
                         net (fo=1, routed)           0.158    -0.212    Driver_IIC0/iic_wr_en_r1
    SLICE_X19Y48         LUT6 (Prop_lut6_I3_O)        0.045    -0.167 r  Driver_IIC0/iicwr_req_i_1/O
                         net (fo=1, routed)           0.000    -0.167    Driver_IIC0/iicwr_req_i_1_n_0
    SLICE_X19Y48         FDCE                                         r  Driver_IIC0/iicwr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.276    Driver_IIC0/CLK
    SLICE_X19Y48         FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
                         clock pessimism             -0.235    -0.511    
                         clock uncertainty            0.077    -0.434    
    SLICE_X19Y48         FDCE (Hold_fdce_C_D)         0.092    -0.342    Driver_IIC0/iicwr_req_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_Gyro2ram/mem_reg[12][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.231ns (36.468%)  route 0.402ns (63.532%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.510    u_Gyro2ram/CLK
    SLICE_X25Y40         FDRE                                         r  u_Gyro2ram/mem_reg[12][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  u_Gyro2ram/mem_reg[12][1]/Q
                         net (fo=1, routed)           0.158    -0.211    u_Gyro2ram/mem_reg[12][1]
    SLICE_X25Y40         LUT4 (Prop_lut4_I0_O)        0.045    -0.166 r  u_Gyro2ram/u_blk_mem_gen_0_i_33/O
                         net (fo=1, routed)           0.049    -0.117    u_Gyro2ram/u_blk_mem_gen_0_i_33_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.045    -0.072 r  u_Gyro2ram/u_blk_mem_gen_0_i_7/O
                         net (fo=1, routed)           0.195     0.123    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[1]
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.876    -0.232    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.432    
                         clock uncertainty            0.077    -0.355    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.296    -0.059    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.182    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       97.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.228ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.670ns (27.900%)  route 1.731ns (72.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.622    -2.304    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.786 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=34, routed)          1.395    -0.390    Driver_Gyro0/Current_State[0]
    SLICE_X22Y46         LUT5 (Prop_lut5_I2_O)        0.152    -0.238 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.336     0.098    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.502    98.075    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism             -0.379    97.696    
                         clock uncertainty           -0.115    97.581    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)       -0.255    97.326    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                         97.326    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                 97.228    

Slack (MET) :             97.842ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.642ns (32.131%)  route 1.356ns (67.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.622    -2.304    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.786 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=35, routed)          0.743    -1.043    Driver_Gyro0/Current_State[1]
    SLICE_X22Y46         LUT5 (Prop_lut5_I3_O)        0.124    -0.919 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.613    -0.306    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.502    98.075    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism             -0.379    97.696    
                         clock uncertainty           -0.115    97.581    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)       -0.045    97.536    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                         97.536    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                 97.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.209ns (31.264%)  route 0.460ns (68.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.564    -0.510    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=34, routed)          0.258    -0.088    Driver_Gyro0/Current_State[0]
    SLICE_X22Y46         LUT5 (Prop_lut5_I2_O)        0.045    -0.043 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.201     0.158    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.834    -0.274    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism             -0.236    -0.510    
                         clock uncertainty            0.115    -0.395    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.052    -0.343    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.208ns (33.187%)  route 0.419ns (66.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.564    -0.510    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=35, routed)          0.303    -0.044    Driver_Gyro0/Current_State[1]
    SLICE_X22Y46         LUT5 (Prop_lut5_I3_O)        0.044     0.000 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.116     0.116    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.834    -0.274    Driver_Gyro0/clk_out2
    SLICE_X22Y46         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism             -0.236    -0.510    
                         clock uncertainty            0.115    -0.395    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)        -0.014    -0.409    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.526    





