Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 849b618e043e4bafbba9aec23c9aca2e --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port sw_w on this module [/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_0/sim/design_1_top_wrapper_0_0.v:85]
ERROR: [VRFC 10-426] cannot find port sw_n on this module [/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_0/sim/design_1_top_wrapper_0_0.v:86]
ERROR: [VRFC 10-426] cannot find port sw_e on this module [/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_0/sim/design_1_top_wrapper_0_0.v:87]
ERROR: [VRFC 10-426] cannot find port sw_s on this module [/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_0/sim/design_1_top_wrapper_0_0.v:88]
ERROR: [VRFC 10-426] cannot find port sw_w on this module [/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_0/sim/design_1_top_wrapper_0_0.v:89]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
