INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/shujia/face/face.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_gray__2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_single
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_single__2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_sync_rst__2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_mux__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_clk_x_pntrs
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_3
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_3_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_fwft
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_as
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_pf_as
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_as
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/shujia/face/face.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/shujia/face/face.sim/RGBtoYCrCb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGBtoYCrCb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/shujia/face/face.sim/cmos_capture_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmos_capture_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/shujia/face/face.sim/i2c_dri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_dri
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/shujia/face/face.sim/i2c_ov7725_rgb565_cfg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_ov7725_rgb565_cfg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/shujia/face/face.sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7725_rgb565_640x480_vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/shujia/face/face.sim/vga_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/shujia/face/face.srcs/sim_1/new/SSS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/shujia/face/face.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/Vivado/shujia/face/face.sim/sim_1/behav/xsim/glbl.v:6]
