<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.ico" >
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>CC26xx Driver Library: [setup.h] Setup</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="ti_stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0" width="100%">
 <tbody>
 <tr>
  <td style="padding-left: 0.5em;">
   <div id="projectname">CC26xx Driver Library
   </div>
  </td>
  <td id="projectlogo"><a href="http://www.ti.com"><img align="right" alt="Logo" src="ti_logo_header.png"/></td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__setup__api.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">[setup.h] Setup<div class="ingroups"><a class="el" href="group__system__control__group.html">System Control</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga3ca82b82ffa386543c8d3da2f06eda3b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__setup__api.html#ga3ca82b82ffa386543c8d3da2f06eda3b">SetupTrimDevice</a> (void)</td></tr>
<tr class="memdesc:ga3ca82b82ffa386543c8d3da2f06eda3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs the necessary trim of the device which is not done in ROM boot code.  <a href="#ga3ca82b82ffa386543c8d3da2f06eda3b">More...</a><br /></td></tr>
<tr class="separator:ga3ca82b82ffa386543c8d3da2f06eda3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>This module contains functions for device setup which is not done in boot code. </p>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga3ca82b82ffa386543c8d3da2f06eda3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ca82b82ffa386543c8d3da2f06eda3b">&sect;&nbsp;</a></span>SetupTrimDevice()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SetupTrimDevice </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs the necessary trim of the device which is not done in ROM boot code. </p>
<p>This function should only execute coming from ROM boot.</p>
<p>The following is handled by this function:</p><ul>
<li>Checks if the driverlib variant used by the application is supported by the device. Execution is halted in case of unsupported driverlib variant.</li>
<li>Configures VIMS cache mode based on setting in CCFG.</li>
<li>Configures functionalities like DCDC and XOSC dependent on startup modes like cold reset, wakeup from shutdown and wakeup from from powerdown.</li>
<li>Configures VIMS power domain control.</li>
<li>Configures optimal wait time for flash FSM in cases where flash pump wakes up from sleep.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>The current implementation does not take soft reset into account. However, it does no damage to execute it again. It only consumes time.</dd>
<dd>
This function is called by the compiler specific device startup codes that are integrated in the SimpleLink SDKs for CC13xx/CC26XX devices.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>
<div class="fragment"><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;{</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    uint32_t ui32Fcfg1Revision;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    uint32_t ui32AonSysResetctl;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="comment">// Get layout revision of the factory configuration area</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="comment">// (Handle undefined revision as revision = 0)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    ui32Fcfg1Revision = HWREG(FCFG1_BASE + FCFG1_O_FCFG1_REVISION);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordflow">if</span> ( ui32Fcfg1Revision == 0xFFFFFFFF ) {</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        ui32Fcfg1Revision = 0;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    }</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="comment">// This driverlib version and setup file is for the CC13x4, CC26x4 chips.</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="comment">// Halt if violated</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="group___chip_info.html#ga33197b34cad7ad5e59ac2fe3093bcdd4">ThisLibraryIsFor_CC13x4_CC26x4_HaltIfViolated</a>();</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="comment">// Select correct CACHE mode and set correct CACHE configuration</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#if ( CCFG_BASE == CCFG_BASE_DEFAULT )</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <a class="code" href="group__setup__rom__api.html#gafca6ca5582d6a40f0ea0ca00b8b42dc0">SetupSetCacheModeAccordingToCcfgSetting</a>();</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    NOROM_SetupSetCacheModeAccordingToCcfgSetting();</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="comment">// 1. Check for powerdown</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="comment">// 2. Check for shutdown</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="comment">// 3. Assume cold reset if none of the above.</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="comment">// It is always assumed that the application will freeze the latches in</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="comment">// AON_IOC when going to powerdown in order to retain the values on the IOs.</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="comment">// NB. If this bit is not cleared before proceeding to powerdown, the IOs</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="comment">//     will all default to the reset configuration when restarting.</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="keywordflow">if</span>( ! ( HWREG( AON_IOC_BASE + AON_IOC_O_IOCLATCH ) &amp; AON_IOC_IOCLATCH_EN ))</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    {</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        <span class="comment">// NB. This should be calling a ROM implementation of required trim and</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <span class="comment">// compensation</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        <span class="comment">// e.g. TrimAfterColdResetWakeupFromShutDownWakeupFromPowerDown()</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        <a class="code" href="setup_8c.html#aa974c0d5d63e4449709001c49d8b0092">TrimAfterColdResetWakeupFromShutDownWakeupFromPowerDown</a>();</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    }</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="comment">// Check for shutdown</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="comment">// When device is going to shutdown the hardware will automatically clear</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="comment">// the SLEEPDIS bit in the SLEEP register in the AON_PMCTL module.</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="comment">// It is left for the application to assert this bit when waking back up,</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="comment">// but not before the desired IO configuration has been re-established.</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>( ! ( HWREG( AON_PMCTL_BASE + AON_PMCTL_O_SLEEPCTL ) &amp; AON_PMCTL_SLEEPCTL_IO_PAD_SLEEP_DIS ))</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    {</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        <span class="comment">// NB. This should be calling a ROM implementation of required trim and</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        <span class="comment">// compensation</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        <span class="comment">// e.g. TrimAfterColdResetWakeupFromShutDown()    --&gt;</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        <span class="comment">//      TrimAfterColdResetWakeupFromShutDownWakeupFromPowerDown();</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        <a class="code" href="setup_8c.html#a34443a6583fcada1e53ff27f3d90894f">TrimAfterColdResetWakeupFromShutDown</a>(ui32Fcfg1Revision);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        <a class="code" href="setup_8c.html#aa974c0d5d63e4449709001c49d8b0092">TrimAfterColdResetWakeupFromShutDownWakeupFromPowerDown</a>();</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    }</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    {</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        <span class="comment">// Consider adding a check for soft reset to allow debugging to skip</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        <span class="comment">// this section!!!</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        <span class="comment">//</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        <span class="comment">// NB. This should be calling a ROM implementation of required trim and</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        <span class="comment">// compensation</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        <span class="comment">// e.g. TrimAfterColdReset()   --&gt;</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        <span class="comment">//      TrimAfterColdResetWakeupFromShutDown()    --&gt;</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        <span class="comment">//      TrimAfterColdResetWakeupFromShutDownWakeupFromPowerDown()</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        <a class="code" href="setup_8c.html#aa816ca3e00103fac22229991907c75ac">TrimAfterColdReset</a>();</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        <a class="code" href="setup_8c.html#a34443a6583fcada1e53ff27f3d90894f">TrimAfterColdResetWakeupFromShutDown</a>(ui32Fcfg1Revision);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        <a class="code" href="setup_8c.html#aa974c0d5d63e4449709001c49d8b0092">TrimAfterColdResetWakeupFromShutDownWakeupFromPowerDown</a>();</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    }</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="comment">// Set VIMS power domain control.</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="comment">// PDCTL1VIMS = 0 ==&gt; VIMS power domain is only powered when CPU power domain is powered</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    HWREG( PRCM_BASE + PRCM_O_PDCTL1VIMS ) = 0;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="comment">// And finally at the end of the flash boot process:</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="comment">// SET BOOT_DET bits in AON_PMCTL to 3 if already found to be 1</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="comment">// Note: The BOOT_DET_x_CLR/SET bits must be manually cleared</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="keywordflow">if</span> ((( HWREG( AON_PMCTL_BASE + AON_PMCTL_O_RESETCTL ) &amp;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        ( AON_PMCTL_RESETCTL_BOOT_DET_1_M | AON_PMCTL_RESETCTL_BOOT_DET_0_M )) &gt;&gt;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        AON_PMCTL_RESETCTL_BOOT_DET_0_S ) == 1 )</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    {</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        ui32AonSysResetctl = ( HWREG( AON_PMCTL_BASE + AON_PMCTL_O_RESETCTL ) &amp;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        ~( AON_PMCTL_RESETCTL_BOOT_DET_1_CLR_M | AON_PMCTL_RESETCTL_BOOT_DET_0_CLR_M |</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;           AON_PMCTL_RESETCTL_BOOT_DET_1_SET_M | AON_PMCTL_RESETCTL_BOOT_DET_0_SET_M | AON_PMCTL_RESETCTL_MCU_WARM_RESET_M ));</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        HWREG( AON_PMCTL_BASE + AON_PMCTL_O_RESETCTL ) = ui32AonSysResetctl | AON_PMCTL_RESETCTL_BOOT_DET_1_SET_M;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        HWREG( AON_PMCTL_BASE + AON_PMCTL_O_RESETCTL ) = ui32AonSysResetctl;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    }</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="comment">// Reset the RTC</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <a class="code" href="group__aonrtc__api.html#gaba34e997835b9c8e04dcf0e2888d779a">AONRTCReset</a>();</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="comment">// Configure the combined event</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <a class="code" href="group__interrupt__api.html#gab708e168ca0f1f554bb141e5b0fd1bdc">IntPendClear</a>(INT_AON_RTC_COMB);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <a class="code" href="group__aonrtc__api.html#ga05d4adf5021d6280034a035b24cefdf2">AONRTCCombinedEventConfig</a>(<a class="code" href="group__aonrtc__api.html#ga114dc579328f9890c4dd2c5492675ae6">AON_RTC_CH0</a> | <a class="code" href="group__aonrtc__api.html#ga789f4f4777dbe5ad7d0a6ac719a87943">AON_RTC_CH1</a> | <a class="code" href="group__aonrtc__api.html#ga6017b4d94d93c44cadc615bb3c944e9f">AON_RTC_CH2</a>);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="comment">// Start the RTC</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <a class="code" href="group__aonrtc__api.html#ga26c60bd162f6296d9cd249074627f78e">AONRTCEnable</a>();</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group__ccfgread__api.html#gaafceaa7474b25bfc18e1b1645f55697c">CCFGRead_SCLK_LF_OPTION</a>() == <a class="code" href="group__ccfgread__api.html#gaef03007430464ba136c33ed9229b74b8">CCFGREAD_SCLK_LF_OPTION_XOSC_LF</a>)</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    {</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        <span class="comment">/* Set SubSecInc to 31.250 kHz since we start up on RCOSC_HF_DLF. The</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">         * rom startup code leaves this at the default 32.768 kHz but that is</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">         * only accurate once we actually switch to XOSC_LF. Once the</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">         * oscillator combined interrupt triggers after we switch to the target</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">         * clock, we will configure SubSecInc back to 32.768 kHz.</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">         *</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">         * There is no need to update SubSecInc dynamically for other LF clock</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">         * sources.</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">         *  - RCOSC_LF starts on RCOSC_HF-derived but switches fast enough that</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">         *    we do not accumulate any real-time clock drift before switching.</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">         *  - External LF is correctly set and requires no switching.</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">         *  - XOSC_HF-derived does not change LF clock frequencies.</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <a class="code" href="group__setup__rom__api.html#gaaee7ab99f1f8e288786f0f98b0030ac8">SetupSetAonRtcSubSecInc</a>(<a class="code" href="setup_8c.html#a855ff04efe6f5da241ced5e275ea44f7">SUBSECINC_31250_HZ</a>);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    }</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="comment">// Make sure there are no ongoing VIMS mode change when leaving SetupTrimDevice()</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="comment">// (There should typically be no wait time here, but need to be sure)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordflow">while</span> ( HWREG( VIMS_BASE + VIMS_O_STAT ) &amp; VIMS_STAT_MODE_CHANGING ) {</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        <span class="comment">// Do nothing - wait for an eventual ongoing mode change to complete.</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    }</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="comment">// Configure the NONSECWRn registers to allow manipulation of the following</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="comment">// DCDC control registers from the non-secure side:</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="comment">// * DCDCCTL3</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="comment">// * DCDCCTL4</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="comment">// * DCDCCTL5</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="comment">// See below for the the specific bitfields that are modified in each</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="comment">// register. These values are used by the CPE to adjust the DCDC during RF</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="comment">// DITHER_EN = 0 (Dither disabled), IPEAK = 0 (Inductor peak)</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    HWREG( ADI3_BASE + ADI_O_NONSECWR0) = (( 0x00 &lt;&lt; ADI_NONSECWR0_DATA_S) &amp; ADI_NONSECWR0_DATA_M ) |</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                                          ((( ADI_3_REFSYS_O_DCDCCTL5 ) &lt;&lt; ADI_NONSECWR0_ADDR_S ) &amp; ADI_NONSECWR0_ADDR_M) |</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                                          (( 0x0F &lt;&lt; ADI_NONSECWR0_WR_MASK_S) &amp; ADI_NONSECWR0_WR_MASK_M);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="comment">// DITHER_EN = 1 (Dither enabled), IPEAK = 0 (Inductor peak)</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    HWREG( ADI3_BASE + ADI_O_NONSECWR1) = (( 0x08 &lt;&lt; ADI_NONSECWR1_DATA_S) &amp; ADI_NONSECWR1_DATA_M ) |</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                                          ((( ADI_3_REFSYS_O_DCDCCTL5 ) &lt;&lt; ADI_NONSECWR1_ADDR_S ) &amp; ADI_NONSECWR1_ADDR_M) |</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                                          (( 0x0F &lt;&lt; ADI_NONSECWR1_WR_MASK_S) &amp; ADI_NONSECWR1_WR_MASK_M);</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="comment">// DITHER_EN = 0 (Dither disabled), IPEAK = 3 (Inductor peak)</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    HWREG( ADI3_BASE + ADI_O_NONSECWR2) = (( 0x03 &lt;&lt; ADI_NONSECWR2_DATA_S) &amp; ADI_NONSECWR2_DATA_M ) |</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                                          ((( ADI_3_REFSYS_O_DCDCCTL5 ) &lt;&lt; ADI_NONSECWR2_ADDR_S ) &amp; ADI_NONSECWR2_ADDR_M) |</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                                          (( 0x0F &lt;&lt; ADI_NONSECWR2_WR_MASK_S) &amp; ADI_NONSECWR2_WR_MASK_M);</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="comment">// DITHER_EN = 0 (Dither disabled), IPEAK = 7 (Inductor peak)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    HWREG( ADI3_BASE + ADI_O_NONSECWR3) = (( 0x07 &lt;&lt; ADI_NONSECWR3_DATA_S) &amp; ADI_NONSECWR3_DATA_M ) |</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                                          ((( ADI_3_REFSYS_O_DCDCCTL5 ) &lt;&lt; ADI_NONSECWR3_ADDR_S ) &amp; ADI_NONSECWR3_ADDR_M) |</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                                          (( 0x0F &lt;&lt; ADI_NONSECWR3_WR_MASK_S) &amp; ADI_NONSECWR3_WR_MASK_M);</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="comment">// DCDC_DRV_DS = 7 (DCDC Driver Strenth programmability)</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    HWREG( ADI3_BASE + ADI_O_NONSECWR4) = (( 0x1C &lt;&lt; ADI_NONSECWR4_DATA_S) &amp; ADI_NONSECWR4_DATA_M ) |</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                                          ((( ADI_3_REFSYS_O_DCDCCTL3 ) &lt;&lt; ADI_NONSECWR4_ADDR_S ) &amp; ADI_NONSECWR4_ADDR_M) |</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                                          (( 0x1C &lt;&lt; ADI_NONSECWR4_WR_MASK_S) &amp; ADI_NONSECWR4_WR_MASK_M);</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="comment">// DCDC_DRV_DS = 0 (DCDC Driver Strenth programmability)</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    HWREG( ADI3_BASE + ADI_O_NONSECWR5) = (( 0x00 &lt;&lt; ADI_NONSECWR5_DATA_S) &amp; ADI_NONSECWR5_DATA_M ) |</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                                          ((( ADI_3_REFSYS_O_DCDCCTL3 ) &lt;&lt; ADI_NONSECWR5_ADDR_S ) &amp; ADI_NONSECWR5_ADDR_M) |</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                                          (( 0x1C &lt;&lt; ADI_NONSECWR5_WR_MASK_S) &amp; ADI_NONSECWR5_WR_MASK_M);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="comment">// DEADTIME_TRIM = 1 (Dead time between top switch OFF to bottom switch ON)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    HWREG( ADI3_BASE + ADI_O_NONSECWR6) = (( 0x40 &lt;&lt; ADI_NONSECWR6_DATA_S) &amp; ADI_NONSECWR6_DATA_M ) |</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                                          ((( ADI_3_REFSYS_O_DCDCCTL4 ) &lt;&lt; ADI_NONSECWR6_ADDR_S ) &amp; ADI_NONSECWR6_ADDR_M) |</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;                                          (( 0xC0 &lt;&lt; ADI_NONSECWR6_WR_MASK_S) &amp; ADI_NONSECWR6_WR_MASK_M);</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="comment">// DEADTIME_TRIM = 2 (Dead time between top switch OFF to bottom switch ON)</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    HWREG( ADI3_BASE + ADI_O_NONSECWR7) = (( 0x80 &lt;&lt; ADI_NONSECWR7_DATA_S) &amp; ADI_NONSECWR7_DATA_M ) |</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                                          ((( ADI_3_REFSYS_O_DCDCCTL4 ) &lt;&lt; ADI_NONSECWR7_ADDR_S ) &amp; ADI_NONSECWR7_ADDR_M) |</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                                          (( 0xC0 &lt;&lt; ADI_NONSECWR7_WR_MASK_S) &amp; ADI_NONSECWR7_WR_MASK_M);</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="comment">// Configure Sensor Controller access to TDC clock control</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="comment">// Allow read and write ACLK_TDC_SRC_SEL and ACLK_REF_SRC_SEL fields in</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="comment">// DDI_0_OSC_O_CTL0 register.</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="comment">// The ADDR field is encoded as a half-word index. So we need to divide the</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="comment">// regular byte-offset by two.</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="comment">// Use NONSECDDIACC3 because if ADDR is 0 for multiple NONSECDDIACCn,</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="comment">// only the highest NONSECDIACCn takes effect. 0 is the reset value for</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="comment">// ADDR and DDI_0_OSC_O_CTL0 has an ADDR offset of 0. So to access this</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="comment">// Register, we should always aim to use the highest NONSECDDIACCn.</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    HWREG( AUX_SCE_BASE + AUX_SCE_O_NONSECDDIACC3) = AUX_SCE_NONSECDDIACC3_RD_EN |</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                                                     (( ( DDI_0_OSC_O_CTL0 / 2 ) &lt;&lt; AUX_SCE_NONSECDDIACC3_ADDR_S ) &amp; AUX_SCE_NONSECDDIACC3_ADDR_M ) |</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                                                     (( DDI_0_OSC_CTL0_ACLK_TDC_SRC_SEL_M | DDI_0_OSC_CTL0_ACLK_REF_SRC_SEL_M ) &amp; AUX_SCE_NONSECDDIACC3_WR_MASK_M );</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="comment">// Configure Sensor Controller access to read the XOSC_HF frequency good</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="comment">// signal.</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="comment">// We want to read DDI_0_OSC_STAT2_XOSC_HF_FREQGOOD.</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="comment">// The ADDR field is encoded as a half-word index. So we need to divide the</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="comment">// regular byte-offset by two.</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="comment">// No need for the WR mask since we only want to read from the register.</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    HWREG( AUX_SCE_BASE + AUX_SCE_O_NONSECDDIACC2) = AUX_SCE_NONSECDDIACC2_RD_EN |</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                                                     (( ( DDI_0_OSC_O_STAT2 / 2 ) &lt;&lt; AUX_SCE_NONSECDDIACC2_ADDR_S ) &amp; AUX_SCE_NONSECDDIACC2_ADDR_M);</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="comment">// Configure Sensor Controller access to COMPB 32 kHz clock enable</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="comment">// We want to read and write DDI_0_OSC_ATESTCTL_SCLK_LF_AUX_EN.</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="comment">// This is a 16-bit write, so we need to add to the address offset since</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="comment">// DDI_0_OSC_ATESTCTL_SCLK_LF_AUX_EN is in the upper half of the register.</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="comment">// The ADDR field is encoded as a half-word index. So we need to divide the</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="comment">// regular byte-offset by two.</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="comment">// The mask needs to be shifted down because the original register field</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="comment">// mask is provided as a 32-bit mask.</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    HWREG( AUX_SCE_BASE + AUX_SCE_O_NONSECDDIACC1) = AUX_SCE_NONSECDDIACC1_RD_EN |</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;                                                     ((( ( DDI_0_OSC_O_ATESTCTL + 2 ) / 2 ) &lt;&lt; AUX_SCE_NONSECDDIACC1_ADDR_S ) &amp; AUX_SCE_NONSECDDIACC1_ADDR_M) |</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                                                     (( DDI_0_OSC_ATESTCTL_SCLK_LF_AUX_EN_M &gt;&gt; 16 ) &amp; AUX_SCE_NONSECDDIACC1_WR_MASK_M);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="comment">// Enable output of RTC clock for Radio Timer Synchronization</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    HWREG(AON_RTC_BASE + AON_RTC_O_CTL) |= AON_RTC_CTL_RTC_UPD_EN_M;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;}</div><div class="ttc" id="group__aonrtc__api_html_ga789f4f4777dbe5ad7d0a6ac719a87943"><div class="ttname"><a href="group__aonrtc__api.html#ga789f4f4777dbe5ad7d0a6ac719a87943">AON_RTC_CH1</a></div><div class="ttdeci">#define AON_RTC_CH1</div><div class="ttdef"><b>Definition:</b> aon_rtc.h:93</div></div>
<div class="ttc" id="group__interrupt__api_html_gab708e168ca0f1f554bb141e5b0fd1bdc"><div class="ttname"><a href="group__interrupt__api.html#gab708e168ca0f1f554bb141e5b0fd1bdc">IntPendClear</a></div><div class="ttdeci">void IntPendClear(uint32_t ui32Interrupt)</div><div class="ttdoc">Unpends an interrupt. </div><div class="ttdef"><b>Definition:</b> interrupt.c:441</div></div>
<div class="ttc" id="group___chip_info_html_ga33197b34cad7ad5e59ac2fe3093bcdd4"><div class="ttname"><a href="group___chip_info.html#ga33197b34cad7ad5e59ac2fe3093bcdd4">ThisLibraryIsFor_CC13x4_CC26x4_HaltIfViolated</a></div><div class="ttdeci">void ThisLibraryIsFor_CC13x4_CC26x4_HaltIfViolated(void)</div><div class="ttdoc">Verifies that current chip is CC13x4 or CC26x4 and never returns if violated. </div><div class="ttdef"><b>Definition:</b> chipinfo.c:196</div></div>
<div class="ttc" id="group__aonrtc__api_html_ga6017b4d94d93c44cadc615bb3c944e9f"><div class="ttname"><a href="group__aonrtc__api.html#ga6017b4d94d93c44cadc615bb3c944e9f">AON_RTC_CH2</a></div><div class="ttdeci">#define AON_RTC_CH2</div><div class="ttdef"><b>Definition:</b> aon_rtc.h:94</div></div>
<div class="ttc" id="group__ccfgread__api_html_gaef03007430464ba136c33ed9229b74b8"><div class="ttname"><a href="group__ccfgread__api.html#gaef03007430464ba136c33ed9229b74b8">CCFGREAD_SCLK_LF_OPTION_XOSC_LF</a></div><div class="ttdeci">#define CCFGREAD_SCLK_LF_OPTION_XOSC_LF</div><div class="ttdef"><b>Definition:</b> ccfgread.h:116</div></div>
<div class="ttc" id="group__aonrtc__api_html_ga05d4adf5021d6280034a035b24cefdf2"><div class="ttname"><a href="group__aonrtc__api.html#ga05d4adf5021d6280034a035b24cefdf2">AONRTCCombinedEventConfig</a></div><div class="ttdeci">static void AONRTCCombinedEventConfig(uint32_t ui32Channels)</div><div class="ttdoc">Configure the source of the combined event. </div><div class="ttdef"><b>Definition:</b> aon_rtc.h:335</div></div>
<div class="ttc" id="setup_8c_html_aa974c0d5d63e4449709001c49d8b0092"><div class="ttname"><a href="setup_8c.html#aa974c0d5d63e4449709001c49d8b0092">TrimAfterColdResetWakeupFromShutDownWakeupFromPowerDown</a></div><div class="ttdeci">static void TrimAfterColdResetWakeupFromShutDownWakeupFromPowerDown(void)</div><div class="ttdoc">Trims to be applied when coming from POWER_DOWN (also called when coming from SHUTDOWN and PIN_RESET)...</div><div class="ttdef"><b>Definition:</b> setup.c:341</div></div>
<div class="ttc" id="group__aonrtc__api_html_gaba34e997835b9c8e04dcf0e2888d779a"><div class="ttname"><a href="group__aonrtc__api.html#gaba34e997835b9c8e04dcf0e2888d779a">AONRTCReset</a></div><div class="ttdeci">static void AONRTCReset(void)</div><div class="ttdoc">Reset the RTC. </div><div class="ttdef"><b>Definition:</b> aon_rtc.h:209</div></div>
<div class="ttc" id="group__aonrtc__api_html_ga114dc579328f9890c4dd2c5492675ae6"><div class="ttname"><a href="group__aonrtc__api.html#ga114dc579328f9890c4dd2c5492675ae6">AON_RTC_CH0</a></div><div class="ttdeci">#define AON_RTC_CH0</div><div class="ttdef"><b>Definition:</b> aon_rtc.h:92</div></div>
<div class="ttc" id="group__ccfgread__api_html_gaafceaa7474b25bfc18e1b1645f55697c"><div class="ttname"><a href="group__ccfgread__api.html#gaafceaa7474b25bfc18e1b1645f55697c">CCFGRead_SCLK_LF_OPTION</a></div><div class="ttdeci">static uint32_t CCFGRead_SCLK_LF_OPTION(void)</div><div class="ttdoc">Read SCLK_LF_OPTION from CCFG. </div><div class="ttdef"><b>Definition:</b> ccfgread.h:132</div></div>
<div class="ttc" id="group__setup__rom__api_html_gaaee7ab99f1f8e288786f0f98b0030ac8"><div class="ttname"><a href="group__setup__rom__api.html#gaaee7ab99f1f8e288786f0f98b0030ac8">SetupSetAonRtcSubSecInc</a></div><div class="ttdeci">void SetupSetAonRtcSubSecInc(uint32_t subSecInc)</div><div class="ttdoc">Doing the tricky stuff needed to enter new RTCSUBSECINC value. </div><div class="ttdef"><b>Definition:</b> setup_rom.c:926</div></div>
<div class="ttc" id="setup_8c_html_a34443a6583fcada1e53ff27f3d90894f"><div class="ttname"><a href="setup_8c.html#a34443a6583fcada1e53ff27f3d90894f">TrimAfterColdResetWakeupFromShutDown</a></div><div class="ttdeci">static void TrimAfterColdResetWakeupFromShutDown(uint32_t ui32Fcfg1Revision)</div><div class="ttdoc">Trims to be applied when coming from SHUTDOWN (also called when coming from PIN_RESET). </div><div class="ttdef"><b>Definition:</b> setup.c:357</div></div>
<div class="ttc" id="group__aonrtc__api_html_ga26c60bd162f6296d9cd249074627f78e"><div class="ttname"><a href="group__aonrtc__api.html#ga26c60bd162f6296d9cd249074627f78e">AONRTCEnable</a></div><div class="ttdeci">static void AONRTCEnable(void)</div><div class="ttdoc">Enable the RTC. </div><div class="ttdef"><b>Definition:</b> aon_rtc.h:172</div></div>
<div class="ttc" id="group__setup__rom__api_html_gafca6ca5582d6a40f0ea0ca00b8b42dc0"><div class="ttname"><a href="group__setup__rom__api.html#gafca6ca5582d6a40f0ea0ca00b8b42dc0">SetupSetCacheModeAccordingToCcfgSetting</a></div><div class="ttdeci">void SetupSetCacheModeAccordingToCcfgSetting(void)</div><div class="ttdoc">Set correct VIMS_MODE according to CCFG setting (CACHE or GPRAM) </div><div class="ttdef"><b>Definition:</b> setup_rom.c:881</div></div>
<div class="ttc" id="setup_8c_html_a855ff04efe6f5da241ced5e275ea44f7"><div class="ttname"><a href="setup_8c.html#a855ff04efe6f5da241ced5e275ea44f7">SUBSECINC_31250_HZ</a></div><div class="ttdeci">#define SUBSECINC_31250_HZ</div><div class="ttdef"><b>Definition:</b> setup.c:103</div></div>
<div class="ttc" id="setup_8c_html_aa816ca3e00103fac22229991907c75ac"><div class="ttname"><a href="setup_8c.html#aa816ca3e00103fac22229991907c75ac">TrimAfterColdReset</a></div><div class="ttdeci">static void TrimAfterColdReset(void)</div><div class="ttdoc">Trims to be applied when coming from PIN_RESET. </div><div class="ttdef"><b>Definition:</b> setup.c:457</div></div>
</div><!-- fragment --><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__setup__api_ga3ca82b82ffa386543c8d3da2f06eda3b_cgraph.png" border="0" usemap="#group__setup__api_ga3ca82b82ffa386543c8d3da2f06eda3b_cgraph" alt=""/></div>
<map name="group__setup__api_ga3ca82b82ffa386543c8d3da2f06eda3b_cgraph" id="group__setup__api_ga3ca82b82ffa386543c8d3da2f06eda3b_cgraph">
<area shape="rect" id="node2" href="group___chip_info.html#ga33197b34cad7ad5e59ac2fe3093bcdd4" title="Verifies that current chip is CC13x4 or CC26x4 and never returns if violated. " alt="" coords="235,5,418,47"/>
<area shape="rect" id="node4" href="group__setup__rom__api.html#gafca6ca5582d6a40f0ea0ca00b8b42dc0" title="Set correct VIMS_MODE according to CCFG setting (CACHE or GPRAM) " alt="" coords="1340,89,1560,131"/>
<area shape="rect" id="node5" href="setup_8c.html#aa974c0d5d63e4449709001c49d8b0092" title="Trims to be applied when coming from POWER_DOWN (also called when coming from SHUTDOWN and PIN_RESET)..." alt="" coords="185,1368,468,1409"/>
<area shape="rect" id="node6" href="setup_8c.html#a34443a6583fcada1e53ff27f3d90894f" title="Trims to be applied when coming from SHUTDOWN (also called when coming from PIN_RESET). " alt="" coords="227,1091,426,1132"/>
<area shape="rect" id="node10" href="group__setup__rom__api.html#gaaee7ab99f1f8e288786f0f98b0030ac8" title="Doing the tricky stuff needed to enter new RTCSUBSECINC value. " alt="" coords="1354,1266,1546,1293"/>
<area shape="rect" id="node35" href="setup_8c.html#aa816ca3e00103fac22229991907c75ac" title="Trims to be applied when coming from PIN_RESET. " alt="" coords="253,1434,400,1461"/>
<area shape="rect" id="node36" href="group__aonrtc__api.html#gaba34e997835b9c8e04dcf0e2888d779a" title="Reset the RTC. " alt="" coords="271,1485,383,1511"/>
<area shape="rect" id="node37" href="group__interrupt__api.html#gab708e168ca0f1f554bb141e5b0fd1bdc" title="Unpends an interrupt. " alt="" coords="274,1535,379,1562"/>
<area shape="rect" id="node38" href="group__aonrtc__api.html#ga05d4adf5021d6280034a035b24cefdf2" title="Configure the source of the combined event. " alt="" coords="217,1586,436,1613"/>
<area shape="rect" id="node39" href="group__aonrtc__api.html#ga26c60bd162f6296d9cd249074627f78e" title="Enable the RTC. " alt="" coords="267,1637,386,1663"/>
<area shape="rect" id="node40" href="group__ccfgread__api.html#gaafceaa7474b25bfc18e1b1645f55697c" title="Read SCLK_LF_OPTION from CCFG. " alt="" coords="221,1687,432,1714"/>
<area shape="rect" id="node3" href="group___chip_info.html#gaca76b9c316d9123a5b337fa715811ccc" title="Returns chip family member. " alt="" coords="530,13,709,39"/>
<area shape="rect" id="node7" href="group__setup__rom__api.html#gaf99b067df7c234b643bb4155f6a9013c" title="First part of configuration required after cold reset and when waking up from shutdown. " alt="" coords="516,329,723,371"/>
<area shape="rect" id="node11" href="group__setup__rom__api.html#gae310745812e76c0c4f1040e2a806ddef" title="Second part of configuration required after cold reset and when waking up from shutdown. " alt="" coords="516,573,723,615"/>
<area shape="rect" id="node27" href="group__setup__rom__api.html#ga8145bf9a87ccdba3bfc95e83046e1db5" title="Third part of configuration required after cold reset and when waking up from shutdown. " alt="" coords="516,1091,723,1132"/>
<area shape="rect" id="node34" href="group__auxsysif__api.html#ga4570c937442b6386f10108adc03eecbf" title="Changes the AUX operational mode to the requested target mode. " alt="" coords="525,1157,714,1183"/>
<area shape="rect" id="node8" href="group__setup__rom__api.html#ga3eae1e5a624b986d7418c42442a8d91a" title="Set VDDR boost mode (by setting VDDR_TRIM to FCFG1..VDDR_TRIM_HH and setting VDDS_BOD to max) ..." alt="" coords="814,122,974,149"/>
<area shape="rect" id="node9" href="group__setup__rom__api.html#ga509c195facb2a327009856633b2f4e36" title="Sign extend the VDDR_TRIM setting (special format ranging from &#45;10 to +21) " alt="" coords="1065,122,1292,149"/>
<area shape="rect" id="node12" href="group__setup__rom__api.html#ga0425895c98068d0bec7a7e51e120e051" title="Returns the trim value to be used for the ANABYPASS_VALUE1 register in OSC_DIG. " alt="" coords="793,661,995,703"/>
<area shape="rect" id="node13" href="group__ddi__api.html#ga13a6c30b833a20556c48429303b64caf" title="Write a 32 bit value to a register in the DDI slave. " alt="" coords="833,727,955,754"/>
<area shape="rect" id="node14" href="group__setup__rom__api.html#gab7e662b0636c52fb579f99a0975ca31e" title="Returns the trim value to be used for the RCOSCLF_RTUNE_TRIM and the RCOSCLF_CTUNE_TRIM bit fields in..." alt="" coords="784,779,1004,820"/>
<area shape="rect" id="node15" href="group__ddi__api.html#ga492326c095c70621a247fe02a2cb09e4" title="Write a bit field via the DDI using 16&#45;bit maskable write. " alt="" coords="1107,971,1250,998"/>
<area shape="rect" id="node16" href="group__setup__rom__api.html#ga1c085c2022c7bd244610356eeb6d19fa" title="Returns the trim value to be used for the XOSC_HF_IBIASTHERM bit field in the ANABYPASS_VALUE2 regist..." alt="" coords="771,845,1017,871"/>
<area shape="rect" id="node17" href="group__setup__rom__api.html#ga64cb9a869265f45d2522f49fd85f9b35" title="Returns the trim value to be used for the AMPCOMP_TH2 register in OSC_DIG. " alt="" coords="784,895,1004,922"/>
<area shape="rect" id="node18" href="group__setup__rom__api.html#ga2240d5e01687ada6f0e6b9d79b43ada9" title="Returns the trim value to be used for the AMPCOMP_TH1 register in OSC_DIG. " alt="" coords="784,173,1004,199"/>
<area shape="rect" id="node19" href="group__setup__rom__api.html#gae65586d4e81aee129b4b8c7c7337daec" title="Returns the trim value to be used for the AMPCOMP_CTRL register in OSC_DIG. " alt="" coords="785,223,1003,250"/>
<area shape="rect" id="node20" href="group__setup__rom__api.html#ga62e29b18ad94157b1256817d2ec6775c" title="Returns the trim value from FCFG1 to be used as ADC_SH_MODE_EN setting. " alt="" coords="783,274,1005,301"/>
<area shape="rect" id="node21" href="group__setup__rom__api.html#ga1c3f66931d7685de12ecca7c00b1fb65" title="Returns the trim value from FCFG1 to be used as ADC_SH_VBUF_EN setting. " alt="" coords="786,325,1002,351"/>
<area shape="rect" id="node22" href="group__setup__rom__api.html#gac23b7884647939b72b8b66f85eed9516" title="Returns the trim value to be used for the XOSCHFCTL register in OSC_DIG. " alt="" coords="797,375,991,402"/>
<area shape="rect" id="node23" href="group__setup__rom__api.html#gae37113a79a80f2ec89b01b3742fe5b6f" title="Returns the trim value from FCFG1 to be used as DBLR_LOOP_FILTER_RESET_VOLTAGE setting. " alt="" coords="783,427,1005,468"/>
<area shape="rect" id="node24" href="group__setup__rom__api.html#gae75f921f0e698719c86f4c4a5ef80339" title="Returns the FCFG1 OSC_CONF_ATESTLF_RCOSCLF_IBIAS_TRIM. " alt="" coords="773,493,1015,519"/>
<area shape="rect" id="node25" href="group__setup__rom__api.html#ga078626e0d8c7e97172ee007c077f74ff" title="Returns XOSCLF_REGULATOR_TRIM and XOSCLF_CMIRRWR_RATIO as one packet spanning bits [5:0] in the retur..." alt="" coords="776,544,1012,585"/>
<area shape="rect" id="node26" href="group__setup__rom__api.html#ga1844ae67ae38faf3915634afe62798b0" title="Returns the trim value to be used for the RADCEXTCFG register in OSC_DIG. " alt="" coords="791,610,997,637"/>
<area shape="rect" id="node28" href="group__setup__rom__api.html#gad0930e41df4aeae3f101853d38d28eaa" title="Returns the trim value to be used as OSC_DIG:CTL1.XOSC_HF_FAST_START. " alt="" coords="793,1200,995,1241"/>
<area shape="rect" id="node29" href="group__osc__api.html#ga37a02687fbd8680396550f682a7f046f" title="Configure the oscillator input to the a source clock. " alt="" coords="819,997,969,1023"/>
<area shape="rect" id="node30" href="group__osc__api.html#ga279bd3a34548bd4c5e2fc6939f7be228" title="Get the source clock settings. " alt="" coords="818,1149,970,1175"/>
<area shape="rect" id="node32" href="group__ioc__api.html#gaa37e353181d0457f3b56ddd541c6eb0a" title="Set the configuration of an IO port. " alt="" coords="817,1047,971,1074"/>
<area shape="rect" id="node33" href="group__sysctrl__api.html#ga1d9c005051b674f9f254747c1705e3dc" title="Sync all accesses to the AON register interface. " alt="" coords="832,1098,956,1125"/>
<area shape="rect" id="node31" href="group__ddi__api.html#gac86ccf0590b9dbdc88eb1a6c856c78a4" title="Read a bit field via the DDI using 16&#45;bit read. " alt="" coords="1108,1149,1249,1175"/>
</map>
</div>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">&copy Copyright 2015 - 2023 Texas Instruments Incorporated. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
