// Seed: 3759967341
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  id_7(
      .id_0(1), .id_1(1), .id_2(id_3), .id_3(1), .id_4(id_5)
  );
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    output wor id_2
);
  wire id_4;
  assign id_0 = id_1;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4
  );
  wire id_5;
  assign id_0 = 1;
  assign id_0 = 1;
  wire id_6;
endmodule
