
-- File generated by Go version U-2022.12#33f3808fcb#221128, Wed Feb 21 17:37:19 2024
-- Copyright 2014-2022 Synopsys, Inc. All rights reserved.
-- go -I../lib -F -DIS_VHDL -DSYNTHESIS_NO_UNGROUP -D__tct_patch__=0 -VHDL -otrv32p3_cnn_vhdl -cgo_options.cfg -Itrv32p3_cnn_vhdl/tmp_pdg -updg -updg_controller trv32p3_cnn



architecture behavioural of clock_gen is

  signal clock : std_logic;
  signal reset : std_logic;

begin

  clock_out <= clock;
  reset_driver :
  reset_out <= reset;

  gen_rst0:  if (reset_start_gen = 0 ns) generate
    reset <= '1', '0' after reset_width_gen;
  end generate gen_rst0;
  gen_rstx:  if (reset_start_gen /= 0 ns) generate
    reset <= '0', '1' after reset_start_gen,
    '0' after (reset_start_gen + reset_width_gen);
  end generate gen_rstx;

  clock_driver : process
  begin
    loop
      clock <= '1', '0' after clock_period_gen * 0.5;
      wait for clock_period_gen;
      end loop;
    end process clock_driver;

  end behavioural;

