Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/github/POCP/StopWatch/stopwatch/stopwatch7seg_tb_isim_beh.exe -prj D:/github/POCP/StopWatch/stopwatch/stopwatch7seg_tb_beh.prj work.stopwatch7seg_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/github/POCP/StopWatch/stopwatch/timer_clocks.vhd" into library work
Parsing VHDL file "D:/github/POCP/StopWatch/stopwatch/sevensegm.vhd" into library work
Parsing VHDL file "D:/github/POCP/StopWatch/stopwatch/stopwatch7seg.vhd" into library work
Parsing VHDL file "D:/github/POCP/StopWatch/stopwatch/stopwatch7seg_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity timer_clocks [timer_clocks_default]
Compiling architecture behavioral of entity sevensegm [sevensegm_default]
Compiling architecture behavioral of entity stopwatch7seg [stopwatch7seg_default]
Compiling architecture behavior of entity stopwatch7seg_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable D:/github/POCP/StopWatch/stopwatch/stopwatch7seg_tb_isim_beh.exe
Fuse Memory Usage: 34976 KB
Fuse CPU Usage: 453 ms
