// Seed: 1633454779
module module_0 (
    output tri0 id_0
);
  for (id_2 = 1; 1; id_2 = id_2) begin : LABEL_0
    wire id_3;
  end
  tri  id_5 = 1;
  wire id_6;
  always begin : LABEL_0
    id_5 = (id_4);
  end
  wire id_7;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    input tri1 id_2
);
  assign id_0 = 1;
  module_0 modCall_1 (id_0);
  supply1 id_4;
  wire id_5;
  assign #id_6 id_4 = 1;
  uwire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  =  1  ,  id_23  ;
endmodule
