SLICE alta_slice
// SLICE_INFO
  //TYPE : LOGIC;
  CONFIG
    ClkMux : 2'bxx;
    AsyncResetMux : 2'bxx;
    SyncResetMux : 2'bxx;
    SyncLoadMux : 2'bxx;
    modeMux : 1'bx;
    FeedbackMux : 1'bx;
    ShiftMux : 1'bx;
    BypassEn : 1'bx;
    CarryEnb : 1'bx;
  END_CONFIG
  PIN A
    //TYPE : LOGIC_LUTIN_A;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN B
    //TYPE : LOGIC_LUTIN_B;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN C
    //TYPE : LOGIC_LUTIN_C;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN D
    //TYPE : LOGIC_LUTIN_D;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN LutOut
    //TYPE : LOGIC_LUTOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Q
    //TYPE : LOGIC_Q;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Cin
    //TYPE : LOGIC_CIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Cout
    //TYPE : LOGIC_COUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN SyncReset
    //TYPE : LOGIC_SYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN SyncLoad
    //TYPE : LOGIC_SYNCLOAD;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Clk
    //TYPE : LOGIC_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AsyncReset
    //TYPE : LOGIC_ASYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Qin
    //TYPE : LOGIC_QIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ShiftData
    //TYPE : LOGIC_SHIFTDATA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
    END_CONFIG
    VALUE : BEST 0.038 0.038 0.025 0.025;
    VALUE : WORST 0.055 0.055 0.041 0.041;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
    END_CONFIG
    VALUE : BEST 0.078 0.078 0.091 0.091;
    VALUE : WORST 0.061 0.061 0.075 0.075;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : Q; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
    END_CONFIG
    VALUE : BEST 0.170 0.170 0.185 0.185;
    VALUE : WORST 0.215 0.215 0.235 0.235;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
    END_CONFIG
    VALUE : BEST 0.038 0.038 0.025 0.025;
    VALUE : WORST 0.055 0.055 0.041 0.041;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
    END_CONFIG
    VALUE : BEST 0.078 0.078 0.091 0.091;
    VALUE : WORST 0.061 0.061 0.075 0.075;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : Q; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.165 0.165;
    VALUE : WORST 0.195 0.195 0.215 0.215;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.400 0.405 0.390 0.437;
    VALUE : WORST 0.533 0.686 0.503 0.581;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.280 -0.285 -0.270 -0.317;
    VALUE : WORST -0.403 -0.556 -0.373 -0.451;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.400 0.405 0.390 0.437;
    VALUE : WORST 0.533 0.686 0.503 0.581;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.280 -0.285 -0.270 -0.317;
    VALUE : WORST -0.403 -0.556 -0.373 -0.451;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.400 0.405 0.390 0.437;
    VALUE : WORST 0.533 0.686 0.503 0.581;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.280 -0.285 -0.270 -0.317;
    VALUE : WORST -0.403 -0.556 -0.373 -0.451;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.400 0.405 0.390 0.437;
    VALUE : WORST 0.533 0.686 0.503 0.581;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.280 -0.285 -0.270 -0.317;
    VALUE : WORST -0.403 -0.556 -0.373 -0.451;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b01;
    END_CONFIG
    VALUE : BEST 0.157 0.157 0.177 0.177;
    VALUE : WORST 0.207 0.207 0.230 0.230;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b01;
    END_CONFIG
    VALUE : BEST -0.027 -0.027 -0.047 -0.047;
    VALUE : WORST -0.077 -0.077 -0.100 -0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b01;
    END_CONFIG
    VALUE : BEST 0.157 0.157 0.177 0.177;
    VALUE : WORST 0.207 0.207 0.230 0.230;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b01;
    END_CONFIG
    VALUE : BEST -0.027 -0.027 -0.047 -0.047;
    VALUE : WORST -0.077 -0.077 -0.100 -0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.157 0.157 0.177 0.177;
    VALUE : WORST 0.207 0.207 0.230 0.230;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.027 -0.027 -0.047 -0.047;
    VALUE : WORST -0.077 -0.077 -0.100 -0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.157 0.157 0.177 0.177;
    VALUE : WORST 0.207 0.207 0.230 0.230;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.027 -0.027 -0.047 -0.047;
    VALUE : WORST -0.077 -0.077 -0.100 -0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.157 0.405 0.177 0.437;
    VALUE : WORST 0.207 0.686 0.230 0.581;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.027 -0.285 -0.047 -0.317;
    VALUE : WORST -0.077 -0.556 -0.100 -0.451;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.157 0.405 0.177 0.437;
    VALUE : WORST 0.207 0.686 0.230 0.581;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.027 -0.285 -0.047 -0.317;
    VALUE : WORST -0.077 -0.556 -0.100 -0.451;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : C; TO : LutOut; SENSE : NEGEDGE;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
    END_CONFIG
    VALUE : BEST 0.201 0.201 0.220 0.220;
    VALUE : WORST 0.254 0.254 0.284 0.284;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : C; TO : LutOut; SENSE : POSEDGE;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
    END_CONFIG
    VALUE : BEST 0.222 0.222 0.254 0.254;
    VALUE : WORST 0.283 0.283 0.326 0.326;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.470 0.475 0.450 0.508;
    VALUE : WORST 0.625 0.630 0.601 0.675;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.350 -0.355 -0.330 -0.388;
    VALUE : WORST -0.495 -0.500 -0.471 -0.545;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.470 0.475 0.450 0.508;
    VALUE : WORST 0.625 0.630 0.601 0.675;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.350 -0.355 -0.330 -0.388;
    VALUE : WORST -0.495 -0.500 -0.471 -0.545;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.470 0.475 0.450 0.508;
    VALUE : WORST 0.625 0.630 0.601 0.675;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.350 -0.355 -0.330 -0.388;
    VALUE : WORST -0.495 -0.500 -0.471 -0.545;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.470 0.475 0.450 0.508;
    VALUE : WORST 0.625 0.630 0.601 0.675;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.350 -0.355 -0.330 -0.388;
    VALUE : WORST -0.495 -0.500 -0.471 -0.545;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.470 0.475 0.450 0.508;
    VALUE : WORST 0.625 0.630 0.601 0.675;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.350 -0.355 -0.330 -0.388;
    VALUE : WORST -0.495 -0.500 -0.471 -0.545;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.470 0.475 0.450 0.508;
    VALUE : WORST 0.625 0.630 0.601 0.675;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.350 -0.355 -0.330 -0.388;
    VALUE : WORST -0.495 -0.500 -0.471 -0.545;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Cin; TO : LutOut; SENSE : NEGEDGE;
    CONFIG
      modeMux      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.272 0.272 0.289 0.289;
    VALUE : WORST 0.351 0.351 0.380 0.380;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Cin; TO : LutOut; SENSE : POSEDGE;
    CONFIG
      modeMux      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.290 0.290 0.324 0.324;
    VALUE : WORST 0.378 0.378 0.424 0.424;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Cin; TO : Cout; SENSE : NEGEDGE;
    CONFIG
      modeMux      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.048 0.048 0.049 0.049;
    VALUE : WORST 0.066 0.066 0.065 0.065;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Cin; TO : Cout; SENSE : POSEDGE;
    CONFIG
      modeMux      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.071 0.071;
    VALUE : WORST 0.099 0.099 0.093 0.093;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Cin; TO : Cout; SENSE : NEGEDGE;
    CONFIG
      modeMux      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.048 0.048 0.049 0.049;
    VALUE : WORST 0.066 0.066 0.065 0.065;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Cin; TO : Cout; SENSE : POSEDGE;
    CONFIG
      modeMux      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.071 0.071;
    VALUE : WORST 0.099 0.099 0.093 0.093;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.489 0.585 0.561 0.605;
    VALUE : WORST 0.650 0.775 0.738 0.812;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.369 -0.465 -0.441 -0.485;
    VALUE : WORST -0.520 -0.645 -0.608 -0.682;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.489 0.585 0.561 0.605;
    VALUE : WORST 0.650 0.775 0.738 0.812;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.369 -0.465 -0.441 -0.485;
    VALUE : WORST -0.520 -0.645 -0.608 -0.682;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.489 0.585 0.561 0.605;
    VALUE : WORST 0.650 0.775 0.738 0.812;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.369 -0.465 -0.441 -0.485;
    VALUE : WORST -0.520 -0.645 -0.608 -0.682;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.489 0.585 0.561 0.605;
    VALUE : WORST 0.650 0.775 0.738 0.812;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.369 -0.465 -0.441 -0.485;
    VALUE : WORST -0.520 -0.645 -0.608 -0.682;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.489 0.585 0.561 0.605;
    VALUE : WORST 0.650 0.775 0.738 0.812;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.369 -0.465 -0.441 -0.485;
    VALUE : WORST -0.520 -0.645 -0.608 -0.682;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.489 0.585 0.561 0.605;
    VALUE : WORST 0.650 0.775 0.738 0.812;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.369 -0.465 -0.441 -0.485;
    VALUE : WORST -0.520 -0.645 -0.608 -0.682;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : A; TO : Cout; SENSE : NEGEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.450 0.450 0.312 0.312;
    VALUE : WORST 0.588 0.588 0.403 0.403;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : A; TO : Cout; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.428 0.428 0.382 0.382;
    VALUE : WORST 0.560 0.560 0.490 0.490;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : A; TO : LutOut; SENSE : NEGEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.425 0.425 0.304 0.304;
    VALUE : WORST 0.557 0.557 0.397 0.397;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : A; TO : LutOut; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.402 0.402 0.374 0.374;
    VALUE : WORST 0.530 0.530 0.482 0.482;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.473 0.574 0.532 0.588;
    VALUE : WORST 0.622 0.770 0.698 0.789;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.353 -0.454 -0.412 -0.468;
    VALUE : WORST -0.492 -0.640 -0.568 -0.659;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.473 0.574 0.532 0.588;
    VALUE : WORST 0.622 0.770 0.698 0.789;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.353 -0.454 -0.412 -0.468;
    VALUE : WORST -0.492 -0.640 -0.568 -0.659;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.473 0.574 0.532 0.588;
    VALUE : WORST 0.622 0.770 0.698 0.789;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.353 -0.454 -0.412 -0.468;
    VALUE : WORST -0.492 -0.640 -0.568 -0.659;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.473 0.574 0.532 0.588;
    VALUE : WORST 0.622 0.770 0.698 0.789;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.353 -0.454 -0.412 -0.468;
    VALUE : WORST -0.492 -0.640 -0.568 -0.659;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.473 0.574 0.532 0.588;
    VALUE : WORST 0.622 0.770 0.698 0.789;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.353 -0.454 -0.412 -0.468;
    VALUE : WORST -0.492 -0.640 -0.568 -0.659;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.473 0.574 0.532 0.588;
    VALUE : WORST 0.622 0.770 0.698 0.789;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.353 -0.454 -0.412 -0.468;
    VALUE : WORST -0.492 -0.640 -0.568 -0.659;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : B; TO : Cout; SENSE : NEGEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.432 0.432 0.295 0.295;
    VALUE : WORST 0.565 0.565 0.378 0.378;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : B; TO : Cout; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.418 0.418 0.352 0.352;
    VALUE : WORST 0.549 0.549 0.450 0.450;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : B; TO : LutOut; SENSE : NEGEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.406 0.406 0.288 0.288;
    VALUE : WORST 0.534 0.534 0.371 0.371;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : B; TO : LutOut; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.392 0.392 0.344 0.344;
    VALUE : WORST 0.519 0.519 0.444 0.444;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.256 0.262 0.267 0.270;
    VALUE : WORST 0.342 0.352 0.352 0.356;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.136 -0.142 -0.147 -0.150;
    VALUE : WORST -0.212 -0.222 -0.222 -0.226;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.256 0.262 0.267 0.270;
    VALUE : WORST 0.342 0.352 0.352 0.356;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.136 -0.142 -0.147 -0.150;
    VALUE : WORST -0.212 -0.222 -0.222 -0.226;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.256 0.262 0.267 0.270;
    VALUE : WORST 0.342 0.352 0.352 0.356;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.136 -0.142 -0.147 -0.150;
    VALUE : WORST -0.212 -0.222 -0.222 -0.226;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.256 0.262 0.267 0.270;
    VALUE : WORST 0.342 0.352 0.352 0.356;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.136 -0.142 -0.147 -0.150;
    VALUE : WORST -0.212 -0.222 -0.222 -0.226;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.256 0.262 0.267 0.270;
    VALUE : WORST 0.342 0.352 0.352 0.356;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.136 -0.142 -0.147 -0.150;
    VALUE : WORST -0.212 -0.222 -0.222 -0.226;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.256 0.262 0.267 0.270;
    VALUE : WORST 0.342 0.352 0.352 0.356;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.136 -0.142 -0.147 -0.150;
    VALUE : WORST -0.212 -0.222 -0.222 -0.226;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : D; TO : LutOut; SENSE : NEGEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.086 0.086 0.076 0.076;
    VALUE : WORST 0.104 0.104 0.093 0.093;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : D; TO : LutOut; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.081 0.081 0.089 0.089;
    VALUE : WORST 0.101 0.101 0.108 0.108;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SyncLoad; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.186 0.186 0.226 0.226;
    VALUE : WORST 0.250 0.250 0.290 0.290;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SyncLoad; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.056 -0.056 -0.096 -0.096;
    VALUE : WORST -0.120 -0.120 -0.160 -0.160;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SyncLoad; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.186 0.186 0.226 0.226;
    VALUE : WORST 0.250 0.250 0.290 0.290;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SyncLoad; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.056 -0.056 -0.096 -0.096;
    VALUE : WORST -0.120 -0.120 -0.160 -0.160;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SyncReset; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      BypassEn     : 1'b1;
      SyncResetMux : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.119 0.119 0.113 0.113;
    VALUE : WORST 0.158 0.158 0.150 0.150;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SyncReset; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      BypassEn     : 1'b1;
      SyncResetMux : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.011 0.011 0.017 0.017;
    VALUE : WORST -0.028 -0.028 -0.020 -0.020;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SyncReset; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      BypassEn     : 1'b1;
      SyncResetMux : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.119 0.119 0.113 0.113;
    VALUE : WORST 0.158 0.158 0.150 0.150;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SyncReset; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      BypassEn     : 1'b1;
      SyncResetMux : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.011 0.011 0.017 0.017;
    VALUE : WORST -0.028 -0.028 -0.020 -0.020;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.182 0.182 0.188 0.188;
    VALUE : WORST 0.239 0.239 0.246 0.246;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.052 -0.052 -0.058 -0.058;
    VALUE : WORST -0.109 -0.109 -0.116 -0.116;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.182 0.182 0.188 0.188;
    VALUE : WORST 0.239 0.239 0.246 0.246;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.052 -0.052 -0.058 -0.058;
    VALUE : WORST -0.109 -0.109 -0.116 -0.116;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.182 0.182 0.188 0.188;
    VALUE : WORST 0.239 0.239 0.246 0.246;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.052 -0.052 -0.058 -0.058;
    VALUE : WORST -0.109 -0.109 -0.116 -0.116;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.182 0.182 0.188 0.188;
    VALUE : WORST 0.239 0.239 0.246 0.246;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.052 -0.052 -0.058 -0.058;
    VALUE : WORST -0.109 -0.109 -0.116 -0.116;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.182 0.182 0.188 0.188;
    VALUE : WORST 0.239 0.239 0.246 0.246;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.052 -0.052 -0.058 -0.058;
    VALUE : WORST -0.109 -0.109 -0.116 -0.116;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.182 0.182 0.188 0.188;
    VALUE : WORST 0.239 0.239 0.246 0.246;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.052 -0.052 -0.058 -0.058;
    VALUE : WORST -0.109 -0.109 -0.116 -0.116;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.391 0.391 0.428 0.428;
    VALUE : WORST 0.530 0.530 0.578 0.578;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.261 -0.261 -0.298 -0.298;
    VALUE : WORST -0.400 -0.400 -0.448 -0.448;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.391 0.391 0.428 0.428;
    VALUE : WORST 0.530 0.530 0.578 0.578;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.261 -0.261 -0.298 -0.298;
    VALUE : WORST -0.400 -0.400 -0.448 -0.448;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.391 0.391 0.428 0.428;
    VALUE : WORST 0.530 0.530 0.578 0.578;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.261 -0.261 -0.298 -0.298;
    VALUE : WORST -0.400 -0.400 -0.448 -0.448;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.391 0.391 0.428 0.428;
    VALUE : WORST 0.530 0.530 0.578 0.578;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.261 -0.261 -0.298 -0.298;
    VALUE : WORST -0.400 -0.400 -0.448 -0.448;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.391 0.391 0.428 0.428;
    VALUE : WORST 0.530 0.530 0.578 0.578;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.261 -0.261 -0.298 -0.298;
    VALUE : WORST -0.400 -0.400 -0.448 -0.448;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.391 0.391 0.428 0.428;
    VALUE : WORST 0.530 0.530 0.578 0.578;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.261 -0.261 -0.298 -0.298;
    VALUE : WORST -0.400 -0.400 -0.448 -0.448;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Qin; TO : LutOut; SENSE : NEGEDGE;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
    END_CONFIG
    VALUE : BEST 0.209 0.209 0.191 0.191;
    VALUE : WORST 0.281 0.281 0.253 0.253;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Qin; TO : LutOut; SENSE : POSEDGE;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
    END_CONFIG
    VALUE : BEST 0.211 0.211 0.243 0.243;
    VALUE : WORST 0.280 0.280 0.325 0.325;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk; TO : Clk; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.750 0.750 0.750 0.750;
    VALUE : WORST 1.000 1.000 1.000 1.000;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_sramctrl
// SLICE_INFO
  //TYPE : SRAMCTRL;
  CONFIG
  END_CONFIG
  PIN WAddr
    //TYPE : SRAMCTRL_WADDR;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN Din
    //TYPE : SRAMCTRL_DIN;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN WClk
    //TYPE : SRAMCTRL_WCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WEna
    //TYPE : SRAMCTRL_WENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WlDst
    //TYPE : SRAMCTRL_WLDST;
    //SIZE : 16;
    //DIR  : output;
  END_PIN
  PIN BlDst
    //TYPE : SRAMCTRL_BLDST;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
  PIN BlbDst
    //TYPE : SRAMCTRL_BLBDST;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_sram
// SLICE_INFO
  //TYPE : SRAM;
  CONFIG
    INIT_VAL : 64'h0;
  END_CONFIG
  PIN RAddr
    //TYPE : SRAM_RADDR;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN WAddr
    //TYPE : SRAM_WADDR;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN Din
    //TYPE : SRAM_DIN;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN WClk
    //TYPE : SRAM_WCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WEna
    //TYPE : SRAM_WENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Dout
    //TYPE : SRAM_DOUT;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_wramctrl
// SLICE_INFO
  //TYPE : WRAMCTRL;
  CONFIG
  END_CONFIG
  PIN WAddr
    //TYPE : WRAMCTRL_WADDR;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN Din
    //TYPE : WRAMCTRL_DIN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN WClk
    //TYPE : WRAMCTRL_WCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WEna
    //TYPE : WRAMCTRL_WENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WlDst
    //TYPE : WRAMCTRL_WLDST;
    //SIZE : 16;
    //DIR  : output;
  END_PIN
  PIN BlDst
    //TYPE : WRAMCTRL_BLDST;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN BlbDst
    //TYPE : WRAMCTRL_BLBDST;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_wram
// SLICE_INFO
  //TYPE : WRAM;
  CONFIG
    INIT_VAL : 128'h0;
  END_CONFIG
  PIN RAddr
    //TYPE : WRAM_RADDR;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN WAddr
    //TYPE : WRAM_WADDR;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN Din
    //TYPE : WRAM_DIN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN WClk
    //TYPE : WRAM_WCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WEna
    //TYPE : WRAM_WENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Dout
    //TYPE : WRAM_DOUT;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_clkenctrl
// SLICE_INFO
  //TYPE : CLKENCTRL;
  CONFIG
    ClkMux : 2'bxx;
    ClkEnMux : 2'bxx;
  END_CONFIG
  PIN ClkIn
    //TYPE : CLKENCTRL_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ClkEn
    //TYPE : CLKENCTRL_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ClkOut
    //TYPE : CLKENCTRL_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : ClkIn; TO : ClkOut; SENSE : POSEDGE;
    CONFIG
      ClkMux       : 2'b10;
      ClkEnMux     : 2'b01;
    END_CONFIG
    VALUE : BEST 0.113 0.113 0.124 0.124;
    VALUE : WORST 0.148 0.148 0.158 0.158;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : ClkIn; TO : ClkOut; SENSE : POSEDGE;
    CONFIG
      ClkMux       : 2'b10;
      ClkEnMux     : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.113 0.113 0.124 0.124;
    VALUE : WORST 0.148 0.148 0.158 0.158;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : ClkIn; TO : ClkOut; SENSE : NEGEDGE;
    CONFIG
      ClkMux       : 2'b11;
      ClkEnMux     : 2'b01;
    END_CONFIG
    VALUE : BEST 0.103 0.103 0.114 0.114;
    VALUE : WORST 0.138 0.138 0.148 0.148;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : ClkIn; TO : ClkOut; SENSE : NEGEDGE;
    CONFIG
      ClkMux       : 2'b11;
      ClkEnMux     : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.103 0.103 0.114 0.114;
    VALUE : WORST 0.138 0.138 0.148 0.148;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : ClkIn; TO : ClkEn; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ClkEnMux     : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.080 0.080 0.070 0.070;
    VALUE : WORST 0.100 0.100 0.090 0.090;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : ClkIn; TO : ClkEn; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ClkEnMux     : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.050 0.050 0.050 0.050;
    VALUE : WORST 0.100 0.100 0.090 0.090;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : ClkIn; TO : ClkEn; SENSE : FROM_FALLING;
    CONFIG
      ClkMux       : 2'b11;
      ClkEnMux     : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.070 0.070 0.060 0.060;
    VALUE : WORST 0.090 0.090 0.080 0.080;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : ClkIn; TO : ClkEn; SENSE : FROM_FALLING;
    CONFIG
      ClkMux       : 2'b11;
      ClkEnMux     : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.050 0.050 0.050 0.050;
    VALUE : WORST 0.090 0.090 0.080 0.080;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_syncctrl
// SLICE_INFO
  //TYPE : SYNCCTRL;
  CONFIG
    SyncCtrlMux : 2'bxx;
  END_CONFIG
  PIN Din
    //TYPE : SYNCCTRL_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Dout
    //TYPE : SYNCCTRL_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : Din; TO : Dout; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.000 0.030 0.000 0.030;
    VALUE : WORST 0.000 0.030 0.000 0.030;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_asyncctrl
// SLICE_INFO
  //TYPE : ASYNCCTRL;
  CONFIG
    AsyncCtrlMux : 2'bxx;
  END_CONFIG
  PIN Din
    //TYPE : ASYNCCTRL_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Dout
    //TYPE : ASYNCCTRL_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : Din; TO : Dout; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.000 0.030 0.000 0.030;
    VALUE : WORST 0.000 0.030 0.000 0.030;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_io
// SLICE_INFO
  //TYPE : IO;
  CONFIG
    PRG_DELAYB : 1'bx;
    PRG_DELAYB_P : 1'bx;
    PRG_DELAYB_N : 1'bx;
    RX_SEL : 1'bx;
    RX_SEL_P : 1'bx;
    RX_SEL_N : 1'bx;
    PDCNTL : 2'bxx;
    PDCNTL_P : 2'bxx;
    PDCNTL_N : 2'bxx;
    NDCNTL : 2'bxx;
    NDCNTL_P : 2'bxx;
    NDCNTL_N : 2'bxx;
    PRG_SLR : 1'bx;
    PRG_SLR_P : 1'bx;
    PRG_SLR_N : 1'bx;
    CFG_KEEP : 2'bxx;
    CFG_KEEP_N : 2'bxx;
    CFG_KEEP_P : 2'bxx;
    PU : 4'bxxxx;
    LVDS_RSDS_IREF : 12'bxxxxxxxxxxxx;
    CFG_LVDS_RSDS_EN : 1'bx;
  END_CONFIG
  PIN datain
    //TYPE : IO_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN oe
    //TYPE : IO_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN combout
    //TYPE : IO_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN padio
    //TYPE : IO_PAD;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_rio
// SLICE_INFO
  //TYPE : RIO;
  CONFIG
    IN_ASYNC_MODE : 1'bx;
    IN_SYNC_MODE : 1'bx;
    IN_POWERUP : 1'bx;
    OUT_REG_MODE : 1'bx;
    OUT_ASYNC_MODE : 1'bx;
    OUT_SYNC_MODE : 1'bx;
    OUT_POWERUP : 1'bx;
    OE_REG_MODE : 1'bx;
    OE_ASYNC_MODE : 1'bx;
    OE_SYNC_MODE : 1'bx;
    OE_POWERUP : 1'bx;
    inclkCFG : 2'bx;
    outclkCFG : 2'bx;
    CFG_TRI_INPUT : 1'bx;
    CFG_INPUT_EN : 1'bx;
    CFG_PULL_UP : 1'bx;
    CFG_SLR : 1'bx;
    CFG_OPEN_DRAIN : 1'bx;
    CFG_PDRCTRL : 4'bx;
    CFG_KEEP : 2'bx;
    CFG_LVDS_OUT_EN : 1'bx;
    CFG_LVDS_SEL_CUA : 2'bx;
    CFG_LVDS_IREF : 10'bx;
    CFG_LVDS_IN_EN : 1'bx;
    DPCLK_DELAY : 4'bx;
    OUT_DELAY : 1'bx;
    IN_DATA_DELAY : 3'bx;
    IN_REG_DELAY : 3'bx;
  END_CONFIG
  PIN datain
    //TYPE : RIO_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN oe
    //TYPE : RIO_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN combout
    //TYPE : RIO_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN regout
    //TYPE : RIO_REGOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN outclk
    //TYPE : RIO_OUTCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN outclkena
    //TYPE : RIO_OUTCLKENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN inclk
    //TYPE : RIO_INCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN inclkena
    //TYPE : RIO_INCLKENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN areset
    //TYPE : RIO_ASYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN sreset
    //TYPE : RIO_SYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN padio
    //TYPE : RIO_PAD;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : padio; TO : combout; SENSE : POSEDGE;
    CONFIG
      IN_DATA_DELAY : 3'b000;
    END_CONFIG
    VALUE : BEST 0.990 0.990 1.008 1.008;
    VALUE : WORST 1.309 1.309 1.307 1.307;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : padio; TO : combout; SENSE : POSEDGE;
    CONFIG
      IN_DATA_DELAY : 3'b001;
    END_CONFIG
    VALUE : BEST 1.205 1.205 1.223 1.223;
    VALUE : WORST 1.596 1.596 1.599 1.599;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : padio; TO : combout; SENSE : POSEDGE;
    CONFIG
      IN_DATA_DELAY : 3'b010;
    END_CONFIG
    VALUE : BEST 1.411 1.411 1.430 1.430;
    VALUE : WORST 1.871 1.871 1.874 1.874;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : padio; TO : combout; SENSE : POSEDGE;
    CONFIG
      IN_DATA_DELAY : 3'b011;
    END_CONFIG
    VALUE : BEST 1.615 1.615 1.636 1.636;
    VALUE : WORST 2.144 2.144 2.148 2.148;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : padio; TO : combout; SENSE : POSEDGE;
    CONFIG
      IN_DATA_DELAY : 3'b100;
    END_CONFIG
    VALUE : BEST 1.816 1.816 1.837 1.837;
    VALUE : WORST 2.413 2.413 2.418 2.418;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : padio; TO : combout; SENSE : POSEDGE;
    CONFIG
      IN_DATA_DELAY : 3'b101;
    END_CONFIG
    VALUE : BEST 2.018 2.018 2.041 2.041;
    VALUE : WORST 2.683 2.683 2.689 2.689;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : padio; TO : combout; SENSE : POSEDGE;
    CONFIG
      IN_DATA_DELAY : 3'b110;
    END_CONFIG
    VALUE : BEST 2.209 2.209 2.230 2.230;
    VALUE : WORST 2.936 2.936 2.956 2.956;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b000;
    END_CONFIG
    VALUE : BEST 0.854 0.854 0.889 0.889;
    VALUE : WORST 1.152 1.152 1.172 1.172;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b000;
    END_CONFIG
    VALUE : BEST -0.753 -0.753 -0.788 -0.788;
    VALUE : WORST -1.051 -1.051 -1.071 -1.071;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b001;
    END_CONFIG
    VALUE : BEST 1.210 1.210 1.243 1.243;
    VALUE : WORST 1.634 1.634 1.655 1.655;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b001;
    END_CONFIG
    VALUE : BEST -1.109 -1.109 -1.142 -1.142;
    VALUE : WORST -1.533 -1.533 -1.554 -1.554;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b010;
    END_CONFIG
    VALUE : BEST 1.554 1.554 1.588 1.588;
    VALUE : WORST 2.102 2.102 2.125 2.125;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b010;
    END_CONFIG
    VALUE : BEST -1.453 -1.453 -1.487 -1.487;
    VALUE : WORST -2.001 -2.001 -2.024 -2.024;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b011;
    END_CONFIG
    VALUE : BEST 1.898 1.898 1.931 1.931;
    VALUE : WORST 2.569 2.569 2.592 2.592;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b011;
    END_CONFIG
    VALUE : BEST -1.797 -1.797 -1.830 -1.830;
    VALUE : WORST -2.468 -2.468 -2.491 -2.491;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b100;
    END_CONFIG
    VALUE : BEST 2.238 2.238 2.270 2.270;
    VALUE : WORST 3.029 3.029 3.055 3.055;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b100;
    END_CONFIG
    VALUE : BEST -2.137 -2.137 -2.169 -2.169;
    VALUE : WORST -2.928 -2.928 -2.954 -2.954;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b101;
    END_CONFIG
    VALUE : BEST 2.575 2.575 2.605 2.605;
    VALUE : WORST 3.487 3.487 3.510 3.510;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b101;
    END_CONFIG
    VALUE : BEST -2.474 -2.474 -2.504 -2.504;
    VALUE : WORST -3.386 -3.386 -3.409 -3.409;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b110;
    END_CONFIG
    VALUE : BEST 2.912 2.912 2.942 2.942;
    VALUE : WORST 3.948 3.948 3.968 3.968;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b110;
    END_CONFIG
    VALUE : BEST -2.811 -2.811 -2.841 -2.841;
    VALUE : WORST -3.847 -3.847 -3.867 -3.867;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b111;
    END_CONFIG
    VALUE : BEST 3.238 3.238 3.263 3.263;
    VALUE : WORST 4.387 4.387 4.409 4.409;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b111;
    END_CONFIG
    VALUE : BEST -3.137 -3.137 -3.162 -3.162;
    VALUE : WORST -4.286 -4.286 -4.308 -4.308;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : areset; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.040 0.040 0.085 0.085;
    VALUE : WORST 0.033 0.033 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : areset; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.059 0.059 0.016 0.016;
    VALUE : WORST 0.066 0.066 0.001 0.001;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : areset; TO : regout; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.241 0.241 0.261 0.261;
    VALUE : WORST 0.324 0.324 0.339 0.339;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : inclk; TO : regout; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.296 0.296 0.312 0.312;
    VALUE : WORST 0.378 0.378 0.401 0.401;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : oe; TO : padio; SENSE : POSEDGE;
    CONFIG
      OE_REG_MODE  : 1'b0;
    END_CONFIG
    VALUE : BEST 2.771 2.771 2.537 2.537;
    VALUE : WORST 3.689 3.689 3.377 3.377;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : datain; TO : padio; SENSE : POSEDGE;
    CONFIG
      OUT_REG_MODE : 1'b0;
      OUT_DELAY    : 1'b0;
    END_CONFIG
    VALUE : BEST 2.654 2.654 2.615 2.615;
    VALUE : WORST 3.529 3.529 3.481 3.481;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : datain; TO : padio; SENSE : POSEDGE;
    CONFIG
      OUT_REG_MODE : 1'b0;
      OUT_DELAY    : 1'b1;
    END_CONFIG
    VALUE : BEST 3.204 3.204 3.162 3.162;
    VALUE : WORST 4.276 4.276 4.225 4.225;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : outclk; TO : oe; SENSE : FROM_RISING;
    CONFIG
      OE_REG_MODE  : 1'b1;
    END_CONFIG
    VALUE : BEST -0.037 -0.037 -0.010 -0.010;
    VALUE : WORST -0.036 -0.036 -0.004 -0.004;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : outclk; TO : oe; SENSE : FROM_RISING;
    CONFIG
      OE_REG_MODE  : 1'b1;
    END_CONFIG
    VALUE : BEST 0.136 0.136 0.111 0.111;
    VALUE : WORST 0.105 0.105 0.105 0.105;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : outclk; TO : datain; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
    END_CONFIG
    VALUE : BEST -0.037 -0.037 -0.010 -0.010;
    VALUE : WORST -0.036 -0.036 -0.004 -0.004;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : outclk; TO : datain; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.136 0.136 0.111 0.111;
    VALUE : WORST 0.105 0.105 0.105 0.105;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : outclk; TO : areset; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.040 0.040 0.085 0.085;
    VALUE : WORST 0.033 0.033 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : outclk; TO : areset; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.059 0.059 0.016 0.016;
    VALUE : WORST 0.066 0.066 0.001 0.001;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : outclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      OE_REG_MODE  : 1'b1;
    END_CONFIG
    VALUE : BEST 2.854 2.854 2.617 2.617;
    VALUE : WORST 3.796 3.796 3.483 3.483;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : outclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
      OUT_DELAY    : 1'b0;
    END_CONFIG
    VALUE : BEST 2.844 2.844 2.815 2.815;
    VALUE : WORST 3.778 3.778 3.745 3.745;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : outclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
      OUT_DELAY    : 1'b1;
    END_CONFIG
    VALUE : BEST 3.394 3.394 3.361 3.361;
    VALUE : WORST 4.529 4.529 4.488 4.488;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : areset; TO : padio; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
      OUT_DELAY    : 1'b0;
    END_CONFIG
    VALUE : BEST 2.745 2.745 2.720 2.720;
    VALUE : WORST 3.664 3.664 3.624 3.624;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : areset; TO : padio; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
      OUT_DELAY    : 1'b1;
    END_CONFIG
    VALUE : BEST 3.295 3.295 3.266 3.266;
    VALUE : WORST 4.411 4.411 4.367 4.367;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_ioreg
// SLICE_INFO
  //TYPE : IOREG;
  CONFIG
  END_CONFIG
  PIN paddataout
    //TYPE : IOREG_PADOUT;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN datain
    //TYPE : IOREG_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN oe
    //TYPE : IOREG_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN combout
    //TYPE : IOREG_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN regout
    //TYPE : IOREG_REGOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN paddatain
    //TYPE : IOREG_PADIN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN padoe
    //TYPE : IOREG_PADEN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN outclk
    //TYPE : IOREG_OUTCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN outclkena
    //TYPE : IOREG_OUTCLKENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN inclk
    //TYPE : IOREG_INCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN inclkena
    //TYPE : IOREG_INCLKENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN areset
    //TYPE : IOREG_ASYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN sreset
    //TYPE : IOREG_SYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_dio
// SLICE_INFO
  //TYPE : DIO;
  CONFIG
    IN_ASYNC_MODE : 1'bx;
    IN_SYNC_MODE : 1'bx;
    IN_POWERUP : 1'bx;
    IN_ASYNC_DISABLE : 1'bx;
    IN_SYNC_DISABLE : 1'bx;
    OUT_REG_MODE : 1'bx;
    OUT_ASYNC_MODE : 1'bx;
    OUT_SYNC_MODE : 1'bx;
    OUT_POWERUP : 1'bx;
    OUT_CLKEN_DISABLE : 1'bx;
    OUT_ASYNC_DISABLE : 1'bx;
    OUT_SYNC_DISABLE : 1'bx;
    OUT_DDIO : 1'bx;
    OE_REG_MODE : 1'bx;
    OE_ASYNC_MODE : 1'bx;
    OE_SYNC_MODE : 1'bx;
    OE_POWERUP : 1'bx;
    OE_CLKEN_DISABLE : 1'bx;
    OE_ASYNC_DISABLE : 1'bx;
    OE_SYNC_DISABLE : 1'bx;
    OE_DDIO : 1'bx;
    inclkCFG : 2'bx;
    outclkCFG : 2'bx;
    CFG_TRI_INPUT : 1'bx;
    CFG_PULL_UP : 1'bx;
    CFG_OPEN_DRAIN : 1'bx;
    CFG_ROCT_CAL_EN : 1'bx;
    CFG_PDRV : 7'bx;
    CFG_NDRV : 7'bx;
    CFG_KEEP : 2'bx;
    CFG_LVDS_OUT_EN : 1'bx;
    CFG_LVDS_SEL_CUA : 3'bx;
    CFG_LVDS_IREF : 10'bx;
    CFG_LVDS_IN_EN : 1'bx;
    CFG_SSTL_OUT_EN : 1'bx;
    CFG_SSTL_INPUT_EN : 1'bx;
    CFG_SSTL_SEL_CUA : 3'bx;
    CFG_OSCDIV : 2'bx;
    CFG_ROCTUSR : 1'bx;
    CFG_SEL_CUA : 1'bx;
    CFG_ROCT_EN : 1'bx;
    DPCLK_DELAY : 4'bx;
    OUT_DELAY : 1'bx;
    IN_DATA_DELAY : 3'bx;
    IN_REG_DELAY : 3'bx;
  END_CONFIG
  PIN datain
    //TYPE : DIO_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN datainh
    //TYPE : DIO_INH;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN oe
    //TYPE : DIO_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN combout
    //TYPE : DIO_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN regout
    //TYPE : DIO_REGOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN outclk
    //TYPE : DIO_OUTCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN outclkena
    //TYPE : DIO_OUTCLKENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN inclk
    //TYPE : DIO_INCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN inclkena
    //TYPE : DIO_INCLKENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN areset
    //TYPE : DIO_ASYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN sreset
    //TYPE : DIO_SYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN padio
    //TYPE : DIO_PAD;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_dioreg
// SLICE_INFO
  //TYPE : DIOREG;
  CONFIG
  END_CONFIG
  PIN paddataout
    //TYPE : DIOREG_PADOUT;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN datain
    //TYPE : DIOREG_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN datainh
    //TYPE : DIOREG_INH;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN oe
    //TYPE : DIOREG_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN combout
    //TYPE : DIOREG_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN regout
    //TYPE : DIOREG_REGOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN paddatain
    //TYPE : DIOREG_PADIN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN padoe
    //TYPE : DIOREG_PADEN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN outclk
    //TYPE : DIOREG_OUTCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN outclkena
    //TYPE : DIOREG_OUTCLKENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN inclk
    //TYPE : DIOREG_INCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN inclkena
    //TYPE : DIOREG_INCLKENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN areset
    //TYPE : DIOREG_ASYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN sreset
    //TYPE : DIOREG_SYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_indel
// SLICE_INFO
  //TYPE : INDEL;
  CONFIG
    I : N;
    3 : ';
  END_CONFIG
  PIN in
    //TYPE : INDEL_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN out
    //TYPE : INDEL_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_buf
// SLICE_INFO
  //TYPE : BUF;
  CONFIG
  END_CONFIG
  PIN in
    //TYPE : BUF_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN out
    //TYPE : BUF_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_pll
// SLICE_INFO
  //TYPE : PLL;
  CONFIG
    CLKIN_DIV : 6'bx;
    CLKFB_DIV : 6'bx;
    CLKOUT0_EN : 1'bx;
    CLKOUT1_EN : 1'bx;
    CLKOUT0_DIV : 6'bx;
    CLKOUT1_DIV : 6'bx;
    CLKOUT0_DEL : 6'bx;
    CLKOUT1_DEL : 6'bx;
    CLKOUT0_PHASE : 3'bx;
    CLKOUT1_PHASE : 3'bx;
    FEEDBACK_MODE : 1'bx;
    FEEDBACK_CLOCK : 1'bx;
  END_CONFIG
  PIN clkin
    //TYPE : PLL_CLKIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkfb
    //TYPE : PLL_CLKFB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN pllen
    //TYPE : PLL_PLLEN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN resetn
    //TYPE : PLL_RESETN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN pfden
    //TYPE : PLL_PFDEN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout0
    //TYPE : PLL_CLKOUT0;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout1
    //TYPE : PLL_CLKOUT1;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN lock
    //TYPE : PLL_LOCK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_pllx
// SLICE_INFO
  //TYPE : PLLX;
  CONFIG
    CLKIN_DIV : 6'bx;
    CLKFB_DIV : 6'bx;
    CLKDIV0_EN : 1'bx;
    CLKDIV1_EN : 1'bx;
    CLKDIV2_EN : 1'bx;
    CLKDIV3_EN : 1'bx;
    CLKOUT0_DIV : 6'bx;
    CLKOUT1_DIV : 6'bx;
    CLKOUT2_DIV : 6'bx;
    CLKOUT3_DIV : 6'bx;
    CLKOUT0_DEL : 6'bx;
    CLKOUT1_DEL : 6'bx;
    CLKOUT2_DEL : 6'bx;
    CLKOUT3_DEL : 6'bx;
    CLKOUT0_PHASE : 3'bx;
    CLKOUT1_PHASE : 3'bx;
    CLKOUT2_PHASE : 3'bx;
    CLKOUT3_PHASE : 3'bx;
    FEEDBACK_MODE : 1'bx;
    FEEDBACK_CLOCK : 2'bx;
  END_CONFIG
  PIN clkin
    //TYPE : PLLX_CLKIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkfb
    //TYPE : PLLX_CLKFB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN pllen
    //TYPE : PLLX_PLLEN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN resetn
    //TYPE : PLLX_RESETN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout0en
    //TYPE : PLLX_CLKOUT0EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout1en
    //TYPE : PLLX_CLKOUT1EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout2en
    //TYPE : PLLX_CLKOUT2EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout3en
    //TYPE : PLLX_CLKOUT3EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout0
    //TYPE : PLLX_CLKOUT0;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout1
    //TYPE : PLLX_CLKOUT1;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout2
    //TYPE : PLLX_CLKOUT2;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout3
    //TYPE : PLLX_CLKOUT3;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN lock
    //TYPE : PLLX_LOCK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_pllv
// SLICE_INFO
  //TYPE : PLLV;
  CONFIG
    CLKIN_DIV : 9'bx;
    CLKFB_DIV : 9'bx;
    CLKDIV0_EN : 1'bx;
    CLKDIV1_EN : 1'bx;
    CLKDIV2_EN : 1'bx;
    CLKDIV3_EN : 1'bx;
    CLKDIV4_EN : 1'bx;
    CLKOUT0_HIGH : 8'bx;
    CLKOUT0_LOW : 8'bx;
    CLKOUT0_TRIM : 1'bx;
    CLKOUT0_BYPASS : 1'bx;
    CLKOUT1_HIGH : 8'bx;
    CLKOUT1_LOW : 8'bx;
    CLKOUT1_TRIM : 1'bx;
    CLKOUT1_BYPASS : 1'bx;
    CLKOUT2_HIGH : 8'bx;
    CLKOUT2_LOW : 8'bx;
    CLKOUT2_TRIM : 1'bx;
    CLKOUT2_BYPASS : 1'bx;
    CLKOUT3_HIGH : 8'bx;
    CLKOUT3_LOW : 8'bx;
    CLKOUT3_TRIM : 1'bx;
    CLKOUT3_BYPASS : 1'bx;
    CLKOUT4_HIGH : 8'bx;
    CLKOUT4_LOW : 8'bx;
    CLKOUT4_TRIM : 1'bx;
    CLKOUT4_BYPASS : 1'bx;
    CLKOUT0_DEL : 8'bx;
    CLKOUT1_DEL : 8'bx;
    CLKOUT2_DEL : 8'bx;
    CLKOUT3_DEL : 8'bx;
    CLKOUT4_DEL : 8'bx;
    CLKOUT0_PHASE : 3'bx;
    CLKOUT1_PHASE : 3'bx;
    CLKOUT2_PHASE : 3'bx;
    CLKOUT3_PHASE : 3'bx;
    CLKOUT4_PHASE : 3'bx;
    CLKFB_DEL : 8'bx;
    CLKFB_PHASE : 3'bx;
    CLKFB_TRIM : 1'bx;
    FEEDBACK_MODE : 3'bx;
    FBDELAY_VAL : 3'bx;
    PLLOUTP_EN : 1'bx;
    PLLOUTN_EN : 1'bx;
    CLKOUT1_CASCADE : 1'bx;
    CLKOUT2_CASCADE : 1'bx;
    CLKOUT3_CASCADE : 1'bx;
    CLKOUT4_CASCADE : 1'bx;
    CP : 3'bx;
    RREF : 2'bx;
    RVI : 2'bx;
  END_CONFIG
  PIN clkin
    //TYPE : PLLV_CLKIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkfb
    //TYPE : PLLV_CLKFB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN pllen
    //TYPE : PLLV_PLLEN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN resetn
    //TYPE : PLLV_RESETN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout0en
    //TYPE : PLLV_CLKOUT0EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout1en
    //TYPE : PLLV_CLKOUT1EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout2en
    //TYPE : PLLV_CLKOUT2EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout3en
    //TYPE : PLLV_CLKOUT3EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout4en
    //TYPE : PLLV_CLKOUT4EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout0
    //TYPE : PLLV_CLKOUT0;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout1
    //TYPE : PLLV_CLKOUT1;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout2
    //TYPE : PLLV_CLKOUT2;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout3
    //TYPE : PLLV_CLKOUT3;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout4
    //TYPE : PLLV_CLKOUT4;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkfbout
    //TYPE : PLLV_CLKFBOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN lock
    //TYPE : PLLV_LOCK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_pllve
// SLICE_INFO
  //TYPE : PLLVE;
  CONFIG
    CLKIN_HIGH : 8'bx;
    CLKIN_LOW : 8'bx;
    CLKIN_TRIM : 1'bx;
    CLKIN_BYPASS : 1'bx;
    CLKFB_HIGH : 8'bx;
    CLKFB_LOW : 8'bx;
    CLKFB_TRIM : 1'bx;
    CLKFB_BYPASS : 1'bx;
    CLKDIV0_EN : 1'bx;
    CLKDIV1_EN : 1'bx;
    CLKDIV2_EN : 1'bx;
    CLKDIV3_EN : 1'bx;
    CLKDIV4_EN : 1'bx;
    CLKOUT0_HIGH : 8'bx;
    CLKOUT0_LOW : 8'bx;
    CLKOUT0_TRIM : 1'bx;
    CLKOUT0_BYPASS : 1'bx;
    CLKOUT1_HIGH : 8'bx;
    CLKOUT1_LOW : 8'bx;
    CLKOUT1_TRIM : 1'bx;
    CLKOUT1_BYPASS : 1'bx;
    CLKOUT2_HIGH : 8'bx;
    CLKOUT2_LOW : 8'bx;
    CLKOUT2_TRIM : 1'bx;
    CLKOUT2_BYPASS : 1'bx;
    CLKOUT3_HIGH : 8'bx;
    CLKOUT3_LOW : 8'bx;
    CLKOUT3_TRIM : 1'bx;
    CLKOUT3_BYPASS : 1'bx;
    CLKOUT4_HIGH : 8'bx;
    CLKOUT4_LOW : 8'bx;
    CLKOUT4_TRIM : 1'bx;
    CLKOUT4_BYPASS : 1'bx;
    CLKOUT0_DEL : 8'bx;
    CLKOUT1_DEL : 8'bx;
    CLKOUT2_DEL : 8'bx;
    CLKOUT3_DEL : 8'bx;
    CLKOUT4_DEL : 8'bx;
    CLKOUT0_PHASE : 3'bx;
    CLKOUT1_PHASE : 3'bx;
    CLKOUT2_PHASE : 3'bx;
    CLKOUT3_PHASE : 3'bx;
    CLKOUT4_PHASE : 3'bx;
    CLKFB_DEL : 8'bx;
    CLKFB_PHASE : 3'bx;
    FEEDBACK_MODE : 3'bx;
    FBDELAY_VAL : 3'bx;
    PLLOUTP_EN : 1'bx;
    PLLOUTN_EN : 1'bx;
    CLKOUT1_CASCADE : 1'bx;
    CLKOUT2_CASCADE : 1'bx;
    CLKOUT3_CASCADE : 1'bx;
    CLKOUT4_CASCADE : 1'bx;
    VCO_POST_DIV : 1'bx;
    REG_CTRL : 2'bx;
    CP : 3'bx;
    RREF : 2'bx;
    RVI : 2'bx;
    IVCO : 3'bx;
    PLL_EN_FLAG : 1'bx;
  END_CONFIG
  PIN clkin
    //TYPE : PLLVE_CLKIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkfb
    //TYPE : PLLVE_CLKFB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN pfden
    //TYPE : PLLVE_PFDEN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN resetn
    //TYPE : PLLVE_RESETN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN phasecounterselect
    //TYPE : PLLVE_PHASECOUNTERSELECT;
    //SIZE : 3;
    //DIR  : input;
  END_PIN
  PIN phaseupdown
    //TYPE : PLLVE_PHASEUPDOWN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN phasestep
    //TYPE : PLLVE_PHASESTEP;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN scanclk
    //TYPE : PLLVE_SCANCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN scanclkena
    //TYPE : PLLVE_SCANCLKENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN scandata
    //TYPE : PLLVE_SCANDATA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN configupdate
    //TYPE : PLLVE_CONFIGUPDATE;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout0
    //TYPE : PLLVE_CLKOUT0;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout1
    //TYPE : PLLVE_CLKOUT1;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout2
    //TYPE : PLLVE_CLKOUT2;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout3
    //TYPE : PLLVE_CLKOUT3;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout4
    //TYPE : PLLVE_CLKOUT4;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkfbout
    //TYPE : PLLVE_CLKFBOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN lock
    //TYPE : PLLVE_LOCK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN scandataout
    //TYPE : PLLVE_SCANDATAOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN scandone
    //TYPE : PLLVE_SCANDONE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN phasedone
    //TYPE : PLLVE_PHASEDONE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout0; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.750 0.750 0.750 0.750;
    VALUE : WORST 0.980 0.980 0.980 0.980;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout1; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.750 0.750 0.750 0.750;
    VALUE : WORST 0.980 0.980 0.980 0.980;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout2; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.750 0.750 0.750 0.750;
    VALUE : WORST 0.980 0.980 0.980 0.980;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout3; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.750 0.750 0.750 0.750;
    VALUE : WORST 0.980 0.980 0.980 0.980;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout4; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.750 0.750 0.750 0.750;
    VALUE : WORST 0.980 0.980 0.980 0.980;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b100;
      FBDELAY_VAL  : 3'b000;
    END_CONFIG
    VALUE : BEST 2.587 2.587 2.638 2.638;
    VALUE : WORST 3.417 3.417 3.465 3.465;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b100;
      FBDELAY_VAL  : 3'b001;
    END_CONFIG
    VALUE : BEST 2.686 2.686 2.736 2.736;
    VALUE : WORST 3.547 3.547 3.595 3.595;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b100;
      FBDELAY_VAL  : 3'b010;
    END_CONFIG
    VALUE : BEST 2.785 2.785 2.835 2.835;
    VALUE : WORST 3.678 3.678 3.725 3.725;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b100;
      FBDELAY_VAL  : 3'b011;
    END_CONFIG
    VALUE : BEST 2.884 2.884 2.934 2.934;
    VALUE : WORST 3.808 3.808 3.855 3.855;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b100;
      FBDELAY_VAL  : 3'b100;
    END_CONFIG
    VALUE : BEST 2.981 2.981 3.030 3.030;
    VALUE : WORST 3.936 3.936 3.981 3.981;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b100;
      FBDELAY_VAL  : 3'b101;
    END_CONFIG
    VALUE : BEST 3.077 3.077 3.126 3.126;
    VALUE : WORST 4.062 4.062 4.107 4.107;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b100;
      FBDELAY_VAL  : 3'b110;
    END_CONFIG
    VALUE : BEST 3.174 3.174 3.222 3.222;
    VALUE : WORST 4.190 4.190 4.234 4.234;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b100;
      FBDELAY_VAL  : 3'b111;
    END_CONFIG
    VALUE : BEST 3.264 3.264 3.311 3.311;
    VALUE : WORST 4.308 4.308 4.352 4.352;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b101;
      FBDELAY_VAL  : 3'b000;
    END_CONFIG
    VALUE : BEST 1.963 1.963 2.024 2.024;
    VALUE : WORST 2.580 2.580 2.643 2.643;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b101;
      FBDELAY_VAL  : 3'b001;
    END_CONFIG
    VALUE : BEST 2.063 2.063 2.123 2.123;
    VALUE : WORST 2.711 2.711 2.774 2.774;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b101;
      FBDELAY_VAL  : 3'b010;
    END_CONFIG
    VALUE : BEST 2.162 2.162 2.222 2.222;
    VALUE : WORST 2.842 2.842 2.904 2.904;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b101;
      FBDELAY_VAL  : 3'b011;
    END_CONFIG
    VALUE : BEST 2.261 2.261 2.321 2.321;
    VALUE : WORST 2.972 2.972 3.034 3.034;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b101;
      FBDELAY_VAL  : 3'b100;
    END_CONFIG
    VALUE : BEST 2.359 2.359 2.419 2.419;
    VALUE : WORST 3.102 3.102 3.163 3.163;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b101;
      FBDELAY_VAL  : 3'b101;
    END_CONFIG
    VALUE : BEST 2.457 2.457 2.517 2.517;
    VALUE : WORST 3.231 3.231 3.292 3.292;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b101;
      FBDELAY_VAL  : 3'b110;
    END_CONFIG
    VALUE : BEST 2.556 2.556 2.615 2.615;
    VALUE : WORST 3.361 3.361 3.421 3.421;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b101;
      FBDELAY_VAL  : 3'b111;
    END_CONFIG
    VALUE : BEST 2.646 2.646 2.704 2.704;
    VALUE : WORST 3.479 3.479 3.539 3.539;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b010;
    END_CONFIG
    VALUE : BEST 1.176 1.176 1.247 1.247;
    VALUE : WORST 1.513 1.513 1.591 1.591;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_saradc
// SLICE_INFO
  //TYPE : SARADC;
  CONFIG
    sclkCFG : 2'bx;
  END_CONFIG
  PIN adcenb
    //TYPE : SARADC_ADCENB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN sclk
    //TYPE : SARADC_SCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN insel
    //TYPE : SARADC_INSEL;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN refsel
    //TYPE : SARADC_REFSEL;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN divvi8
    //TYPE : SARADC_DIVVI8;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN bgenb
    //TYPE : SARADC_BGENB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN db
    //TYPE : SARADC_DB;
    //SIZE : 12;
    //DIR  : output;
  END_PIN
  PIN eoc
    //TYPE : SARADC_EOC;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN refin
    //TYPE : SARADC_REFIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ain
    //TYPE : SARADC_AIN;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_oct
// SLICE_INFO
  //TYPE : OCT;
  CONFIG
    OCT_EN : 1'bx;
    OCT_CLKDIV : 2'bx;
    OCT_USR : 1'bx;
  END_CONFIG
  PIN clkusr
    //TYPE : OCT_CLKUSR;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN rstnusr
    //TYPE : OCT_RSTNUSR;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN octdone
    //TYPE : OCT_OCTDONE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN octdoneuser
    //TYPE : OCT_OCTDONEUSER;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN rupcompout
    //TYPE : OCT_RUPCOMPOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN rdncompout
    //TYPE : OCT_RDNCOMPOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN rupoctcalnout
    //TYPE : OCT_RUPOCTCALNOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN rdnoctcalnout
    //TYPE : OCT_RDNOCTCALNOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_bram
// SLICE_INFO
  //TYPE : BRAM;
  CONFIG
    CLKMODE : 1'bx;
    PORTA_WIDTH : 4'bx;
    PORTB_WIDTH : 4'bx;
    PORTA_WRITEMODE : 1'bx;
    PORTB_WRITEMODE : 1'bx;
    PORTA_WRITETHRU : 1'bx;
    PORTB_WRITETHRU : 1'bx;
    PORTA_OUTREG : 1'bx;
    PORTB_OUTREG : 1'bx;
    PORTB_READONLY : 1'bx;
    INIT_VAL : 4608'bx;
    Clk0CFG : 2'bx;
    Clk1CFG : 2'bx;
  END_CONFIG
  PIN DataInA
    //TYPE : BRAM_DATAINA;
    //SIZE : 18;
    //DIR  : input;
  END_PIN
  PIN DataInB
    //TYPE : BRAM_DATAINB;
    //SIZE : 18;
    //DIR  : input;
  END_PIN
  PIN AddressA
    //TYPE : BRAM_ADDRESSA;
    //SIZE : 12;
    //DIR  : input;
  END_PIN
  PIN AddressB
    //TYPE : BRAM_ADDRESSB;
    //SIZE : 12;
    //DIR  : input;
  END_PIN
  PIN Clk0
    //TYPE : BRAM_CLK0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Clk1
    //TYPE : BRAM_CLK1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ClkEn0
    //TYPE : BRAM_CLKEN0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ClkEn1
    //TYPE : BRAM_CLKEN1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AsyncReset0
    //TYPE : BRAM_ASYNCRESET0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AsyncReset1
    //TYPE : BRAM_ASYNCRESET1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WeRenA
    //TYPE : BRAM_WERENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WeRenB
    //TYPE : BRAM_WERENB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN DataOutA
    //TYPE : BRAM_DATAOUTA;
    //SIZE : 18;
    //DIR  : output;
  END_PIN
  PIN DataOutB
    //TYPE : BRAM_DATAOUTB;
    //SIZE : 18;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_bram9k
// SLICE_INFO
  //TYPE : BRAM9K;
  CONFIG
    CLKMODE : 2'bx;
    PACKEDMODE : 1'bx;
    PORTA_CLKIN_EN : 1'bx;
    PORTA_CLKOUT_EN : 1'bx;
    PORTB_CLKIN_EN : 1'bx;
    PORTB_CLKOUT_EN : 1'bx;
    PORTA_RSTIN_EN : 1'bx;
    PORTA_RSTOUT_EN : 1'bx;
    PORTB_RSTIN_EN : 1'bx;
    PORTB_RSTOUT_EN : 1'bx;
    PORTA_WIDTH : 5'bx;
    PORTB_WIDTH : 5'bx;
    PORTA_WRITETHRU : 1'bx;
    PORTB_WRITETHRU : 1'bx;
    PORTA_OUTREG : 1'bx;
    PORTB_OUTREG : 1'bx;
    RSEN_DLY : 2'bx;
    DLYTIME : 2'bx;
    INIT_VAL : 9216'bx;
    Clk0CFG : 2'bx;
    Clk1CFG : 2'bx;
  END_CONFIG
  PIN DataInA
    //TYPE : BRAM9K_DATAINA;
    //SIZE : 18;
    //DIR  : input;
  END_PIN
  PIN DataInB
    //TYPE : BRAM9K_DATAINB;
    //SIZE : 18;
    //DIR  : input;
  END_PIN
  PIN AddressA
    //TYPE : BRAM9K_ADDRESSA;
    //SIZE : 13;
    //DIR  : input;
  END_PIN
  PIN AddressB
    //TYPE : BRAM9K_ADDRESSB;
    //SIZE : 13;
    //DIR  : input;
  END_PIN
  PIN ByteEnA
    //TYPE : BRAM9K_BYTEENA;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN ByteEnB
    //TYPE : BRAM9K_BYTEENB;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN Clk0
    //TYPE : BRAM9K_CLK0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Clk1
    //TYPE : BRAM9K_CLK1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ClkEn0
    //TYPE : BRAM9K_CLKEN0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ClkEn1
    //TYPE : BRAM9K_CLKEN1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AsyncReset0
    //TYPE : BRAM9K_ASYNCRESET0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AsyncReset1
    //TYPE : BRAM9K_ASYNCRESET1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AddressStallA
    //TYPE : BRAM9K_ADDRESSSTALLA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AddressStallB
    //TYPE : BRAM9K_ADDRESSSTALLB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WeA
    //TYPE : BRAM9K_WEA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ReA
    //TYPE : BRAM9K_REA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WeB
    //TYPE : BRAM9K_WEB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ReB
    //TYPE : BRAM9K_REB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN DataOutA
    //TYPE : BRAM9K_DATAOUTA;
    //SIZE : 18;
    //DIR  : output;
  END_PIN
  PIN DataOutB
    //TYPE : BRAM9K_DATAOUTB;
    //SIZE : 18;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk0; TO : Clk0; SENSE : POSEDGE;
    CONFIG
      DLYTIME      : 2'b00;
    END_CONFIG
    VALUE : BEST 1.874 1.874 1.874 1.874;
    VALUE : WORST 2.499 2.499 2.499 2.499;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk0; TO : Clk0; SENSE : POSEDGE;
    CONFIG
      DLYTIME      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.499 2.499 2.499 2.499;
    VALUE : WORST 3.332 3.332 3.332 3.332;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk0; TO : Clk0; SENSE : POSEDGE;
    CONFIG
      DLYTIME      : 2'b10;
    END_CONFIG
    VALUE : BEST 4.284 4.284 4.284 4.284;
    VALUE : WORST 5.713 5.713 5.713 5.713;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk0; TO : Clk0; SENSE : POSEDGE;
    CONFIG
      DLYTIME      : 2'b11;
    END_CONFIG
    VALUE : BEST 6.922 6.922 6.922 6.922;
    VALUE : WORST 9.230 9.230 9.230 9.230;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk1; TO : Clk1; SENSE : POSEDGE;
    CONFIG
      DLYTIME      : 2'b00;
    END_CONFIG
    VALUE : BEST 1.874 1.874 1.874 1.874;
    VALUE : WORST 2.499 2.499 2.499 2.499;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk1; TO : Clk1; SENSE : POSEDGE;
    CONFIG
      DLYTIME      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.499 2.499 2.499 2.499;
    VALUE : WORST 3.332 3.332 3.332 3.332;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk1; TO : Clk1; SENSE : POSEDGE;
    CONFIG
      DLYTIME      : 2'b10;
    END_CONFIG
    VALUE : BEST 4.284 4.284 4.284 4.284;
    VALUE : WORST 5.713 5.713 5.713 5.713;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk1; TO : Clk1; SENSE : POSEDGE;
    CONFIG
      DLYTIME      : 2'b11;
    END_CONFIG
    VALUE : BEST 6.922 6.922 6.922 6.922;
    VALUE : WORST 9.230 9.230 9.230 9.230;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ClkEn0; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.092 0.092 0.092 0.092;
    VALUE : WORST 0.123 0.123 0.123 0.123;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ClkEn0; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ClkEn0; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.092 0.092 0.092 0.092;
    VALUE : WORST 0.123 0.123 0.123 0.123;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ClkEn0; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ClkEn0; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.092 0.092 0.092 0.092;
    VALUE : WORST 0.123 0.123 0.123 0.123;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ClkEn0; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ClkEn1; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.092 0.092 0.092 0.092;
    VALUE : WORST 0.123 0.123 0.123 0.123;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ClkEn1; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ClkEn1; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.092 0.092 0.092 0.092;
    VALUE : WORST 0.123 0.123 0.123 0.123;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ClkEn1; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ClkEn1; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.092 0.092 0.092 0.092;
    VALUE : WORST 0.123 0.123 0.123 0.123;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ClkEn1; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.023 0.023 0.023 0.023;
    VALUE : WORST 0.031 0.031 0.031 0.031;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.023 0.023 0.023 0.023;
    VALUE : WORST 0.031 0.031 0.031 0.031;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.023 0.023 0.023 0.023;
    VALUE : WORST 0.031 0.031 0.031 0.031;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.023 0.023 0.023 0.023;
    VALUE : WORST 0.031 0.031 0.031 0.031;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.023 0.023 0.023 0.023;
    VALUE : WORST 0.031 0.031 0.031 0.031;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.023 0.023 0.023 0.023;
    VALUE : WORST 0.031 0.031 0.031 0.031;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressStallA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressStallA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ReA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ReA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.048 -0.048;
    VALUE : WORST -0.064 -0.064 -0.064 -0.064;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.288 0.288 0.288 0.288;
    VALUE : WORST 0.384 0.384 0.384 0.384;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressStallB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressStallB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ReB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ReB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressStallB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressStallB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ReB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ReB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressStallB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressStallB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ReB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ReB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.048 -0.048;
    VALUE : WORST -0.064 -0.064 -0.064 -0.064;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.288 0.288 0.288 0.288;
    VALUE : WORST 0.384 0.384 0.384 0.384;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.048 -0.048;
    VALUE : WORST -0.064 -0.064 -0.064 -0.064;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.288 0.288 0.288 0.288;
    VALUE : WORST 0.384 0.384 0.384 0.384;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.048 -0.048;
    VALUE : WORST -0.064 -0.064 -0.064 -0.064;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.288 0.288 0.288 0.288;
    VALUE : WORST 0.384 0.384 0.384 0.384;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.048 -0.048;
    VALUE : WORST -0.064 -0.064 -0.064 -0.064;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.288 0.288 0.288 0.288;
    VALUE : WORST 0.384 0.384 0.384 0.384;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressStallB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressStallB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ReB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ReB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressStallB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressStallB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ReB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ReB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : DataInB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.048 -0.048;
    VALUE : WORST -0.064 -0.064 -0.064 -0.064;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : DataInB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.288 0.288 0.288 0.288;
    VALUE : WORST 0.384 0.384 0.384 0.384;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : WeB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : WeB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ByteEnB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ByteEnB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.754 0.754 0.754 0.754;
    VALUE : WORST 1.006 1.006 1.006 1.006;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.754 0.754 0.754 0.754;
    VALUE : WORST 1.006 1.006 1.006 1.006;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.754 0.754 0.754 0.754;
    VALUE : WORST 1.006 1.006 1.006 1.006;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.754 0.754 0.754 0.754;
    VALUE : WORST 1.006 1.006 1.006 1.006;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.754 0.754 0.754 0.754;
    VALUE : WORST 1.006 1.006 1.006 1.006;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b1;
    END_CONFIG
    VALUE : BEST 0.754 0.754 0.754 0.754;
    VALUE : WORST 1.006 1.006 1.006 1.006;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'bx0000;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'bx0000;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ClkEn0; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.092 0.092 0.092 0.092;
    VALUE : WORST 0.123 0.123 0.123 0.123;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ClkEn0; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ClkEn0; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.092 0.092 0.092 0.092;
    VALUE : WORST 0.123 0.123 0.123 0.123;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ClkEn0; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ClkEn0; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.092 0.092 0.092 0.092;
    VALUE : WORST 0.123 0.123 0.123 0.123;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ClkEn0; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ClkEn1; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.092 0.092 0.092 0.092;
    VALUE : WORST 0.123 0.123 0.123 0.123;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ClkEn1; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ClkEn1; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.092 0.092 0.092 0.092;
    VALUE : WORST 0.123 0.123 0.123 0.123;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ClkEn1; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ClkEn1; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.092 0.092 0.092 0.092;
    VALUE : WORST 0.123 0.123 0.123 0.123;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ClkEn1; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.023 0.023 0.023 0.023;
    VALUE : WORST 0.031 0.031 0.031 0.031;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.023 0.023 0.023 0.023;
    VALUE : WORST 0.031 0.031 0.031 0.031;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.023 0.023 0.023 0.023;
    VALUE : WORST 0.031 0.031 0.031 0.031;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.023 0.023 0.023 0.023;
    VALUE : WORST 0.031 0.031 0.031 0.031;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.023 0.023 0.023 0.023;
    VALUE : WORST 0.031 0.031 0.031 0.031;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.023 0.023 0.023 0.023;
    VALUE : WORST 0.031 0.031 0.031 0.031;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressStallA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressStallA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ReA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ReA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.048 -0.048;
    VALUE : WORST -0.064 -0.064 -0.064 -0.064;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.288 0.288 0.288 0.288;
    VALUE : WORST 0.384 0.384 0.384 0.384;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressStallB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressStallB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ReB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ReB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressStallB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressStallB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ReB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ReB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressStallB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressStallB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ReB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ReB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.048 -0.048;
    VALUE : WORST -0.064 -0.064 -0.064 -0.064;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.288 0.288 0.288 0.288;
    VALUE : WORST 0.384 0.384 0.384 0.384;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.048 -0.048;
    VALUE : WORST -0.064 -0.064 -0.064 -0.064;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.288 0.288 0.288 0.288;
    VALUE : WORST 0.384 0.384 0.384 0.384;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.048 -0.048;
    VALUE : WORST -0.064 -0.064 -0.064 -0.064;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.288 0.288 0.288 0.288;
    VALUE : WORST 0.384 0.384 0.384 0.384;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.048 -0.048;
    VALUE : WORST -0.064 -0.064 -0.064 -0.064;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.288 0.288 0.288 0.288;
    VALUE : WORST 0.384 0.384 0.384 0.384;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressStallB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressStallB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ReB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ReB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressStallB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressStallB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ReB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ReB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : DataInB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.048 -0.048;
    VALUE : WORST -0.064 -0.064 -0.064 -0.064;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : DataInB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.288 0.288 0.288 0.288;
    VALUE : WORST 0.384 0.384 0.384 0.384;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : WeB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : WeB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ByteEnB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ByteEnB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.754 0.754 0.754 0.754;
    VALUE : WORST 1.006 1.006 1.006 1.006;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.754 0.754 0.754 0.754;
    VALUE : WORST 1.006 1.006 1.006 1.006;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.754 0.754 0.754 0.754;
    VALUE : WORST 1.006 1.006 1.006 1.006;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.754 0.754 0.754 0.754;
    VALUE : WORST 1.006 1.006 1.006 1.006;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.754 0.754 0.754 0.754;
    VALUE : WORST 1.006 1.006 1.006 1.006;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b1;
    END_CONFIG
    VALUE : BEST 0.754 0.754 0.754 0.754;
    VALUE : WORST 1.006 1.006 1.006 1.006;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'bx0000;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'bx0000;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_mult
// SLICE_INFO
  //TYPE : MULT;
  CONFIG
    MULT_MODE : 1'bx;
    PORTA_INREG0 : 1'bx;
    PORTA_INREG1 : 1'bx;
    PORTB_INREG0 : 1'bx;
    PORTB_INREG1 : 1'bx;
    SIGNA_REG : 1'bx;
    SIGNB_REG : 1'bx;
    OUTREG0 : 1'bx;
    OUTREG1 : 1'bx;
    ClkCFG : 2'bx;
  END_CONFIG
  PIN DataInA0
    //TYPE : MULT_DATAINA0;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataInA1
    //TYPE : MULT_DATAINA1;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataInB0
    //TYPE : MULT_DATAINB0;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataInB1
    //TYPE : MULT_DATAINB1;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN SignA
    //TYPE : MULT_SIGNA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN SignB
    //TYPE : MULT_SIGNB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Clk
    //TYPE : MULT_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ClkEn
    //TYPE : MULT_CLKEN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AsyncReset
    //TYPE : MULT_ASYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN DataOut0
    //TYPE : MULT_DATAOUT0;
    //SIZE : 18;
    //DIR  : output;
  END_PIN
  PIN DataOut1
    //TYPE : MULT_DATAOUT1;
    //SIZE : 18;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_multm
// SLICE_INFO
  //TYPE : MULTM;
  CONFIG
    MULT_MODE : 2'bx;
    PORTA_ASYNC : 1'bx;
    PORTB_ASYNC : 1'bx;
    PORTW_ASYNC : 1'bx;
    SIGNA_ASYNC : 1'bx;
    SIGNB_ASYNC : 1'bx;
    SIGNW_ASYNC : 1'bx;
    ADDSUB0_ASYNC : 1'bx;
    ADDSUB1_ASYNC : 1'bx;
    OPMODE_ASYNC : 1'bx;
    MULTA_ASYNC : 1'bx;
    MULTB_ASYNC : 1'bx;
    ACCUA_ASYNC : 1'bx;
    ACCUB_ASYNC : 1'bx;
    OUT0_ASYNC : 1'bx;
    OUT1_ASYNC : 1'bx;
    PORTA0_CLK : 2'bx;
    PORTA1_CLK : 2'bx;
    PORTB0_CLK : 2'bx;
    PORTB1_CLK : 2'bx;
    PORTW0_CLK : 2'bx;
    PORTW1_CLK : 2'bx;
    SIGNA_CLK : 2'bx;
    SIGNB_CLK : 2'bx;
    SIGNW_CLK : 2'bx;
    ADDSUB0_CLK : 2'bx;
    ADDSUB1_CLK : 2'bx;
    OPMODE_CLK : 2'bx;
    MULTA_CLK : 2'bx;
    MULTB_CLK : 2'bx;
    ACCUA_CLK : 2'bx;
    ACCUB_CLK : 2'bx;
    OUT0_CLK : 2'bx;
    OUT1_CLK : 2'bx;
    Clk0CFG : 2'bx;
    Clk1CFG : 2'bx;
  END_CONFIG
  PIN DataInA0
    //TYPE : MULTM_DATAINA0;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataInA1
    //TYPE : MULTM_DATAINA1;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataInB0
    //TYPE : MULTM_DATAINB0;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataInB1
    //TYPE : MULTM_DATAINB1;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataInW0
    //TYPE : MULTM_DATAINW0;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataInW1
    //TYPE : MULTM_DATAINW1;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN OpMode
    //TYPE : MULTM_OPMODE;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN OutMode
    //TYPE : MULTM_OUTMODE;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN SignA
    //TYPE : MULTM_SIGNA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN SignB
    //TYPE : MULTM_SIGNB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN SignW
    //TYPE : MULTM_SIGNW;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN InModeA
    //TYPE : MULTM_INMODEA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN InModeB
    //TYPE : MULTM_INMODEB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN InModeW
    //TYPE : MULTM_INMODEW;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AddSub0
    //TYPE : MULTM_ADDSUB0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AddSub1
    //TYPE : MULTM_ADDSUB1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Clk0
    //TYPE : MULTM_CLK0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ClkEn0
    //TYPE : MULTM_CLKEN0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AsyncReset0
    //TYPE : MULTM_ASYNCRESET0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Clk1
    //TYPE : MULTM_CLK1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ClkEn1
    //TYPE : MULTM_CLKEN1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AsyncReset1
    //TYPE : MULTM_ASYNCRESET1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN DataOut0
    //TYPE : MULTM_DATAOUT0;
    //SIZE : 18;
    //DIR  : output;
  END_PIN
  PIN DataOut1
    //TYPE : MULTM_DATAOUT1;
    //SIZE : 18;
    //DIR  : output;
  END_PIN
  PIN DataCinA0
    //TYPE : MULTM_DATACINA0;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataCinA1
    //TYPE : MULTM_DATACINA1;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataCinB0
    //TYPE : MULTM_DATACINB0;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataCinB1
    //TYPE : MULTM_DATACINB1;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataCinW0
    //TYPE : MULTM_DATACINW0;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataCinW1
    //TYPE : MULTM_DATACINW1;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataCoutA0
    //TYPE : MULTM_DATACOUTA0;
    //SIZE : 9;
    //DIR  : output;
  END_PIN
  PIN DataCoutA1
    //TYPE : MULTM_DATACOUTA1;
    //SIZE : 9;
    //DIR  : output;
  END_PIN
  PIN DataCoutB0
    //TYPE : MULTM_DATACOUTB0;
    //SIZE : 9;
    //DIR  : output;
  END_PIN
  PIN DataCoutB1
    //TYPE : MULTM_DATACOUTB1;
    //SIZE : 9;
    //DIR  : output;
  END_PIN
  PIN DataCoutW0
    //TYPE : MULTM_DATACOUTW0;
    //SIZE : 9;
    //DIR  : output;
  END_PIN
  PIN DataCoutW1
    //TYPE : MULTM_DATACOUTW1;
    //SIZE : 9;
    //DIR  : output;
  END_PIN
  PIN DataOutCin0
    //TYPE : MULTM_DATAOUTCIN0;
    //SIZE : 36;
    //DIR  : input;
  END_PIN
  PIN DataOutCin1
    //TYPE : MULTM_DATAOUTCIN1;
    //SIZE : 36;
    //DIR  : input;
  END_PIN
  PIN DataOutCout0
    //TYPE : MULTM_DATAOUTCOUT0;
    //SIZE : 36;
    //DIR  : output;
  END_PIN
  PIN DataOutCout1
    //TYPE : MULTM_DATAOUTCOUT1;
    //SIZE : 36;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_i2c
// SLICE_INFO
  //TYPE : I2C;
  CONFIG
    SLOT_ID : 4'bx;
    ClkCFG : 2'bx;
  END_CONFIG
  PIN Clk
    //TYPE : I2C_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Rst
    //TYPE : I2C_RST;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Strobe
    //TYPE : I2C_STROBE;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WrRdn
    //TYPE : I2C_WRRDN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Address
    //TYPE : I2C_ADDRESS;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN DataIn
    //TYPE : I2C_DATAIN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN Scli
    //TYPE : I2C_SCLI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Sdai
    //TYPE : I2C_SDAI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Ack
    //TYPE : I2C_ACK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Irq
    //TYPE : I2C_IRQ;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Wakeup
    //TYPE : I2C_WAKEUP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Sclo
    //TYPE : I2C_SCLO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Sdao
    //TYPE : I2C_SDAO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN DataOut
    //TYPE : I2C_DATAOUT;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_spi
// SLICE_INFO
  //TYPE : SPI;
  CONFIG
    SLOT_ID : 4'bx;
    ClkCFG : 2'bx;
  END_CONFIG
  PIN Clk
    //TYPE : SPI_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Rst
    //TYPE : SPI_RST;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Strobe
    //TYPE : SPI_STROBE;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WrRdn
    //TYPE : SPI_WRRDN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Address
    //TYPE : SPI_ADDRESS;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN DataIn
    //TYPE : SPI_DATAIN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN Mi
    //TYPE : SPI_MI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Si
    //TYPE : SPI_SI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Scki
    //TYPE : SPI_SCKI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Csi
    //TYPE : SPI_CSI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Ack
    //TYPE : SPI_ACK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Irq
    //TYPE : SPI_IRQ;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Wakeup
    //TYPE : SPI_WAKEUP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN DataOut
    //TYPE : SPI_DATAOUT;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN So
    //TYPE : SPI_SO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Soe
    //TYPE : SPI_SOE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Mo
    //TYPE : SPI_MO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Moe
    //TYPE : SPI_MOE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Scko
    //TYPE : SPI_SCKO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Sckoe
    //TYPE : SPI_SCKOE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Cso
    //TYPE : SPI_CSO;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
  PIN Csoe
    //TYPE : SPI_CSOE;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_gclksel
// SLICE_INFO
  //TYPE : GCLKSEL;
  CONFIG
  END_CONFIG
  PIN clkin
    //TYPE : GCLKSEL_CLKIN;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN select
    //TYPE : GCLKSEL_SELECT;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN clkout
    //TYPE : GCLKSEL_CLKOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_gclkgen
// SLICE_INFO
  //TYPE : GCLKGEN;
  CONFIG
    CFG_ENA_REG_MODE : 1'bx;
  END_CONFIG
  PIN clkin
    //TYPE : GCLKGEN_CLKIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ena
    //TYPE : GCLKGEN_ENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout
    //TYPE : GCLKGEN_CLKOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.087 0.087 0.098 0.098;
    VALUE : WORST 0.113 0.113 0.127 0.127;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : clkin; TO : ena; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.047 0.047 0.044 0.044;
    VALUE : WORST 0.052 0.052 0.046 0.046;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : clkin; TO : ena; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.046 -0.046 -0.043 -0.043;
    VALUE : WORST -0.051 -0.051 -0.045 -0.045;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_gclkgen0
// SLICE_INFO
  //TYPE : GCLKGEN0;
  CONFIG
  END_CONFIG
  PIN clkin
    //TYPE : GCLKGEN0_CLKIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ena
    //TYPE : GCLKGEN0_ENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout
    //TYPE : GCLKGEN0_CLKOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_gclkgen2
// SLICE_INFO
  //TYPE : GCLKGEN2;
  CONFIG
  END_CONFIG
  PIN clkin
    //TYPE : GCLKGEN2_CLKIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ena
    //TYPE : GCLKGEN2_ENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN mode
    //TYPE : GCLKGEN2_MODE;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout
    //TYPE : GCLKGEN2_CLKOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_dpclkdel
// SLICE_INFO
  //TYPE : DPCLKDEL;
  CONFIG
    DPCLK_DELAY : 4'bx;
  END_CONFIG
  PIN clkin
    //TYPE : DPCLKDEL_CLKIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout
    //TYPE : DPCLKDEL_CLKOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_gclksw
// SLICE_INFO
  //TYPE : GCLKSW;
  CONFIG
  END_CONFIG
  PIN resetn
    //TYPE : GCLKSW_RESETN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkin0
    //TYPE : GCLKSW_CLKIN0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkin1
    //TYPE : GCLKSW_CLKIN1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkin2
    //TYPE : GCLKSW_CLKIN2;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkin3
    //TYPE : GCLKSW_CLKIN3;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN select
    //TYPE : GCLKSW_SELECT;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN clkout
    //TYPE : GCLKSW_CLKOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : clkin0; TO : clkout; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.316 0.316 0.342 0.342;
    VALUE : WORST 0.402 0.402 0.436 0.436;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin1; TO : clkout; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.316 0.316 0.342 0.342;
    VALUE : WORST 0.402 0.402 0.436 0.436;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin2; TO : clkout; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.316 0.316 0.342 0.342;
    VALUE : WORST 0.402 0.402 0.436 0.436;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin3; TO : clkout; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.316 0.316 0.342 0.342;
    VALUE : WORST 0.402 0.402 0.436 0.436;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_adc
// SLICE_INFO
  //TYPE : ADC;
  CONFIG
    sclkCFG : 2'bx;
  END_CONFIG
  PIN enb
    //TYPE : ADC_ENB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN sclk
    //TYPE : ADC_SCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN insel
    //TYPE : ADC_INSEL;
    //SIZE : 5;
    //DIR  : input;
  END_PIN
  PIN stop
    //TYPE : ADC_STOP;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN db
    //TYPE : ADC_DB;
    //SIZE : 12;
    //DIR  : output;
  END_PIN
  PIN eoc
    //TYPE : ADC_EOC;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_dac
// SLICE_INFO
  //TYPE : DAC;
  CONFIG
  END_CONFIG
  PIN enb
    //TYPE : DAC_ENB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN bufenb
    //TYPE : DAC_BUFENB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN din
    //TYPE : DAC_DIN;
    //SIZE : 10;
    //DIR  : input;
  END_PIN
  PIN stop
    //TYPE : DAC_STOP;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_cmp
// SLICE_INFO
  //TYPE : CMP;
  CONFIG
  END_CONFIG
  PIN enb1
    //TYPE : CMP_ENB1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN enb2
    //TYPE : CMP_ENB2;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN imsel1
    //TYPE : CMP_IMSEL1;
    //SIZE : 3;
    //DIR  : input;
  END_PIN
  PIN imsel2
    //TYPE : CMP_IMSEL2;
    //SIZE : 3;
    //DIR  : input;
  END_PIN
  PIN ipsel1
    //TYPE : CMP_IPSEL1;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN ipsel2
    //TYPE : CMP_IPSEL2;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN hyst1
    //TYPE : CMP_HYST1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN hyst2
    //TYPE : CMP_HYST2;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN mode1
    //TYPE : CMP_MODE1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN mode2
    //TYPE : CMP_MODE2;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN stop
    //TYPE : CMP_STOP;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN out1
    //TYPE : CMP_OUT1;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN out2
    //TYPE : CMP_OUT2;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_mipi_rx2
// SLICE_INFO
  //TYPE : MIPI_RX2;
  CONFIG
    LPSRC : 2'bx;
    HSRX_CUA : 2'bx;
    DLY_CK : 3'bx;
    DLY_DA0 : 3'bx;
    DLY_DA1 : 3'bx;
  END_CONFIG
  PIN RX_HS_ENB
    //TYPE : MIPI_RX2_RX_HS_ENB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN RX_HS_TERMENB
    //TYPE : MIPI_RX2_RX_HS_TERMENB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN TX_LP_ENB
    //TYPE : MIPI_RX2_TX_LP_ENB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN RX_PD
    //TYPE : MIPI_RX2_RX_PD;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN TX_PD
    //TYPE : MIPI_RX2_TX_PD;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN TX_LP_DAP
    //TYPE : MIPI_RX2_TX_LP_DAP;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN TX_LP_DAN
    //TYPE : MIPI_RX2_TX_LP_DAN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN LP_CD_P
    //TYPE : MIPI_RX2_LP_CD_P;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN LP_CD_N
    //TYPE : MIPI_RX2_LP_CD_N;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN RX_LP_CKDP
    //TYPE : MIPI_RX2_RX_LP_CKDP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN RX_LP_CKDN
    //TYPE : MIPI_RX2_RX_LP_CKDN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN RX_LP_DA0CLK
    //TYPE : MIPI_RX2_RX_LP_DA0CLK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN RX_LP_DA0DP
    //TYPE : MIPI_RX2_RX_LP_DA0DP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN RX_LP_DA0DN
    //TYPE : MIPI_RX2_RX_LP_DA0DN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN RX_HS_DA0CLKDIV4
    //TYPE : MIPI_RX2_RX_HS_DA0CLKDIV4;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN RX_HS_DA1CLKDIV4
    //TYPE : MIPI_RX2_RX_HS_DA1CLKDIV4;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN RX_LP_DA1CLK
    //TYPE : MIPI_RX2_RX_LP_DA1CLK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN RX_LP_DA1DP
    //TYPE : MIPI_RX2_RX_LP_DA1DP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN RX_LP_DA1DN
    //TYPE : MIPI_RX2_RX_LP_DA1DN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN RX_HS_DA0
    //TYPE : MIPI_RX2_RX_HS_DA0;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN RX_HS_DA1
    //TYPE : MIPI_RX2_RX_HS_DA1;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_mipi_tx2
// SLICE_INFO
  //TYPE : MIPI_TX2;
  CONFIG
    TX_VREF : 3'bx;
    LPSRC : 2'bx;
    RPU : 2'bx;
    RPD : 2'bx;
    DLY_CKCLK : 3'bx;
    DLY_DACLK : 3'bx;
  END_CONFIG
  PIN TX_HS_ENB
    //TYPE : MIPI_TX2_TX_HS_ENB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN TX_LP_ENB
    //TYPE : MIPI_TX2_TX_LP_ENB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN TX_PD
    //TYPE : MIPI_TX2_TX_PD;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN RX_PD
    //TYPE : MIPI_TX2_RX_PD;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN TX_HS_CKCLK
    //TYPE : MIPI_TX2_TX_HS_CKCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN TX_HS_DACLK
    //TYPE : MIPI_TX2_TX_HS_DACLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN TX_HS_DACLKDIV4
    //TYPE : MIPI_TX2_TX_HS_DACLKDIV4;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN TX_LP_DCKP
    //TYPE : MIPI_TX2_TX_LP_DCKP;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN TX_LP_DCKN
    //TYPE : MIPI_TX2_TX_LP_DCKN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN TX_LP_DA0P
    //TYPE : MIPI_TX2_TX_LP_DA0P;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN TX_LP_DA0N
    //TYPE : MIPI_TX2_TX_LP_DA0N;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN TX_LP_DA1P
    //TYPE : MIPI_TX2_TX_LP_DA1P;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN TX_LP_DA1N
    //TYPE : MIPI_TX2_TX_LP_DA1N;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN TX_HS_DCK
    //TYPE : MIPI_TX2_TX_HS_DCK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN TX_HS_DA0
    //TYPE : MIPI_TX2_TX_HS_DA0;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN TX_HS_DA1
    //TYPE : MIPI_TX2_TX_HS_DA1;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN LP_CD_P
    //TYPE : MIPI_TX2_LP_CD_P;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN LP_CD_N
    //TYPE : MIPI_TX2_LP_CD_N;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN RX_LP_DA0CLK
    //TYPE : MIPI_TX2_RX_LP_DA0CLK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN RX_LP_DA0DP
    //TYPE : MIPI_TX2_RX_LP_DA0DP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN RX_LP_DA0DN
    //TYPE : MIPI_TX2_RX_LP_DA0DN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_ufm
// SLICE_INFO
  //TYPE : UFM;
  CONFIG
  END_CONFIG
  PIN i_ufm_set
    //TYPE : UFM_I_UFM_SET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_program
    //TYPE : UFM_I_PROGRAM;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_erase
    //TYPE : UFM_I_ERASE;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_osc_ena
    //TYPE : UFM_I_OSC_ENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_arclk
    //TYPE : UFM_I_ARCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_arshift
    //TYPE : UFM_I_ARSHIFT;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_ardin
    //TYPE : UFM_I_ARDIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_drdin
    //TYPE : UFM_I_DRDIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_drclk
    //TYPE : UFM_I_DRCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_drshift
    //TYPE : UFM_I_DRSHIFT;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_tdo_u
    //TYPE : UFM_I_TDO_U;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN o_tdi_u
    //TYPE : UFM_O_TDI_U;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_tms_u
    //TYPE : UFM_O_TMS_U;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_tck_u
    //TYPE : UFM_O_TCK_U;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_shift_u
    //TYPE : UFM_O_SHIFT_U;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_update_u
    //TYPE : UFM_O_UPDATE_U;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_runidle_u
    //TYPE : UFM_O_RUNIDLE_U;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_rtp_busy
    //TYPE : UFM_O_RTP_BUSY;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_ufm_busy
    //TYPE : UFM_O_UFM_BUSY;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_osc
    //TYPE : UFM_O_OSC;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_drdout
    //TYPE : UFM_O_DRDOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_user1_valid
    //TYPE : UFM_O_USER1_VALID;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_user0_valid
    //TYPE : UFM_O_USER0_VALID;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_ufms
// SLICE_INFO
  //TYPE : UFMS;
  CONFIG
  END_CONFIG
  PIN i_ufm_set
    //TYPE : UFMS_I_UFM_SET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_osc_ena
    //TYPE : UFMS_I_OSC_ENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_ufm_flash_csn
    //TYPE : UFMS_I_UFM_FLASH_CSN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_ufm_flash_sclk
    //TYPE : UFMS_I_UFM_FLASH_SCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_ufm_flash_sdi
    //TYPE : UFMS_I_UFM_FLASH_SDI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN o_osc
    //TYPE : UFMS_O_OSC;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_ufm_flash_sdo
    //TYPE : UFMS_O_UFM_FLASH_SDO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_boot
// SLICE_INFO
  //TYPE : BOOT;
  CONFIG
  END_CONFIG
  PIN i_boot
    //TYPE : BOOT_I_BOOT;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN im_vector_sel
    //TYPE : BOOT_IM_VECTOR_SEL;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN i_osc_enb
    //TYPE : BOOT_I_OSC_ENB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN o_osc
    //TYPE : BOOT_O_OSC;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_osc
// SLICE_INFO
  //TYPE : OSC;
  CONFIG
  END_CONFIG
  PIN i_osc_enb
    //TYPE : OSC_I_OSC_ENB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN o_osc
    //TYPE : OSC_O_OSC;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_remote
// SLICE_INFO
  //TYPE : REMOTE;
  CONFIG
  END_CONFIG
  PIN clk
    //TYPE : REMOTE_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN shift
    //TYPE : REMOTE_SHIFT;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN update
    //TYPE : REMOTE_UPDATE;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN din
    //TYPE : REMOTE_DIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN reconfig
    //TYPE : REMOTE_RECONFIG;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN dout
    //TYPE : REMOTE_DOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_ufml
// SLICE_INFO
  //TYPE : UFML;
  CONFIG
  END_CONFIG
  PIN ufm_csn
    //TYPE : UFML_UFM_CSN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ufm_sck
    //TYPE : UFML_UFM_SCK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ufm_sdi
    //TYPE : UFML_UFM_SDI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ufm_sdo
    //TYPE : UFML_UFM_SDO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_irda
// SLICE_INFO
  //TYPE : IRDA;
  CONFIG
    CFG_IRIP_EN : 1'b0;
    CLK_SEL_SYS : 1'b0;
    CLK_DIV_CMP_SYS : 3'b0;
    CLK_DIV_SYS : 3'b0;
    PU_HYSTER_SYS : 1'b0;
    REG_BYPASS_SYS : 1'b0;
    OUTPUT_SEL_SYS : 1'b0;
    CAL_READY_REG_SYS : 1'b0;
    CAL_READY_DR_SYS : 1'b0;
    CAL_TIME_SYS : 2'b0;
    CAL_DELAY_SYS : 2'b0;
    CAL_SPEED_SYS : 2'b0;
    DC_ACC_GAIN_SYS : 3'b0;
    BYPASS_DC_CALC_SYS : 1'b0;
    DC_TIME_SEL_SYS : 3'b0;
    REG_VBIT_SYS : 2'b0;
    RX_CAL_BIT_SYS : 8'b0;
    RX_CAL_BIT_DR_SYS : 1'b0;
    RX_DC_POLARITY_SYS : 1'b0;
    RX_CAL_POLARITY_SYS : 1'b0;
    DC_GAIN_SYS : 5'b0;
    DAC_GAIN_SYS : 2'b0;
    DAC_RANGE_SYS : 2'b0;
    PGA_CAP_BIT_SYS : 4'b0;
    PGA_CAP_EN_SYS : 1'b0;
    PGA_CAL_MODE_SYS : 1'b0;
    PGA_GAIN2_SYS : 2'b0;
    PGA_GAIN_SYS : 3'b0;
    DIFF_EN_SYS : 1'b0;
    TIA_GAIN_SYS : 2'b0;
    BG_SEL_SYS : 1'b0;
  END_CONFIG
  PIN ir_clk
    //TYPE : IRDA_IR_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ir_reset
    //TYPE : IRDA_IR_RESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN cal_en
    //TYPE : IRDA_CAL_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN pu_ivref
    //TYPE : IRDA_PU_IVREF;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN pu_pga
    //TYPE : IRDA_PU_PGA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN pu_dac
    //TYPE : IRDA_PU_DAC;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN tia_reset
    //TYPE : IRDA_TIA_RESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN vip
    //TYPE : IRDA_VIP;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN vin
    //TYPE : IRDA_VIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN irx_data
    //TYPE : IRDA_IRX_DATA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN cal_ready
    //TYPE : IRDA_CAL_READY;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN dac_cal_reg
    //TYPE : IRDA_DAC_CAL_REG;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_mcu
// SLICE_INFO
  //TYPE : MCU;
  CONFIG
    FLASH_BIAS : 24'b0;
    CLKCFG : 2'bx;
  END_CONFIG
  PIN CLK
    //TYPE : MCU_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN JTCK
    //TYPE : MCU_JTCK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN POR_n
    //TYPE : MCU_POR_N;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN EXT_CPU_RST_n
    //TYPE : MCU_EXT_CPU_RST_N;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN JTRST_n
    //TYPE : MCU_JTRST_N;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN UART_RXD
    //TYPE : MCU_UART_RXD;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN UART_CTS_n
    //TYPE : MCU_UART_CTS_N;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN JTDI
    //TYPE : MCU_JTDI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN JTMS
    //TYPE : MCU_JTMS;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN EXT_RAM_EN
    //TYPE : MCU_EXT_RAM_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN EXT_RAM_WR
    //TYPE : MCU_EXT_RAM_WR;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN EXT_RAM_ADDR
    //TYPE : MCU_EXT_RAM_ADDR;
    //SIZE : 14;
    //DIR  : input;
  END_PIN
  PIN EXT_RAM_BYTE_EN
    //TYPE : MCU_EXT_RAM_BYTE_EN;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN EXT_RAM_WDATA
    //TYPE : MCU_EXT_RAM_WDATA;
    //SIZE : 32;
    //DIR  : input;
  END_PIN
  PIN HRESP_EXT
    //TYPE : MCU_HRESP_EXT;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN HREADY_OUT_EXT
    //TYPE : MCU_HREADY_OUT_EXT;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN HRDATA_EXT
    //TYPE : MCU_HRDATA_EXT;
    //SIZE : 32;
    //DIR  : input;
  END_PIN
  PIN HTRANS_EXT
    //TYPE : MCU_HTRANS_EXT;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN HADDR_EXT
    //TYPE : MCU_HADDR_EXT;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN HWRITE_EXT
    //TYPE : MCU_HWRITE_EXT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN HSEL_EXT
    //TYPE : MCU_HSEL_EXT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN HWDATA_EXT
    //TYPE : MCU_HWDATA_EXT;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN HSIZE_EXT
    //TYPE : MCU_HSIZE_EXT;
    //SIZE : 3;
    //DIR  : output;
  END_PIN
  PIN HREADY_IN_EXT
    //TYPE : MCU_HREADY_IN_EXT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_SCK
    //TYPE : MCU_FLASH_SCK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_CS_n
    //TYPE : MCU_FLASH_CS_N;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN UART_TXD
    //TYPE : MCU_UART_TXD;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN UART_RTS_n
    //TYPE : MCU_UART_RTS_N;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN JTDO
    //TYPE : MCU_JTDO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN EXT_RAM_RDATA
    //TYPE : MCU_EXT_RAM_RDATA;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN FLASH_IO0_SI
    //TYPE : MCU_FLASH_IO0_SI;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_IO1_SO
    //TYPE : MCU_FLASH_IO1_SO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_IO2_WPn
    //TYPE : MCU_FLASH_IO2_WPN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_IO3_HOLDn
    //TYPE : MCU_FLASH_IO3_HOLDN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_IO0_SI_i
    //TYPE : MCU_FLASH_IO0_SI_I;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN FLASH_IO1_SO_i
    //TYPE : MCU_FLASH_IO1_SO_I;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN FLASH_IO2_WPn_i
    //TYPE : MCU_FLASH_IO2_WPN_I;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN FLASH_IO3_HOLDn_i
    //TYPE : MCU_FLASH_IO3_HOLDN_I;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN FLASH_SI_OE
    //TYPE : MCU_FLASH_SI_OE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_SO_OE
    //TYPE : MCU_FLASH_SO_OE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN WPn_IO2_OE
    //TYPE : MCU_WPN_IO2_OE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN HOLDn_IO3_OE
    //TYPE : MCU_HOLDN_IO3_OE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN GPIO0_I
    //TYPE : MCU_GPIO0_I;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN GPIO1_I
    //TYPE : MCU_GPIO1_I;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN GPIO2_I
    //TYPE : MCU_GPIO2_I;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN GPIO0_O
    //TYPE : MCU_GPIO0_O;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN GPIO1_O
    //TYPE : MCU_GPIO1_O;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN GPIO2_O
    //TYPE : MCU_GPIO2_O;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN nGPEN0
    //TYPE : MCU_NGPEN0;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN nGPEN1
    //TYPE : MCU_NGPEN1;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN nGPEN2
    //TYPE : MCU_NGPEN2;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_mcu_m3
// SLICE_INFO
  //TYPE : MCU_M3;
  CONFIG
    FLASH_BIAS : 24'b0;
    CLK_FREQ : 8'b0;
    BOOT_DELAY : 1'b0;
    CLKCFG : 2'bx;
  END_CONFIG
  PIN CLK
    //TYPE : MCU_M3_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN JTCK
    //TYPE : MCU_M3_JTCK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN POR_n
    //TYPE : MCU_M3_POR_N;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN EXT_CPU_RST_n
    //TYPE : MCU_M3_EXT_CPU_RST_N;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN JTRST_n
    //TYPE : MCU_M3_JTRST_N;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN UART_RXD
    //TYPE : MCU_M3_UART_RXD;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN UART_CTS_n
    //TYPE : MCU_M3_UART_CTS_N;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN JTDI
    //TYPE : MCU_M3_JTDI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN JTMS
    //TYPE : MCU_M3_JTMS;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN SWDO
    //TYPE : MCU_M3_SWDO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN SWDOEN
    //TYPE : MCU_M3_SWDOEN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN EXT_RAM_EN
    //TYPE : MCU_M3_EXT_RAM_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN EXT_RAM_WR
    //TYPE : MCU_M3_EXT_RAM_WR;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN EXT_RAM_ADDR
    //TYPE : MCU_M3_EXT_RAM_ADDR;
    //SIZE : 15;
    //DIR  : input;
  END_PIN
  PIN EXT_RAM_BYTE_EN
    //TYPE : MCU_M3_EXT_RAM_BYTE_EN;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN EXT_RAM_WDATA
    //TYPE : MCU_M3_EXT_RAM_WDATA;
    //SIZE : 32;
    //DIR  : input;
  END_PIN
  PIN HRESP_EXT
    //TYPE : MCU_M3_HRESP_EXT;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN HREADY_OUT_EXT
    //TYPE : MCU_M3_HREADY_OUT_EXT;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN HRDATA_EXT
    //TYPE : MCU_M3_HRDATA_EXT;
    //SIZE : 32;
    //DIR  : input;
  END_PIN
  PIN HTRANS_EXT
    //TYPE : MCU_M3_HTRANS_EXT;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN HADDR_EXT
    //TYPE : MCU_M3_HADDR_EXT;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN HWRITE_EXT
    //TYPE : MCU_M3_HWRITE_EXT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN HSEL_EXT
    //TYPE : MCU_M3_HSEL_EXT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN HWDATA_EXT
    //TYPE : MCU_M3_HWDATA_EXT;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN HSIZE_EXT
    //TYPE : MCU_M3_HSIZE_EXT;
    //SIZE : 3;
    //DIR  : output;
  END_PIN
  PIN HREADY_IN_EXT
    //TYPE : MCU_M3_HREADY_IN_EXT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN HRESP_EXTM
    //TYPE : MCU_M3_HRESP_EXTM;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN HREADY_OUT_EXTM
    //TYPE : MCU_M3_HREADY_OUT_EXTM;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN HRDATA_EXTM
    //TYPE : MCU_M3_HRDATA_EXTM;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN HTRANS_EXTM
    //TYPE : MCU_M3_HTRANS_EXTM;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN HADDR_EXTM
    //TYPE : MCU_M3_HADDR_EXTM;
    //SIZE : 32;
    //DIR  : input;
  END_PIN
  PIN HWRITE_EXTM
    //TYPE : MCU_M3_HWRITE_EXTM;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN HSEL_EXTM
    //TYPE : MCU_M3_HSEL_EXTM;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN HWDATA_EXTM
    //TYPE : MCU_M3_HWDATA_EXTM;
    //SIZE : 32;
    //DIR  : input;
  END_PIN
  PIN HSIZE_EXTM
    //TYPE : MCU_M3_HSIZE_EXTM;
    //SIZE : 3;
    //DIR  : input;
  END_PIN
  PIN HREADY_IN_EXTM
    //TYPE : MCU_M3_HREADY_IN_EXTM;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN HBURSTM
    //TYPE : MCU_M3_HBURSTM;
    //SIZE : 3;
    //DIR  : input;
  END_PIN
  PIN HPROTM
    //TYPE : MCU_M3_HPROTM;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN FLASH_SCK
    //TYPE : MCU_M3_FLASH_SCK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_CS_n
    //TYPE : MCU_M3_FLASH_CS_N;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN UART_TXD
    //TYPE : MCU_M3_UART_TXD;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN UART_RTS_n
    //TYPE : MCU_M3_UART_RTS_N;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN JTDO
    //TYPE : MCU_M3_JTDO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN EXT_RAM_RDATA
    //TYPE : MCU_M3_EXT_RAM_RDATA;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN FLASH_IO0_SI
    //TYPE : MCU_M3_FLASH_IO0_SI;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_IO1_SO
    //TYPE : MCU_M3_FLASH_IO1_SO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_IO2_WPn
    //TYPE : MCU_M3_FLASH_IO2_WPN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_IO3_HOLDn
    //TYPE : MCU_M3_FLASH_IO3_HOLDN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_IO0_SI_i
    //TYPE : MCU_M3_FLASH_IO0_SI_I;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN FLASH_IO1_SO_i
    //TYPE : MCU_M3_FLASH_IO1_SO_I;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN FLASH_IO2_WPn_i
    //TYPE : MCU_M3_FLASH_IO2_WPN_I;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN FLASH_IO3_HOLDn_i
    //TYPE : MCU_M3_FLASH_IO3_HOLDN_I;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN FLASH_SI_OE
    //TYPE : MCU_M3_FLASH_SI_OE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_SO_OE
    //TYPE : MCU_M3_FLASH_SO_OE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN WPn_IO2_OE
    //TYPE : MCU_M3_WPN_IO2_OE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN HOLDn_IO3_OE
    //TYPE : MCU_M3_HOLDN_IO3_OE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN GPIO0_I
    //TYPE : MCU_M3_GPIO0_I;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN GPIO1_I
    //TYPE : MCU_M3_GPIO1_I;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN GPIO2_I
    //TYPE : MCU_M3_GPIO2_I;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN GPIO0_O
    //TYPE : MCU_M3_GPIO0_O;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN GPIO1_O
    //TYPE : MCU_M3_GPIO1_O;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN GPIO2_O
    //TYPE : MCU_M3_GPIO2_O;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN nGPEN0
    //TYPE : MCU_M3_NGPEN0;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN nGPEN1
    //TYPE : MCU_M3_NGPEN1;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN nGPEN2
    //TYPE : MCU_M3_NGPEN2;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_rv32
// SLICE_INFO
  //TYPE : RV32;
  CONFIG
  END_CONFIG
  PIN mem_ahb_hready
    //TYPE : RV32_MEM_AHB_HREADY;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN mem_ahb_hreadyout
    //TYPE : RV32_MEM_AHB_HREADYOUT;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN mem_ahb_htrans
    //TYPE : RV32_MEM_AHB_HTRANS;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN mem_ahb_hsize
    //TYPE : RV32_MEM_AHB_HSIZE;
    //SIZE : 3;
    //DIR  : output;
  END_PIN
  PIN mem_ahb_hburst
    //TYPE : RV32_MEM_AHB_HBURST;
    //SIZE : 3;
    //DIR  : output;
  END_PIN
  PIN mem_ahb_hwrite
    //TYPE : RV32_MEM_AHB_HWRITE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN mem_ahb_haddr
    //TYPE : RV32_MEM_AHB_HADDR;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN mem_ahb_hwdata
    //TYPE : RV32_MEM_AHB_HWDATA;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN mem_ahb_hresp
    //TYPE : RV32_MEM_AHB_HRESP;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN mem_ahb_hrdata
    //TYPE : RV32_MEM_AHB_HRDATA;
    //SIZE : 32;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_hsel
    //TYPE : RV32_SLAVE_AHB_HSEL;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_hready
    //TYPE : RV32_SLAVE_AHB_HREADY;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_hreadyout
    //TYPE : RV32_SLAVE_AHB_HREADYOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN slave_ahb_htrans
    //TYPE : RV32_SLAVE_AHB_HTRANS;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_hsize
    //TYPE : RV32_SLAVE_AHB_HSIZE;
    //SIZE : 3;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_hburst
    //TYPE : RV32_SLAVE_AHB_HBURST;
    //SIZE : 3;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_hwrite
    //TYPE : RV32_SLAVE_AHB_HWRITE;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_haddr
    //TYPE : RV32_SLAVE_AHB_HADDR;
    //SIZE : 32;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_hwdata
    //TYPE : RV32_SLAVE_AHB_HWDATA;
    //SIZE : 32;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_hresp
    //TYPE : RV32_SLAVE_AHB_HRESP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN slave_ahb_hrdata
    //TYPE : RV32_SLAVE_AHB_HRDATA;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN gpio0_io_in
    //TYPE : RV32_GPIO0_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio0_io_out_data
    //TYPE : RV32_GPIO0_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio0_io_out_en
    //TYPE : RV32_GPIO0_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio1_io_in
    //TYPE : RV32_GPIO1_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio1_io_out_data
    //TYPE : RV32_GPIO1_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio1_io_out_en
    //TYPE : RV32_GPIO1_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_bootLoadn
    //TYPE : RV32_SYS_CTRL_BOOTLOADN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_swjConfig
    //TYPE : RV32_SYS_CTRL_SWJCONFIG;
    //SIZE : 5;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_clkSource
    //TYPE : RV32_SYS_CTRL_CLKSOURCE;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_hseEnable
    //TYPE : RV32_SYS_CTRL_HSEENABLE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_hseBypass
    //TYPE : RV32_SYS_CTRL_HSEBYPASS;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_hseReady
    //TYPE : RV32_SYS_CTRL_HSEREADY;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN sys_ctrl_pllEnable
    //TYPE : RV32_SYS_CTRL_PLLENABLE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_pllReady
    //TYPE : RV32_SYS_CTRL_PLLREADY;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN sys_ctrl_oscFreq
    //TYPE : RV32_SYS_CTRL_OSCFREQ;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_volCtrl
    //TYPE : RV32_SYS_CTRL_VOLCTRL;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_iwdgStop
    //TYPE : RV32_SYS_CTRL_IWDGSTOP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_rtcStop
    //TYPE : RV32_SYS_CTRL_RTCSTOP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_sleep
    //TYPE : RV32_SYS_CTRL_SLEEP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_stop
    //TYPE : RV32_SYS_CTRL_STOP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_standby
    //TYPE : RV32_SYS_CTRL_STANDBY;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN gpio2_io_in
    //TYPE : RV32_GPIO2_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio2_io_out_data
    //TYPE : RV32_GPIO2_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio2_io_out_en
    //TYPE : RV32_GPIO2_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio3_io_in
    //TYPE : RV32_GPIO3_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio3_io_out_data
    //TYPE : RV32_GPIO3_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio3_io_out_en
    //TYPE : RV32_GPIO3_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio4_io_in
    //TYPE : RV32_GPIO4_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio4_io_out_data
    //TYPE : RV32_GPIO4_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio4_io_out_en
    //TYPE : RV32_GPIO4_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio5_io_in
    //TYPE : RV32_GPIO5_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio5_io_out_data
    //TYPE : RV32_GPIO5_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio5_io_out_en
    //TYPE : RV32_GPIO5_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio6_io_in
    //TYPE : RV32_GPIO6_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio6_io_out_data
    //TYPE : RV32_GPIO6_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio6_io_out_en
    //TYPE : RV32_GPIO6_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio7_io_in
    //TYPE : RV32_GPIO7_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio7_io_out_data
    //TYPE : RV32_GPIO7_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio7_io_out_en
    //TYPE : RV32_GPIO7_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio8_io_in
    //TYPE : RV32_GPIO8_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio8_io_out_data
    //TYPE : RV32_GPIO8_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio8_io_out_en
    //TYPE : RV32_GPIO8_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio9_io_in
    //TYPE : RV32_GPIO9_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio9_io_out_data
    //TYPE : RV32_GPIO9_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio9_io_out_en
    //TYPE : RV32_GPIO9_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN boot_mode
    //TYPE : RV32_BOOT_MODE;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN sys_clk
    //TYPE : RV32_SYS_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN sys_resetn
    //TYPE : RV32_SYS_RESETN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN por_resetn
    //TYPE : RV32_POR_RESETN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ext_resetn
    //TYPE : RV32_EXT_RESETN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN resetn_out
    //TYPE : RV32_RESETN_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN dmactive
    //TYPE : RV32_DMACTIVE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN boot_cfg_0_UARTRXD
    //TYPE : RV32_BOOT_CFG_0_UARTRXD;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN boot_cfg_0_UARTTXD
    //TYPE : RV32_BOOT_CFG_0_UARTTXD;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN swj_jtag_TRSTn
    //TYPE : RV32_SWJ_JTAG_TRSTN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN swj_jtag_TCK
    //TYPE : RV32_SWJ_JTAG_TCK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN swj_jtag_TMS
    //TYPE : RV32_SWJ_JTAG_TMS;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN swj_jtag_TDI
    //TYPE : RV32_SWJ_JTAG_TDI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN swj_jtag_TDO_data
    //TYPE : RV32_SWJ_JTAG_TDO_DATA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN swj_jtag_TDO_driven
    //TYPE : RV32_SWJ_JTAG_TDO_DRIVEN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN swj_SWDO_data
    //TYPE : RV32_SWJ_SWDO_DATA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN swj_SWDO_driven
    //TYPE : RV32_SWJ_SWDO_DRIVEN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN swj_JTAGNSW
    //TYPE : RV32_SWJ_JTAGNSW;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN swj_JTAGSTATE
    //TYPE : RV32_SWJ_JTAGSTATE;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
  PIN swj_JTAGIR
    //TYPE : RV32_SWJ_JTAGIR;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_SCK
    //TYPE : RV32_XSPI_FLASH_SCK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_CSn
    //TYPE : RV32_XSPI_FLASH_CSN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_SI_IO0_in
    //TYPE : RV32_XSPI_FLASH_SI_IO0_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN xspi_FLASH_SI_IO0_out_data
    //TYPE : RV32_XSPI_FLASH_SI_IO0_OUT_DATA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_SI_IO0_out_en
    //TYPE : RV32_XSPI_FLASH_SI_IO0_OUT_EN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_SO_IO1_in
    //TYPE : RV32_XSPI_FLASH_SO_IO1_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN xspi_FLASH_SO_IO1_out_data
    //TYPE : RV32_XSPI_FLASH_SO_IO1_OUT_DATA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_SO_IO1_out_en
    //TYPE : RV32_XSPI_FLASH_SO_IO1_OUT_EN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_WPn_IO2_in
    //TYPE : RV32_XSPI_FLASH_WPN_IO2_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN xspi_FLASH_WPn_IO2_out_data
    //TYPE : RV32_XSPI_FLASH_WPN_IO2_OUT_DATA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_WPn_IO2_out_en
    //TYPE : RV32_XSPI_FLASH_WPN_IO2_OUT_EN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_HOLDn_IO3_in
    //TYPE : RV32_XSPI_FLASH_HOLDN_IO3_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN xspi_FLASH_HOLDn_IO3_out_data
    //TYPE : RV32_XSPI_FLASH_HOLDN_IO3_OUT_DATA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_HOLDn_IO3_out_en
    //TYPE : RV32_XSPI_FLASH_HOLDN_IO3_OUT_EN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_EXT_FLASH_SCK_I
    //TYPE : RV32_XSPI_EXT_FLASH_SCK_I;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN xspi_EXT_FLASH_SREG
    //TYPE : RV32_XSPI_EXT_FLASH_SREG;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN aon_io_apb_reset
    //TYPE : RV32_AON_IO_APB_RESET;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN aon_io_apb_pwaddr
    //TYPE : RV32_AON_IO_APB_PWADDR;
    //SIZE : 5;
    //DIR  : output;
  END_PIN
  PIN aon_io_apb_pwdata
    //TYPE : RV32_AON_IO_APB_PWDATA;
    //SIZE : 16;
    //DIR  : output;
  END_PIN
  PIN aon_io_apb_pwrite
    //TYPE : RV32_AON_IO_APB_PWRITE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN aon_io_apb_wready
    //TYPE : RV32_AON_IO_APB_WREADY;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN aon_io_apb_praddr
    //TYPE : RV32_AON_IO_APB_PRADDR;
    //SIZE : 5;
    //DIR  : output;
  END_PIN
  PIN aon_io_apb_pread
    //TYPE : RV32_AON_IO_APB_PREAD;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN aon_io_apb_prdata
    //TYPE : RV32_AON_IO_APB_PRDATA;
    //SIZE : 16;
    //DIR  : input;
  END_PIN
  PIN aon_io_rtc_second
    //TYPE : RV32_AON_IO_RTC_SECOND;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN aon_io_rtc_overflow
    //TYPE : RV32_AON_IO_RTC_OVERFLOW;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN aon_io_rtc_alarm
    //TYPE : RV32_AON_IO_RTC_ALARM;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN aon_io_iwdg_rst
    //TYPE : RV32_AON_IO_IWDG_RST;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ext_int
    //TYPE : RV32_EXT_INT;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN ext_dma_DMACBREQ
    //TYPE : RV32_EXT_DMA_DMACBREQ;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN ext_dma_DMACLBREQ
    //TYPE : RV32_EXT_DMA_DMACLBREQ;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN ext_dma_DMACSREQ
    //TYPE : RV32_EXT_DMA_DMACSREQ;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN ext_dma_DMACLSREQ
    //TYPE : RV32_EXT_DMA_DMACLSREQ;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN ext_dma_DMACCLR
    //TYPE : RV32_EXT_DMA_DMACCLR;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
  PIN ext_dma_DMACTC
    //TYPE : RV32_EXT_DMA_DMACTC;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
  PIN fcb0_global_initb
    //TYPE : RV32_FCB0_GLOBAL_INITB;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_global_cfgdone
    //TYPE : RV32_FCB0_GLOBAL_CFGDONE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_global_chip_rstb
    //TYPE : RV32_FCB0_GLOBAL_CHIP_RSTB;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_global_devoe
    //TYPE : RV32_FCB0_GLOBAL_DEVOE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_global_init_emb
    //TYPE : RV32_FCB0_GLOBAL_INIT_EMB;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_global_porb_init
    //TYPE : RV32_FCB0_GLOBAL_PORB_INIT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_cfgaddr
    //TYPE : RV32_FCB0_DECODER_CFGADDR;
    //SIZE : 10;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_porb_bl
    //TYPE : RV32_FCB0_DECODER_PORB_BL;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_bleq
    //TYPE : RV32_FCB0_DECODER_BLEQ;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_cread
    //TYPE : RV32_FCB0_DECODER_CREAD;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_cshift
    //TYPE : RV32_FCB0_DECODER_CSHIFT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_cwrite
    //TYPE : RV32_FCB0_DECODER_CWRITE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_cf_clk
    //TYPE : RV32_FCB0_DECODER_CF_CLK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_wl_porb
    //TYPE : RV32_FCB0_DECODER_WL_PORB;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_wl_ena
    //TYPE : RV32_FCB0_DECODER_WL_ENA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_bl_ena
    //TYPE : RV32_FCB0_DECODER_BL_ENA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_bl_cfgin
    //TYPE : RV32_FCB0_DECODER_BL_CFGIN;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_bl_cfgout
    //TYPE : RV32_FCB0_DECODER_BL_CFGOUT;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN fcb0_chain_shift
    //TYPE : RV32_FCB0_CHAIN_SHIFT;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN fcb0_chain_shiftin
    //TYPE : RV32_FCB0_CHAIN_SHIFTIN;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN fcb0_chain_read_en
    //TYPE : RV32_FCB0_CHAIN_READ_EN;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN fcb0_chain_update
    //TYPE : RV32_FCB0_CHAIN_UPDATE;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN fcb0_chain_cf_clk
    //TYPE : RV32_FCB0_CHAIN_CF_CLK;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN fcb0_chain_porb
    //TYPE : RV32_FCB0_CHAIN_PORB;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN fcb0_chain_rdata
    //TYPE : RV32_FCB0_CHAIN_RDATA;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN local_int
    //TYPE : RV32_LOCAL_INT;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN test_en
    //TYPE : RV32_TEST_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN test_se
    //TYPE : RV32_TEST_SE;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN test_mode
    //TYPE : RV32_TEST_MODE;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN usb0_xcvr_clk
    //TYPE : RV32_USB0_XCVR_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN usb0_enable
    //TYPE : RV32_USB0_ENABLE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN usb0_tx_en
    //TYPE : RV32_USB0_TX_EN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN usb0_tx_dat
    //TYPE : RV32_USB0_TX_DAT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN usb0_tx_se0
    //TYPE : RV32_USB0_TX_SE0;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN usb0_rx_rcv
    //TYPE : RV32_USB0_RX_RCV;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN usb0_rx_dm
    //TYPE : RV32_USB0_RX_DM;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN usb0_rx_dp
    //TYPE : RV32_USB0_RX_DP;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN usb0_speed
    //TYPE : RV32_USB0_SPEED;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN usb0_id
    //TYPE : RV32_USB0_ID;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN usb0_dppullup
    //TYPE : RV32_USB0_DPPULLUP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN usb0_dppulldn
    //TYPE : RV32_USB0_DPPULLDN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN usb0_dmpulldn
    //TYPE : RV32_USB0_DMPULLDN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : mem_ahb_hreadyout; TO : mem_ahb_hready; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.280 0.319 0.280 0.319;
    VALUE : WORST 0.342 0.391 0.342 0.391;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : ext_resetn; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.546 -0.546 -0.546 -0.546;
    VALUE : WORST -0.702 -0.702 -0.702 -0.702;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : ext_resetn; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.250 1.250 1.250 1.250;
    VALUE : WORST 1.514 1.514 1.514 1.514;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hreadyout; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.136 0.136 0.136 0.136;
    VALUE : WORST 0.149 0.149 0.149 0.149;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hreadyout; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.190 1.190 1.190 1.190;
    VALUE : WORST 1.446 1.446 1.446 1.446;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hresp; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.115 0.115 0.115 0.115;
    VALUE : WORST 0.119 0.119 0.119 0.119;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hresp; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.322 1.322 1.322 1.322;
    VALUE : WORST 1.606 1.606 1.606 1.606;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hready; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.270 -0.270 -0.270 -0.270;
    VALUE : WORST -0.361 -0.361 -0.361 -0.361;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hready; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.318 1.318 1.318 1.318;
    VALUE : WORST 1.597 1.597 1.597 1.597;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hsel; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.354 -0.354 -0.354 -0.354;
    VALUE : WORST -0.464 -0.464 -0.464 -0.464;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hsel; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.027 1.027 1.027 1.027;
    VALUE : WORST 1.233 1.233 1.233 1.233;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwrite; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.258 -0.258 -0.258 -0.258;
    VALUE : WORST -0.360 -0.360 -0.360 -0.360;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwrite; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.224 1.224 1.224 1.224;
    VALUE : WORST 1.480 1.480 1.480 1.480;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : ext_dma_DMACBREQ[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.794 -0.794 -0.794 -0.794;
    VALUE : WORST -1.018 -1.018 -1.018 -1.018;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : ext_dma_DMACBREQ[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.107 1.107 1.107 1.107;
    VALUE : WORST 1.352 1.352 1.352 1.352;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : ext_dma_DMACBREQ[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.728 -0.728 -0.728 -0.728;
    VALUE : WORST -0.939 -0.939 -0.939 -0.939;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : ext_dma_DMACBREQ[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.096 1.096 1.096 1.096;
    VALUE : WORST 1.344 1.344 1.344 1.344;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : ext_dma_DMACBREQ[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.379 -0.379 -0.379 -0.379;
    VALUE : WORST -0.501 -0.501 -0.501 -0.501;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : ext_dma_DMACBREQ[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.972 0.972 0.972 0.972;
    VALUE : WORST 1.180 1.180 1.180 1.180;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : ext_dma_DMACBREQ[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.512 -0.512 -0.512 -0.512;
    VALUE : WORST -0.674 -0.674 -0.674 -0.674;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : ext_dma_DMACBREQ[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.986 0.986 0.986 0.986;
    VALUE : WORST 1.209 1.209 1.209 1.209;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : ext_dma_DMACLBREQ[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.575 -0.575 -0.575 -0.575;
    VALUE : WORST -0.734 -0.734 -0.734 -0.734;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : ext_dma_DMACLBREQ[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.972 0.972 0.972 0.972;
    VALUE : WORST 1.193 1.193 1.193 1.193;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : ext_dma_DMACLBREQ[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.586 -0.586 -0.586 -0.586;
    VALUE : WORST -0.764 -0.764 -0.764 -0.764;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : ext_dma_DMACLBREQ[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.997 0.997 0.997 0.997;
    VALUE : WORST 1.215 1.215 1.215 1.215;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : ext_dma_DMACLBREQ[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.594 -0.594 -0.594 -0.594;
    VALUE : WORST -0.770 -0.770 -0.770 -0.770;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : ext_dma_DMACLBREQ[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.013 1.013 1.013 1.013;
    VALUE : WORST 1.230 1.230 1.230 1.230;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : ext_dma_DMACLBREQ[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.536 -0.536 -0.536 -0.536;
    VALUE : WORST -0.695 -0.695 -0.695 -0.695;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : ext_dma_DMACLBREQ[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.995 0.995 0.995 0.995;
    VALUE : WORST 1.215 1.215 1.215 1.215;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : ext_dma_DMACLSREQ[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.421 -0.421 -0.421 -0.421;
    VALUE : WORST -0.548 -0.548 -0.548 -0.548;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : ext_dma_DMACLSREQ[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.973 0.973 0.973 0.973;
    VALUE : WORST 1.199 1.199 1.199 1.199;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : ext_dma_DMACLSREQ[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.678 -0.678 -0.678 -0.678;
    VALUE : WORST -0.861 -0.861 -0.861 -0.861;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : ext_dma_DMACLSREQ[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.045 1.045 1.045 1.045;
    VALUE : WORST 1.271 1.271 1.271 1.271;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : ext_dma_DMACLSREQ[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.744 -0.744 -0.744 -0.744;
    VALUE : WORST -0.947 -0.947 -0.947 -0.947;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : ext_dma_DMACLSREQ[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.148 1.148 1.148 1.148;
    VALUE : WORST 1.395 1.395 1.395 1.395;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : ext_dma_DMACLSREQ[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.637 -0.637 -0.637 -0.637;
    VALUE : WORST -0.819 -0.819 -0.819 -0.819;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : ext_dma_DMACLSREQ[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.030 1.030 1.030 1.030;
    VALUE : WORST 1.255 1.255 1.255 1.255;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : ext_dma_DMACSREQ[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.709 -0.709 -0.709 -0.709;
    VALUE : WORST -0.918 -0.918 -0.918 -0.918;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : ext_dma_DMACSREQ[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.098 1.098 1.098 1.098;
    VALUE : WORST 1.343 1.343 1.343 1.343;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : ext_dma_DMACSREQ[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.707 -0.707 -0.707 -0.707;
    VALUE : WORST -0.914 -0.914 -0.914 -0.914;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : ext_dma_DMACSREQ[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.089 1.089 1.089 1.089;
    VALUE : WORST 1.335 1.335 1.335 1.335;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : ext_dma_DMACSREQ[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.513 -0.513 -0.513 -0.513;
    VALUE : WORST -0.677 -0.677 -0.677 -0.677;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : ext_dma_DMACSREQ[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.952 0.952 0.952 0.952;
    VALUE : WORST 1.172 1.172 1.172 1.172;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : ext_dma_DMACSREQ[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.470 -0.470 -0.470 -0.470;
    VALUE : WORST -0.614 -0.614 -0.614 -0.614;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : ext_dma_DMACSREQ[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.975 0.975 0.975 0.975;
    VALUE : WORST 1.201 1.201 1.201 1.201;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : ext_int[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.796 -0.796 -0.796 -0.796;
    VALUE : WORST -1.008 -1.008 -1.008 -1.008;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : ext_int[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.203 1.203 1.203 1.203;
    VALUE : WORST 1.460 1.460 1.460 1.460;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : ext_int[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.791 -0.791 -0.791 -0.791;
    VALUE : WORST -1.001 -1.001 -1.001 -1.001;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : ext_int[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.212 1.212 1.212 1.212;
    VALUE : WORST 1.463 1.463 1.463 1.463;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : ext_int[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.791 -0.791 -0.791 -0.791;
    VALUE : WORST -1.002 -1.002 -1.002 -1.002;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : ext_int[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.189 1.189 1.189 1.189;
    VALUE : WORST 1.435 1.435 1.435 1.435;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : ext_int[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.782 -0.782 -0.782 -0.782;
    VALUE : WORST -0.991 -0.991 -0.991 -0.991;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : ext_int[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.196 1.196 1.196 1.196;
    VALUE : WORST 1.452 1.452 1.452 1.452;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : ext_int[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.822 -0.822 -0.822 -0.822;
    VALUE : WORST -1.040 -1.040 -1.040 -1.040;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : ext_int[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.189 1.189 1.189 1.189;
    VALUE : WORST 1.445 1.445 1.445 1.445;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : ext_int[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.816 -0.816 -0.816 -0.816;
    VALUE : WORST -1.032 -1.032 -1.032 -1.032;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : ext_int[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.215 1.215 1.215 1.215;
    VALUE : WORST 1.475 1.475 1.475 1.475;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : ext_int[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.871 -0.871 -0.871 -0.871;
    VALUE : WORST -1.104 -1.104 -1.104 -1.104;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : ext_int[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.279 1.279 1.279 1.279;
    VALUE : WORST 1.545 1.545 1.545 1.545;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : ext_int[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.906 -0.906 -0.906 -0.906;
    VALUE : WORST -1.140 -1.140 -1.140 -1.140;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : ext_int[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.247 1.247 1.247 1.247;
    VALUE : WORST 1.514 1.514 1.514 1.514;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio0_io_in[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.310 -0.310 -0.310 -0.310;
    VALUE : WORST -0.412 -0.412 -0.412 -0.412;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio0_io_in[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.352 1.352 1.352 1.352;
    VALUE : WORST 1.663 1.663 1.663 1.663;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio0_io_in[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.294 -0.294 -0.294 -0.294;
    VALUE : WORST -0.406 -0.406 -0.406 -0.406;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio0_io_in[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.432 1.432 1.432 1.432;
    VALUE : WORST 1.748 1.748 1.748 1.748;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio0_io_in[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.284 -0.284 -0.284 -0.284;
    VALUE : WORST -0.388 -0.388 -0.388 -0.388;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio0_io_in[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.347 1.347 1.347 1.347;
    VALUE : WORST 1.653 1.653 1.653 1.653;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio0_io_in[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.375 -0.375 -0.375 -0.375;
    VALUE : WORST -0.493 -0.493 -0.493 -0.493;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio0_io_in[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.387 1.387 1.387 1.387;
    VALUE : WORST 1.699 1.699 1.699 1.699;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio0_io_in[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.217 -0.217 -0.217 -0.217;
    VALUE : WORST -0.305 -0.305 -0.305 -0.305;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio0_io_in[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.340 1.340 1.340 1.340;
    VALUE : WORST 1.648 1.648 1.648 1.648;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio0_io_in[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.331 -0.331 -0.331 -0.331;
    VALUE : WORST -0.448 -0.448 -0.448 -0.448;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio0_io_in[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.416 1.416 1.416 1.416;
    VALUE : WORST 1.727 1.727 1.727 1.727;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio0_io_in[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.247 -0.247 -0.247 -0.247;
    VALUE : WORST -0.341 -0.341 -0.341 -0.341;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio0_io_in[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.381 1.381 1.381 1.381;
    VALUE : WORST 1.691 1.691 1.691 1.691;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio0_io_in[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.282 -0.282 -0.282 -0.282;
    VALUE : WORST -0.385 -0.385 -0.385 -0.385;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio0_io_in[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.364 1.364 1.364 1.364;
    VALUE : WORST 1.673 1.673 1.673 1.673;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio1_io_in[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.187 -0.187 -0.187 -0.187;
    VALUE : WORST -0.262 -0.262 -0.262 -0.262;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio1_io_in[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.350 1.350 1.350 1.350;
    VALUE : WORST 1.656 1.656 1.656 1.656;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio1_io_in[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.158 -0.158 -0.158 -0.158;
    VALUE : WORST -0.198 -0.198 -0.198 -0.198;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio1_io_in[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.379 1.379 1.379 1.379;
    VALUE : WORST 1.702 1.702 1.702 1.702;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio1_io_in[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.145 -0.145 -0.145 -0.145;
    VALUE : WORST -0.209 -0.209 -0.209 -0.209;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio1_io_in[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.238 1.238 1.238 1.238;
    VALUE : WORST 1.521 1.521 1.521 1.521;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio1_io_in[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.232 -0.232 -0.232 -0.232;
    VALUE : WORST -0.317 -0.317 -0.317 -0.317;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio1_io_in[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.352 1.352 1.352 1.352;
    VALUE : WORST 1.658 1.658 1.658 1.658;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio1_io_in[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.131 -0.131 -0.131 -0.131;
    VALUE : WORST -0.193 -0.193 -0.193 -0.193;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio1_io_in[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.332 1.332 1.332 1.332;
    VALUE : WORST 1.635 1.635 1.635 1.635;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio1_io_in[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.252 -0.252 -0.252 -0.252;
    VALUE : WORST -0.341 -0.341 -0.341 -0.341;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio1_io_in[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.380 1.380 1.380 1.380;
    VALUE : WORST 1.690 1.690 1.690 1.690;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio1_io_in[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.243 -0.243 -0.243 -0.243;
    VALUE : WORST -0.327 -0.327 -0.327 -0.327;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio1_io_in[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.393 1.393 1.393 1.393;
    VALUE : WORST 1.705 1.705 1.705 1.705;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio1_io_in[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.246 -0.246 -0.246 -0.246;
    VALUE : WORST -0.334 -0.334 -0.334 -0.334;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio1_io_in[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.423 1.423 1.423 1.423;
    VALUE : WORST 1.734 1.734 1.734 1.734;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio2_io_in[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.264 -0.264 -0.264 -0.264;
    VALUE : WORST -0.358 -0.358 -0.358 -0.358;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio2_io_in[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.456 1.456 1.456 1.456;
    VALUE : WORST 1.779 1.779 1.779 1.779;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio2_io_in[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.222 -0.222 -0.222 -0.222;
    VALUE : WORST -0.307 -0.307 -0.307 -0.307;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio2_io_in[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.463 1.463 1.463 1.463;
    VALUE : WORST 1.786 1.786 1.786 1.786;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio2_io_in[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.142 -0.142 -0.142 -0.142;
    VALUE : WORST -0.214 -0.214 -0.214 -0.214;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio2_io_in[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.454 1.454 1.454 1.454;
    VALUE : WORST 1.775 1.775 1.775 1.775;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio2_io_in[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.256 -0.256 -0.256 -0.256;
    VALUE : WORST -0.341 -0.341 -0.341 -0.341;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio2_io_in[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.430 1.430 1.430 1.430;
    VALUE : WORST 1.744 1.744 1.744 1.744;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio2_io_in[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.196 -0.196 -0.196 -0.196;
    VALUE : WORST -0.274 -0.274 -0.274 -0.274;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio2_io_in[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.419 1.419 1.419 1.419;
    VALUE : WORST 1.736 1.736 1.736 1.736;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio2_io_in[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.168 -0.168 -0.168 -0.168;
    VALUE : WORST -0.241 -0.241 -0.241 -0.241;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio2_io_in[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.434 1.434 1.434 1.434;
    VALUE : WORST 1.749 1.749 1.749 1.749;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio2_io_in[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.193 -0.193 -0.193 -0.193;
    VALUE : WORST -0.271 -0.271 -0.271 -0.271;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio2_io_in[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.405 1.405 1.405 1.405;
    VALUE : WORST 1.721 1.721 1.721 1.721;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio2_io_in[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.253 -0.253 -0.253 -0.253;
    VALUE : WORST -0.345 -0.345 -0.345 -0.345;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio2_io_in[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.379 1.379 1.379 1.379;
    VALUE : WORST 1.691 1.691 1.691 1.691;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio3_io_in[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.215 -0.215 -0.215 -0.215;
    VALUE : WORST -0.301 -0.301 -0.301 -0.301;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio3_io_in[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.464 1.464 1.464 1.464;
    VALUE : WORST 1.785 1.785 1.785 1.785;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio3_io_in[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.164 -0.164 -0.164 -0.164;
    VALUE : WORST -0.237 -0.237 -0.237 -0.237;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio3_io_in[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.519 1.519 1.519 1.519;
    VALUE : WORST 1.844 1.844 1.844 1.844;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio3_io_in[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.236 -0.236 -0.236 -0.236;
    VALUE : WORST -0.333 -0.333 -0.333 -0.333;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio3_io_in[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.510 1.510 1.510 1.510;
    VALUE : WORST 1.835 1.835 1.835 1.835;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio3_io_in[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.234 -0.234 -0.234 -0.234;
    VALUE : WORST -0.323 -0.323 -0.323 -0.323;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio3_io_in[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.510 1.510 1.510 1.510;
    VALUE : WORST 1.838 1.838 1.838 1.838;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio3_io_in[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.122 -0.122 -0.122 -0.122;
    VALUE : WORST -0.182 -0.182 -0.182 -0.182;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio3_io_in[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.516 1.516 1.516 1.516;
    VALUE : WORST 1.845 1.845 1.845 1.845;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio3_io_in[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.147 -0.147 -0.147 -0.147;
    VALUE : WORST -0.217 -0.217 -0.217 -0.217;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio3_io_in[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.511 1.511 1.511 1.511;
    VALUE : WORST 1.837 1.837 1.837 1.837;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio3_io_in[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.196 -0.196 -0.196 -0.196;
    VALUE : WORST -0.277 -0.277 -0.277 -0.277;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio3_io_in[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.514 1.514 1.514 1.514;
    VALUE : WORST 1.842 1.842 1.842 1.842;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio3_io_in[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.191 -0.191 -0.191 -0.191;
    VALUE : WORST -0.272 -0.272 -0.272 -0.272;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio3_io_in[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.501 1.501 1.501 1.501;
    VALUE : WORST 1.828 1.828 1.828 1.828;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio4_io_in[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.322 -0.322 -0.322 -0.322;
    VALUE : WORST -0.433 -0.433 -0.433 -0.433;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio4_io_in[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.534 1.534 1.534 1.534;
    VALUE : WORST 1.869 1.869 1.869 1.869;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio4_io_in[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.318 -0.318 -0.318 -0.318;
    VALUE : WORST -0.427 -0.427 -0.427 -0.427;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio4_io_in[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.540 1.540 1.540 1.540;
    VALUE : WORST 1.876 1.876 1.876 1.876;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio4_io_in[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.215 -0.215 -0.215 -0.215;
    VALUE : WORST -0.300 -0.300 -0.300 -0.300;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio4_io_in[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.418 1.418 1.418 1.418;
    VALUE : WORST 1.728 1.728 1.728 1.728;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio4_io_in[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.344 -0.344 -0.344 -0.344;
    VALUE : WORST -0.459 -0.459 -0.459 -0.459;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio4_io_in[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.538 1.538 1.538 1.538;
    VALUE : WORST 1.874 1.874 1.874 1.874;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio4_io_in[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.278 -0.278 -0.278 -0.278;
    VALUE : WORST -0.384 -0.384 -0.384 -0.384;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio4_io_in[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.534 1.534 1.534 1.534;
    VALUE : WORST 1.870 1.870 1.870 1.870;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio4_io_in[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.185 -0.185 -0.185 -0.185;
    VALUE : WORST -0.264 -0.264 -0.264 -0.264;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio4_io_in[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.415 1.415 1.415 1.415;
    VALUE : WORST 1.724 1.724 1.724 1.724;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio4_io_in[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.236 -0.236 -0.236 -0.236;
    VALUE : WORST -0.327 -0.327 -0.327 -0.327;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio4_io_in[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.534 1.534 1.534 1.534;
    VALUE : WORST 1.869 1.869 1.869 1.869;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio4_io_in[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.344 -0.344 -0.344 -0.344;
    VALUE : WORST -0.459 -0.459 -0.459 -0.459;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio4_io_in[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.539 1.539 1.539 1.539;
    VALUE : WORST 1.875 1.875 1.875 1.875;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio5_io_in[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.233 -0.233 -0.233 -0.233;
    VALUE : WORST -0.320 -0.320 -0.320 -0.320;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio5_io_in[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.398 1.398 1.398 1.398;
    VALUE : WORST 1.705 1.705 1.705 1.705;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio5_io_in[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.384 -0.384 -0.384 -0.384;
    VALUE : WORST -0.513 -0.513 -0.513 -0.513;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio5_io_in[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.552 1.552 1.552 1.552;
    VALUE : WORST 1.889 1.889 1.889 1.889;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio5_io_in[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.352 -0.352 -0.352 -0.352;
    VALUE : WORST -0.465 -0.465 -0.465 -0.465;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio5_io_in[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.547 1.547 1.547 1.547;
    VALUE : WORST 1.883 1.883 1.883 1.883;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio5_io_in[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.181 -0.181 -0.181 -0.181;
    VALUE : WORST -0.257 -0.257 -0.257 -0.257;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio5_io_in[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.416 1.416 1.416 1.416;
    VALUE : WORST 1.726 1.726 1.726 1.726;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio5_io_in[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.392 -0.392 -0.392 -0.392;
    VALUE : WORST -0.515 -0.515 -0.515 -0.515;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio5_io_in[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.548 1.548 1.548 1.548;
    VALUE : WORST 1.885 1.885 1.885 1.885;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio5_io_in[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.316 -0.316 -0.316 -0.316;
    VALUE : WORST -0.425 -0.425 -0.425 -0.425;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio5_io_in[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.551 1.551 1.551 1.551;
    VALUE : WORST 1.888 1.888 1.888 1.888;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio5_io_in[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.190 -0.190 -0.190 -0.190;
    VALUE : WORST -0.267 -0.267 -0.267 -0.267;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio5_io_in[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.404 1.404 1.404 1.404;
    VALUE : WORST 1.710 1.710 1.710 1.710;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio5_io_in[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.421 -0.421 -0.421 -0.421;
    VALUE : WORST -0.550 -0.550 -0.550 -0.550;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio5_io_in[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.550 1.550 1.550 1.550;
    VALUE : WORST 1.887 1.887 1.887 1.887;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio6_io_in[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.282 -0.282 -0.282 -0.282;
    VALUE : WORST -0.384 -0.384 -0.384 -0.384;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio6_io_in[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.407 1.407 1.407 1.407;
    VALUE : WORST 1.718 1.718 1.718 1.718;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio6_io_in[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.104 -0.104 -0.104 -0.104;
    VALUE : WORST -0.163 -0.163 -0.163 -0.163;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio6_io_in[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.347 1.347 1.347 1.347;
    VALUE : WORST 1.645 1.645 1.645 1.645;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio6_io_in[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.269 -0.269 -0.269 -0.269;
    VALUE : WORST -0.364 -0.364 -0.364 -0.364;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio6_io_in[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.530 1.530 1.530 1.530;
    VALUE : WORST 1.864 1.864 1.864 1.864;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio6_io_in[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.222 -0.222 -0.222 -0.222;
    VALUE : WORST -0.308 -0.308 -0.308 -0.308;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio6_io_in[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.527 1.527 1.527 1.527;
    VALUE : WORST 1.861 1.861 1.861 1.861;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio6_io_in[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.360 -0.360 -0.360 -0.360;
    VALUE : WORST -0.478 -0.478 -0.478 -0.478;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio6_io_in[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.529 1.529 1.529 1.529;
    VALUE : WORST 1.863 1.863 1.863 1.863;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio6_io_in[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.293 -0.293 -0.293 -0.293;
    VALUE : WORST -0.384 -0.384 -0.384 -0.384;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio6_io_in[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.532 1.532 1.532 1.532;
    VALUE : WORST 1.866 1.866 1.866 1.866;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio6_io_in[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.227 -0.227 -0.227 -0.227;
    VALUE : WORST -0.318 -0.318 -0.318 -0.318;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio6_io_in[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.529 1.529 1.529 1.529;
    VALUE : WORST 1.863 1.863 1.863 1.863;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio6_io_in[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.160 -0.160 -0.160 -0.160;
    VALUE : WORST -0.237 -0.237 -0.237 -0.237;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio6_io_in[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.529 1.529 1.529 1.529;
    VALUE : WORST 1.863 1.863 1.863 1.863;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio7_io_in[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.322 -0.322 -0.322 -0.322;
    VALUE : WORST -0.434 -0.434 -0.434 -0.434;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio7_io_in[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.527 1.527 1.527 1.527;
    VALUE : WORST 1.860 1.860 1.860 1.860;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio7_io_in[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.242 -0.242 -0.242 -0.242;
    VALUE : WORST -0.315 -0.315 -0.315 -0.315;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio7_io_in[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.528 1.528 1.528 1.528;
    VALUE : WORST 1.861 1.861 1.861 1.861;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio7_io_in[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.426 -0.426 -0.426 -0.426;
    VALUE : WORST -0.559 -0.559 -0.559 -0.559;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio7_io_in[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.528 1.528 1.528 1.528;
    VALUE : WORST 1.861 1.861 1.861 1.861;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio7_io_in[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.361 -0.361 -0.361 -0.361;
    VALUE : WORST -0.485 -0.485 -0.485 -0.485;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio7_io_in[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.531 1.531 1.531 1.531;
    VALUE : WORST 1.864 1.864 1.864 1.864;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio7_io_in[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.452 -0.452 -0.452 -0.452;
    VALUE : WORST -0.587 -0.587 -0.587 -0.587;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio7_io_in[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.535 1.535 1.535 1.535;
    VALUE : WORST 1.870 1.870 1.870 1.870;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio7_io_in[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.233 -0.233 -0.233 -0.233;
    VALUE : WORST -0.319 -0.319 -0.319 -0.319;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio7_io_in[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.340 1.340 1.340 1.340;
    VALUE : WORST 1.633 1.633 1.633 1.633;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio7_io_in[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.132 -0.132 -0.132 -0.132;
    VALUE : WORST -0.194 -0.194 -0.194 -0.194;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio7_io_in[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.347 1.347 1.347 1.347;
    VALUE : WORST 1.642 1.642 1.642 1.642;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio7_io_in[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.490 -0.490 -0.490 -0.490;
    VALUE : WORST -0.634 -0.634 -0.634 -0.634;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio7_io_in[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.536 1.536 1.536 1.536;
    VALUE : WORST 1.870 1.870 1.870 1.870;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio8_io_in[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.550 -0.550 -0.550 -0.550;
    VALUE : WORST -0.704 -0.704 -0.704 -0.704;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio8_io_in[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.536 1.536 1.536 1.536;
    VALUE : WORST 1.871 1.871 1.871 1.871;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio8_io_in[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.470 -0.470 -0.470 -0.470;
    VALUE : WORST -0.613 -0.613 -0.613 -0.613;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio8_io_in[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.538 1.538 1.538 1.538;
    VALUE : WORST 1.873 1.873 1.873 1.873;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio8_io_in[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.527 -0.527 -0.527 -0.527;
    VALUE : WORST -0.683 -0.683 -0.683 -0.683;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio8_io_in[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.540 1.540 1.540 1.540;
    VALUE : WORST 1.876 1.876 1.876 1.876;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio8_io_in[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.491 -0.491 -0.491 -0.491;
    VALUE : WORST -0.644 -0.644 -0.644 -0.644;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio8_io_in[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.540 1.540 1.540 1.540;
    VALUE : WORST 1.875 1.875 1.875 1.875;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio8_io_in[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.507 -0.507 -0.507 -0.507;
    VALUE : WORST -0.652 -0.652 -0.652 -0.652;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio8_io_in[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.541 1.541 1.541 1.541;
    VALUE : WORST 1.877 1.877 1.877 1.877;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio8_io_in[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.477 -0.477 -0.477 -0.477;
    VALUE : WORST -0.628 -0.628 -0.628 -0.628;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio8_io_in[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.543 1.543 1.543 1.543;
    VALUE : WORST 1.879 1.879 1.879 1.879;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio8_io_in[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.503 -0.503 -0.503 -0.503;
    VALUE : WORST -0.647 -0.647 -0.647 -0.647;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio8_io_in[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.542 1.542 1.542 1.542;
    VALUE : WORST 1.878 1.878 1.878 1.878;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio8_io_in[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.469 -0.469 -0.469 -0.469;
    VALUE : WORST -0.605 -0.605 -0.605 -0.605;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio8_io_in[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.540 1.540 1.540 1.540;
    VALUE : WORST 1.876 1.876 1.876 1.876;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio9_io_in[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.393 -0.393 -0.393 -0.393;
    VALUE : WORST -0.506 -0.506 -0.506 -0.506;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio9_io_in[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.525 1.525 1.525 1.525;
    VALUE : WORST 1.857 1.857 1.857 1.857;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio9_io_in[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.479 -0.479 -0.479 -0.479;
    VALUE : WORST -0.618 -0.618 -0.618 -0.618;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio9_io_in[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.531 1.531 1.531 1.531;
    VALUE : WORST 1.864 1.864 1.864 1.864;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio9_io_in[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.411 -0.411 -0.411 -0.411;
    VALUE : WORST -0.537 -0.537 -0.537 -0.537;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio9_io_in[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.531 1.531 1.531 1.531;
    VALUE : WORST 1.864 1.864 1.864 1.864;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio9_io_in[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.404 -0.404 -0.404 -0.404;
    VALUE : WORST -0.526 -0.526 -0.526 -0.526;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio9_io_in[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.533 1.533 1.533 1.533;
    VALUE : WORST 1.867 1.867 1.867 1.867;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio9_io_in[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.374 -0.374 -0.374 -0.374;
    VALUE : WORST -0.478 -0.478 -0.478 -0.478;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio9_io_in[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.514 1.514 1.514 1.514;
    VALUE : WORST 1.845 1.845 1.845 1.845;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio9_io_in[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.388 -0.388 -0.388 -0.388;
    VALUE : WORST -0.502 -0.502 -0.502 -0.502;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio9_io_in[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.528 1.528 1.528 1.528;
    VALUE : WORST 1.860 1.860 1.860 1.860;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio9_io_in[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.370 -0.370 -0.370 -0.370;
    VALUE : WORST -0.486 -0.486 -0.486 -0.486;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio9_io_in[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.531 1.531 1.531 1.531;
    VALUE : WORST 1.865 1.865 1.865 1.865;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : gpio9_io_in[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.376 -0.376 -0.376 -0.376;
    VALUE : WORST -0.492 -0.492 -0.492 -0.492;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : gpio9_io_in[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.532 1.532 1.532 1.532;
    VALUE : WORST 1.865 1.865 1.865 1.865;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : local_int[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.020 -0.020 -0.020 -0.020;
    VALUE : WORST -0.048 -0.048 -0.048 -0.048;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : local_int[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.883 0.883 0.883 0.883;
    VALUE : WORST 1.070 1.070 1.070 1.070;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : local_int[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.004 0.004 0.004 0.004;
    VALUE : WORST -0.018 -0.018 -0.018 -0.018;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : local_int[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.957 0.957 0.957 0.957;
    VALUE : WORST 1.153 1.153 1.153 1.153;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : local_int[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.019 -0.019 -0.019 -0.019;
    VALUE : WORST -0.056 -0.056 -0.056 -0.056;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : local_int[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.928 0.928 0.928 0.928;
    VALUE : WORST 1.126 1.126 1.126 1.126;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : local_int[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.010 0.010 0.010 0.010;
    VALUE : WORST -0.008 -0.008 -0.008 -0.008;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : local_int[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.958 0.958 0.958 0.958;
    VALUE : WORST 1.165 1.165 1.165 1.165;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.108 -0.108 -0.108 -0.108;
    VALUE : WORST -0.158 -0.158 -0.158 -0.158;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.274 1.274 1.274 1.274;
    VALUE : WORST 1.520 1.520 1.520 1.520;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[10]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.246 -0.246 -0.246 -0.246;
    VALUE : WORST -0.330 -0.330 -0.330 -0.330;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[10]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.305 1.305 1.305 1.305;
    VALUE : WORST 1.595 1.595 1.595 1.595;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[11]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.141 -0.141 -0.141 -0.141;
    VALUE : WORST -0.200 -0.200 -0.200 -0.200;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[11]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.327 1.327 1.327 1.327;
    VALUE : WORST 1.600 1.600 1.600 1.600;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[12]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.223 -0.223 -0.223 -0.223;
    VALUE : WORST -0.301 -0.301 -0.301 -0.301;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[12]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.343 1.343 1.343 1.343;
    VALUE : WORST 1.620 1.620 1.620 1.620;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[13]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.230 -0.230 -0.230 -0.230;
    VALUE : WORST -0.315 -0.315 -0.315 -0.315;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[13]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.263 1.263 1.263 1.263;
    VALUE : WORST 1.549 1.549 1.549 1.549;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[14]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.246 -0.246 -0.246 -0.246;
    VALUE : WORST -0.332 -0.332 -0.332 -0.332;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[14]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.262 1.262 1.262 1.262;
    VALUE : WORST 1.547 1.547 1.547 1.547;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[15]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.223 -0.223 -0.223 -0.223;
    VALUE : WORST -0.297 -0.297 -0.297 -0.297;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[15]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.268 1.268 1.268 1.268;
    VALUE : WORST 1.554 1.554 1.554 1.554;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[16]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.232 -0.232 -0.232 -0.232;
    VALUE : WORST -0.308 -0.308 -0.308 -0.308;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[16]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.263 1.263 1.263 1.263;
    VALUE : WORST 1.547 1.547 1.547 1.547;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[17]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.171 -0.171 -0.171 -0.171;
    VALUE : WORST -0.234 -0.234 -0.234 -0.234;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[17]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.221 1.221 1.221 1.221;
    VALUE : WORST 1.485 1.485 1.485 1.485;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[18]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.109 -0.109 -0.109 -0.109;
    VALUE : WORST -0.157 -0.157 -0.157 -0.157;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[18]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.248 1.248 1.248 1.248;
    VALUE : WORST 1.532 1.532 1.532 1.532;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[19]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.226 -0.226 -0.226 -0.226;
    VALUE : WORST -0.304 -0.304 -0.304 -0.304;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[19]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.259 1.259 1.259 1.259;
    VALUE : WORST 1.544 1.544 1.544 1.544;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.174 -0.174 -0.174 -0.174;
    VALUE : WORST -0.249 -0.249 -0.249 -0.249;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.203 1.203 1.203 1.203;
    VALUE : WORST 1.469 1.469 1.469 1.469;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[20]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.199 -0.199 -0.199 -0.199;
    VALUE : WORST -0.265 -0.265 -0.265 -0.265;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[20]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.243 1.243 1.243 1.243;
    VALUE : WORST 1.528 1.528 1.528 1.528;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[21]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.169 -0.169 -0.169 -0.169;
    VALUE : WORST -0.237 -0.237 -0.237 -0.237;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[21]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.255 1.255 1.255 1.255;
    VALUE : WORST 1.537 1.537 1.537 1.537;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[22]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.084 -0.084 -0.084 -0.084;
    VALUE : WORST -0.118 -0.118 -0.118 -0.118;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[22]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.254 1.254 1.254 1.254;
    VALUE : WORST 1.546 1.546 1.546 1.546;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[23]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.159 -0.159 -0.159 -0.159;
    VALUE : WORST -0.218 -0.218 -0.218 -0.218;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[23]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.262 1.262 1.262 1.262;
    VALUE : WORST 1.547 1.547 1.547 1.547;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[24]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.156 -0.156 -0.156 -0.156;
    VALUE : WORST -0.213 -0.213 -0.213 -0.213;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[24]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.298 1.298 1.298 1.298;
    VALUE : WORST 1.576 1.576 1.576 1.576;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[25]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.338 -0.338 -0.338 -0.338;
    VALUE : WORST -0.438 -0.438 -0.438 -0.438;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[25]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.164 1.164 1.164 1.164;
    VALUE : WORST 1.416 1.416 1.416 1.416;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[26]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.271 -0.271 -0.271 -0.271;
    VALUE : WORST -0.360 -0.360 -0.360 -0.360;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[26]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.177 1.177 1.177 1.177;
    VALUE : WORST 1.427 1.427 1.427 1.427;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[27]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.269 -0.269 -0.269 -0.269;
    VALUE : WORST -0.358 -0.358 -0.358 -0.358;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[27]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.163 1.163 1.163 1.163;
    VALUE : WORST 1.413 1.413 1.413 1.413;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[28]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.247 -0.247 -0.247 -0.247;
    VALUE : WORST -0.333 -0.333 -0.333 -0.333;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[28]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.318 1.318 1.318 1.318;
    VALUE : WORST 1.613 1.613 1.613 1.613;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[29]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.181 -0.181 -0.181 -0.181;
    VALUE : WORST -0.251 -0.251 -0.251 -0.251;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[29]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.266 1.266 1.266 1.266;
    VALUE : WORST 1.552 1.552 1.552 1.552;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.093 -0.093 -0.093 -0.093;
    VALUE : WORST -0.145 -0.145 -0.145 -0.145;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.214 1.214 1.214 1.214;
    VALUE : WORST 1.478 1.478 1.478 1.478;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[30]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.197 -0.197 -0.197 -0.197;
    VALUE : WORST -0.271 -0.271 -0.271 -0.271;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[30]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.273 1.273 1.273 1.273;
    VALUE : WORST 1.561 1.561 1.561 1.561;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[31]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.255 -0.255 -0.255 -0.255;
    VALUE : WORST -0.335 -0.335 -0.335 -0.335;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[31]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.190 1.190 1.190 1.190;
    VALUE : WORST 1.450 1.450 1.450 1.450;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.109 -0.109 -0.109 -0.109;
    VALUE : WORST -0.163 -0.163 -0.163 -0.163;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.213 1.213 1.213 1.213;
    VALUE : WORST 1.481 1.481 1.481 1.481;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.015 -0.015 -0.015 -0.015;
    VALUE : WORST -0.049 -0.049 -0.049 -0.049;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.251 1.251 1.251 1.251;
    VALUE : WORST 1.517 1.517 1.517 1.517;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.030 -0.030 -0.030 -0.030;
    VALUE : WORST -0.068 -0.068 -0.068 -0.068;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.230 1.230 1.230 1.230;
    VALUE : WORST 1.490 1.490 1.490 1.490;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.115 -0.115 -0.115 -0.115;
    VALUE : WORST -0.168 -0.168 -0.168 -0.168;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.253 1.253 1.253 1.253;
    VALUE : WORST 1.525 1.525 1.525 1.525;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.058 -0.058 -0.058 -0.058;
    VALUE : WORST -0.113 -0.113 -0.113 -0.113;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.297 1.297 1.297 1.297;
    VALUE : WORST 1.552 1.552 1.552 1.552;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[8]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.212 -0.212 -0.212 -0.212;
    VALUE : WORST -0.286 -0.286 -0.286 -0.286;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[8]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.304 1.304 1.304 1.304;
    VALUE : WORST 1.587 1.587 1.587 1.587;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : mem_ahb_hrdata[9]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.231 -0.231 -0.231 -0.231;
    VALUE : WORST -0.314 -0.314 -0.314 -0.314;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : mem_ahb_hrdata[9]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.335 1.335 1.335 1.335;
    VALUE : WORST 1.614 1.614 1.614 1.614;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.738 -0.738 -0.738 -0.738;
    VALUE : WORST -0.936 -0.936 -0.936 -0.936;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.449 1.449 1.449 1.449;
    VALUE : WORST 1.766 1.766 1.766 1.766;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[10]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.263 -0.263 -0.263 -0.263;
    VALUE : WORST -0.359 -0.359 -0.359 -0.359;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[10]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.502 1.502 1.502 1.502;
    VALUE : WORST 1.827 1.827 1.827 1.827;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[11]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.255 -0.255 -0.255 -0.255;
    VALUE : WORST -0.349 -0.349 -0.349 -0.349;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[11]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.504 1.504 1.504 1.504;
    VALUE : WORST 1.826 1.826 1.826 1.826;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[12]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.189 -0.189 -0.189 -0.189;
    VALUE : WORST -0.277 -0.277 -0.277 -0.277;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[12]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.507 1.507 1.507 1.507;
    VALUE : WORST 1.830 1.830 1.830 1.830;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[13]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.123 -0.123 -0.123 -0.123;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[13]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.482 1.482 1.482 1.482;
    VALUE : WORST 1.803 1.803 1.803 1.803;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[14]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.135 -0.135 -0.135 -0.135;
    VALUE : WORST -0.202 -0.202 -0.202 -0.202;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[14]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.500 1.500 1.500 1.500;
    VALUE : WORST 1.825 1.825 1.825 1.825;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[15]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.125 -0.125 -0.125 -0.125;
    VALUE : WORST -0.190 -0.190 -0.190 -0.190;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[15]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.490 1.490 1.490 1.490;
    VALUE : WORST 1.814 1.814 1.814 1.814;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[16]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.184 -0.184 -0.184 -0.184;
    VALUE : WORST -0.269 -0.269 -0.269 -0.269;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[16]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.476 1.476 1.476 1.476;
    VALUE : WORST 1.798 1.798 1.798 1.798;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[17]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.120 -0.120 -0.120 -0.120;
    VALUE : WORST -0.184 -0.184 -0.184 -0.184;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[17]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.481 1.481 1.481 1.481;
    VALUE : WORST 1.800 1.800 1.800 1.800;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[18]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.199 -0.199 -0.199 -0.199;
    VALUE : WORST -0.280 -0.280 -0.280 -0.280;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[18]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.500 1.500 1.500 1.500;
    VALUE : WORST 1.821 1.821 1.821 1.821;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[19]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.002 0.002 0.002 0.002;
    VALUE : WORST -0.032 -0.032 -0.032 -0.032;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[19]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.487 1.487 1.487 1.487;
    VALUE : WORST 1.808 1.808 1.808 1.808;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.747 -0.747 -0.747 -0.747;
    VALUE : WORST -0.947 -0.947 -0.947 -0.947;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.450 1.450 1.450 1.450;
    VALUE : WORST 1.768 1.768 1.768 1.768;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[20]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.014 -0.014 -0.014 -0.014;
    VALUE : WORST -0.052 -0.052 -0.052 -0.052;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[20]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.489 1.489 1.489 1.489;
    VALUE : WORST 1.813 1.813 1.813 1.813;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[21]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.000 0.000 0.000 0.000;
    VALUE : WORST -0.035 -0.035 -0.035 -0.035;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[21]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.485 1.485 1.485 1.485;
    VALUE : WORST 1.809 1.809 1.809 1.809;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[22]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.015 -0.015 -0.015 -0.015;
    VALUE : WORST -0.052 -0.052 -0.052 -0.052;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[22]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.485 1.485 1.485 1.485;
    VALUE : WORST 1.811 1.811 1.811 1.811;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[23]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.100 -0.100 -0.100 -0.100;
    VALUE : WORST -0.158 -0.158 -0.158 -0.158;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[23]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.491 1.491 1.491 1.491;
    VALUE : WORST 1.810 1.810 1.810 1.810;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[24]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.272 -0.272 -0.272 -0.272;
    VALUE : WORST -0.369 -0.369 -0.369 -0.369;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[24]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.483 1.483 1.483 1.483;
    VALUE : WORST 1.806 1.806 1.806 1.806;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[25]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.142 -0.142 -0.142 -0.142;
    VALUE : WORST -0.210 -0.210 -0.210 -0.210;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[25]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.468 1.468 1.468 1.468;
    VALUE : WORST 1.788 1.788 1.788 1.788;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[26]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.139 -0.139 -0.139 -0.139;
    VALUE : WORST -0.206 -0.206 -0.206 -0.206;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[26]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.485 1.485 1.485 1.485;
    VALUE : WORST 1.805 1.805 1.805 1.805;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[27]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.142 -0.142 -0.142 -0.142;
    VALUE : WORST -0.210 -0.210 -0.210 -0.210;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[27]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.483 1.483 1.483 1.483;
    VALUE : WORST 1.804 1.804 1.804 1.804;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[28]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.042 -0.042 -0.042 -0.042;
    VALUE : WORST -0.088 -0.088 -0.088 -0.088;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[28]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.480 1.480 1.480 1.480;
    VALUE : WORST 1.799 1.799 1.799 1.799;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[29]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.037 -0.037 -0.037 -0.037;
    VALUE : WORST -0.082 -0.082 -0.082 -0.082;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[29]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.468 1.468 1.468 1.468;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.678 -0.678 -0.678 -0.678;
    VALUE : WORST -0.862 -0.862 -0.862 -0.862;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.453 1.453 1.453 1.453;
    VALUE : WORST 1.769 1.769 1.769 1.769;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[30]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.148 -0.148 -0.148 -0.148;
    VALUE : WORST -0.217 -0.217 -0.217 -0.217;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[30]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.475 1.475 1.475 1.475;
    VALUE : WORST 1.796 1.796 1.796 1.796;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[31]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.144 -0.144 -0.144 -0.144;
    VALUE : WORST -0.212 -0.212 -0.212 -0.212;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[31]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.469 1.469 1.469 1.469;
    VALUE : WORST 1.787 1.787 1.787 1.787;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.680 -0.680 -0.680 -0.680;
    VALUE : WORST -0.865 -0.865 -0.865 -0.865;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.450 1.450 1.450 1.450;
    VALUE : WORST 1.765 1.765 1.765 1.765;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.760 -0.760 -0.760 -0.760;
    VALUE : WORST -0.963 -0.963 -0.963 -0.963;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.465 1.465 1.465 1.465;
    VALUE : WORST 1.786 1.786 1.786 1.786;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.741 -0.741 -0.741 -0.741;
    VALUE : WORST -0.949 -0.949 -0.949 -0.949;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.462 1.462 1.462 1.462;
    VALUE : WORST 1.783 1.783 1.783 1.783;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.251 -1.251 -1.251 -1.251;
    VALUE : WORST -1.562 -1.562 -1.562 -1.562;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.501 1.501 1.501 1.501;
    VALUE : WORST 1.823 1.823 1.823 1.823;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.322 -0.322 -0.322 -0.322;
    VALUE : WORST -0.435 -0.435 -0.435 -0.435;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.484 1.484 1.484 1.484;
    VALUE : WORST 1.804 1.804 1.804 1.804;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[8]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.270 -0.270 -0.270 -0.270;
    VALUE : WORST -0.368 -0.368 -0.368 -0.368;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[8]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.503 1.503 1.503 1.503;
    VALUE : WORST 1.827 1.827 1.827 1.827;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_haddr[9]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.283 -0.283 -0.283 -0.283;
    VALUE : WORST -0.383 -0.383 -0.383 -0.383;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_haddr[9]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.498 1.498 1.498 1.498;
    VALUE : WORST 1.823 1.823 1.823 1.823;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hburst[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.730 -0.730 -0.730 -0.730;
    VALUE : WORST -0.935 -0.935 -0.935 -0.935;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hburst[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.144 1.144 1.144 1.144;
    VALUE : WORST 1.386 1.386 1.386 1.386;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hburst[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.480 -0.480 -0.480 -0.480;
    VALUE : WORST -0.621 -0.621 -0.621 -0.621;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hburst[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.372 1.372 1.372 1.372;
    VALUE : WORST 1.665 1.665 1.665 1.665;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hburst[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.471 -0.471 -0.471 -0.471;
    VALUE : WORST -0.608 -0.608 -0.608 -0.608;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hburst[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.387 1.387 1.387 1.387;
    VALUE : WORST 1.680 1.680 1.680 1.680;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hsize[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.385 -0.385 -0.385 -0.385;
    VALUE : WORST -0.487 -0.487 -0.487 -0.487;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hsize[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.171 1.171 1.171 1.171;
    VALUE : WORST 1.415 1.415 1.415 1.415;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hsize[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.155 -0.155 -0.155 -0.155;
    VALUE : WORST -0.205 -0.205 -0.205 -0.205;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hsize[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.078 1.078 1.078 1.078;
    VALUE : WORST 1.315 1.315 1.315 1.315;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hsize[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.353 -0.353 -0.353 -0.353;
    VALUE : WORST -0.447 -0.447 -0.447 -0.447;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hsize[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.627 1.627 1.627 1.627;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_htrans[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.404 -0.404 -0.404 -0.404;
    VALUE : WORST -0.511 -0.511 -0.511 -0.511;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_htrans[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.055 1.055 1.055 1.055;
    VALUE : WORST 1.269 1.269 1.269 1.269;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_htrans[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.468 -0.468 -0.468 -0.468;
    VALUE : WORST -0.605 -0.605 -0.605 -0.605;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_htrans[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.079 1.079 1.079 1.079;
    VALUE : WORST 1.303 1.303 1.303 1.303;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.336 -1.336 -1.336 -1.336;
    VALUE : WORST -1.662 -1.662 -1.662 -1.662;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.541 1.541 1.541 1.541;
    VALUE : WORST 1.876 1.876 1.876 1.876;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[10]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.323 -1.323 -1.323 -1.323;
    VALUE : WORST -1.647 -1.647 -1.647 -1.647;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[10]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.532 1.532 1.532 1.532;
    VALUE : WORST 1.865 1.865 1.865 1.865;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[11]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.326 -1.326 -1.326 -1.326;
    VALUE : WORST -1.651 -1.651 -1.651 -1.651;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[11]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.535 1.535 1.535 1.535;
    VALUE : WORST 1.869 1.869 1.869 1.869;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[12]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.321 -1.321 -1.321 -1.321;
    VALUE : WORST -1.645 -1.645 -1.645 -1.645;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[12]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.537 1.537 1.537 1.537;
    VALUE : WORST 1.870 1.870 1.870 1.870;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[13]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.313 -1.313 -1.313 -1.313;
    VALUE : WORST -1.635 -1.635 -1.635 -1.635;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[13]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.529 1.529 1.529 1.529;
    VALUE : WORST 1.860 1.860 1.860 1.860;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[14]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.311 -1.311 -1.311 -1.311;
    VALUE : WORST -1.633 -1.633 -1.633 -1.633;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[14]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.525 1.525 1.525 1.525;
    VALUE : WORST 1.857 1.857 1.857 1.857;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[15]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.319 -1.319 -1.319 -1.319;
    VALUE : WORST -1.643 -1.643 -1.643 -1.643;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[15]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.534 1.534 1.534 1.534;
    VALUE : WORST 1.865 1.865 1.865 1.865;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[16]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.295 -1.295 -1.295 -1.295;
    VALUE : WORST -1.614 -1.614 -1.614 -1.614;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[16]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.530 1.530 1.530 1.530;
    VALUE : WORST 1.860 1.860 1.860 1.860;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[17]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.288 -1.288 -1.288 -1.288;
    VALUE : WORST -1.608 -1.608 -1.608 -1.608;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[17]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.503 1.503 1.503 1.503;
    VALUE : WORST 1.832 1.832 1.832 1.832;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[18]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.285 -1.285 -1.285 -1.285;
    VALUE : WORST -1.602 -1.602 -1.602 -1.602;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[18]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.523 1.523 1.523 1.523;
    VALUE : WORST 1.851 1.851 1.851 1.851;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[19]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.281 -1.281 -1.281 -1.281;
    VALUE : WORST -1.600 -1.600 -1.600 -1.600;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[19]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.511 1.511 1.511 1.511;
    VALUE : WORST 1.838 1.838 1.838 1.838;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.337 -1.337 -1.337 -1.337;
    VALUE : WORST -1.663 -1.663 -1.663 -1.663;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.543 1.543 1.543 1.543;
    VALUE : WORST 1.877 1.877 1.877 1.877;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[20]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.289 -1.289 -1.289 -1.289;
    VALUE : WORST -1.607 -1.607 -1.607 -1.607;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[20]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.527 1.527 1.527 1.527;
    VALUE : WORST 1.856 1.856 1.856 1.856;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[21]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.287 -1.287 -1.287 -1.287;
    VALUE : WORST -1.606 -1.606 -1.606 -1.606;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[21]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.520 1.520 1.520 1.520;
    VALUE : WORST 1.849 1.849 1.849 1.849;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[22]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.276 -1.276 -1.276 -1.276;
    VALUE : WORST -1.596 -1.596 -1.596 -1.596;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[22]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.510 1.510 1.510 1.510;
    VALUE : WORST 1.834 1.834 1.834 1.834;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[23]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.283 -1.283 -1.283 -1.283;
    VALUE : WORST -1.601 -1.601 -1.601 -1.601;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[23]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.498 1.498 1.498 1.498;
    VALUE : WORST 1.827 1.827 1.827 1.827;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[24]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.295 -1.295 -1.295 -1.295;
    VALUE : WORST -1.615 -1.615 -1.615 -1.615;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[24]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.508 1.508 1.508 1.508;
    VALUE : WORST 1.838 1.838 1.838 1.838;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[25]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.278 -1.278 -1.278 -1.278;
    VALUE : WORST -1.595 -1.595 -1.595 -1.595;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[25]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.502 1.502 1.502 1.502;
    VALUE : WORST 1.829 1.829 1.829 1.829;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[26]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.269 -1.269 -1.269 -1.269;
    VALUE : WORST -1.585 -1.585 -1.585 -1.585;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[26]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 1.839 1.839 1.839 1.839;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[27]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.290 -1.290 -1.290 -1.290;
    VALUE : WORST -1.609 -1.609 -1.609 -1.609;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[27]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 1.841 1.841 1.841 1.841;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[28]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.270 -1.270 -1.270 -1.270;
    VALUE : WORST -1.586 -1.586 -1.586 -1.586;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[28]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.521 1.521 1.521 1.521;
    VALUE : WORST 1.847 1.847 1.847 1.847;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[29]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.262 -1.262 -1.262 -1.262;
    VALUE : WORST -1.576 -1.576 -1.576 -1.576;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[29]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.516 1.516 1.516 1.516;
    VALUE : WORST 1.841 1.841 1.841 1.841;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.327 -1.327 -1.327 -1.327;
    VALUE : WORST -1.652 -1.652 -1.652 -1.652;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.537 1.537 1.537 1.537;
    VALUE : WORST 1.870 1.870 1.870 1.870;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[30]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.273 -1.273 -1.273 -1.273;
    VALUE : WORST -1.589 -1.589 -1.589 -1.589;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[30]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.489 1.489 1.489 1.489;
    VALUE : WORST 1.816 1.816 1.816 1.816;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[31]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.235 -1.235 -1.235 -1.235;
    VALUE : WORST -1.544 -1.544 -1.544 -1.544;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[31]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 1.834 1.834 1.834 1.834;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.336 -1.336 -1.336 -1.336;
    VALUE : WORST -1.662 -1.662 -1.662 -1.662;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.542 1.542 1.542 1.542;
    VALUE : WORST 1.876 1.876 1.876 1.876;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.333 -1.333 -1.333 -1.333;
    VALUE : WORST -1.659 -1.659 -1.659 -1.659;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.543 1.543 1.543 1.543;
    VALUE : WORST 1.878 1.878 1.878 1.878;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.331 -1.331 -1.331 -1.331;
    VALUE : WORST -1.657 -1.657 -1.657 -1.657;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.539 1.539 1.539 1.539;
    VALUE : WORST 1.873 1.873 1.873 1.873;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.323 -1.323 -1.323 -1.323;
    VALUE : WORST -1.647 -1.647 -1.647 -1.647;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.537 1.537 1.537 1.537;
    VALUE : WORST 1.870 1.870 1.870 1.870;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.329 -1.329 -1.329 -1.329;
    VALUE : WORST -1.655 -1.655 -1.655 -1.655;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.539 1.539 1.539 1.539;
    VALUE : WORST 1.873 1.873 1.873 1.873;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[8]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.322 -1.322 -1.322 -1.322;
    VALUE : WORST -1.646 -1.646 -1.646 -1.646;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[8]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.530 1.530 1.530 1.530;
    VALUE : WORST 1.863 1.863 1.863 1.863;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : sys_clk; TO : slave_ahb_hwdata[9]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -1.319 -1.319 -1.319 -1.319;
    VALUE : WORST -1.643 -1.643 -1.643 -1.643;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : sys_clk; TO : slave_ahb_hwdata[9]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.531 1.531 1.531 1.531;
    VALUE : WORST 1.864 1.864 1.864 1.864;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : dmactive; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.097 2.140 2.097 2.140;
    VALUE : WORST 2.563 2.616 2.563 2.616;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hready; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.355 2.594 2.355 2.594;
    VALUE : WORST 2.913 3.166 2.913 3.166;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwrite; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.051 3.048 2.051 3.048;
    VALUE : WORST 2.533 3.725 2.533 3.725;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : resetn_out; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.577 2.792 2.577 2.792;
    VALUE : WORST 3.153 3.411 3.153 3.411;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hreadyout; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.008 2.652 2.008 2.652;
    VALUE : WORST 2.470 3.240 2.470 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hresp; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.153 2.929 2.153 2.929;
    VALUE : WORST 2.654 3.591 2.654 3.591;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : sys_ctrl_hseBypass; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.390 2.539 2.390 2.539;
    VALUE : WORST 2.928 3.102 2.928 3.102;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : sys_ctrl_hseEnable; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.379 2.529 2.379 2.529;
    VALUE : WORST 2.910 3.091 2.910 3.091;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : sys_ctrl_pllEnable; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.280 2.432 2.280 2.432;
    VALUE : WORST 2.802 2.972 2.802 2.972;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : sys_ctrl_sleep; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.675 2.963 2.675 2.963;
    VALUE : WORST 3.280 3.621 3.280 3.621;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : sys_ctrl_standby; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.252 2.956 2.252 2.956;
    VALUE : WORST 2.762 3.612 2.762 3.612;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : sys_ctrl_stop; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.097 2.786 2.097 2.786;
    VALUE : WORST 2.571 3.405 2.571 3.405;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : ext_dma_DMACCLR[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.092 2.994 2.092 2.994;
    VALUE : WORST 2.559 3.660 2.559 3.660;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : ext_dma_DMACCLR[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.160 3.042 2.160 3.042;
    VALUE : WORST 2.641 3.717 2.641 3.717;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : ext_dma_DMACCLR[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.129 3.008 2.129 3.008;
    VALUE : WORST 2.604 3.676 2.604 3.676;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : ext_dma_DMACCLR[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.146 3.027 2.146 3.027;
    VALUE : WORST 2.624 3.699 2.624 3.699;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : ext_dma_DMACTC[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.078 3.023 2.078 3.023;
    VALUE : WORST 2.540 3.693 2.540 3.693;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : ext_dma_DMACTC[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.144 3.051 2.144 3.051;
    VALUE : WORST 2.623 3.729 2.623 3.729;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : ext_dma_DMACTC[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.190 3.032 2.190 3.032;
    VALUE : WORST 2.679 3.706 2.679 3.706;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : ext_dma_DMACTC[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.214 3.038 2.214 3.038;
    VALUE : WORST 2.709 3.713 2.709 3.713;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio0_io_out_data[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.370 2.796 2.370 2.796;
    VALUE : WORST 2.897 3.386 2.897 3.386;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio0_io_out_data[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.367 2.879 2.367 2.879;
    VALUE : WORST 2.917 3.515 2.917 3.515;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio0_io_out_data[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.346 2.847 2.346 2.847;
    VALUE : WORST 2.867 3.479 2.867 3.479;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio0_io_out_data[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.266 2.754 2.266 2.754;
    VALUE : WORST 2.791 3.363 2.791 3.363;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio0_io_out_data[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.159 2.812 2.159 2.812;
    VALUE : WORST 2.661 3.434 2.661 3.434;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio0_io_out_data[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.280 2.929 2.280 2.929;
    VALUE : WORST 2.808 3.580 2.808 3.580;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio0_io_out_data[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.235 2.692 2.235 2.692;
    VALUE : WORST 2.744 3.301 2.744 3.301;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio0_io_out_data[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.366 2.925 2.366 2.925;
    VALUE : WORST 2.904 3.593 2.904 3.593;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio0_io_out_en[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.999 2.455 1.999 2.455;
    VALUE : WORST 2.446 2.999 2.446 2.999;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio0_io_out_en[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.032 2.438 2.032 2.438;
    VALUE : WORST 2.484 2.973 2.484 2.973;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio0_io_out_en[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.014 2.560 2.014 2.560;
    VALUE : WORST 2.470 3.123 2.470 3.123;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio0_io_out_en[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.002 2.581 2.002 2.581;
    VALUE : WORST 2.447 3.154 2.447 3.154;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio0_io_out_en[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.981 2.558 1.981 2.558;
    VALUE : WORST 2.429 3.126 2.429 3.126;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio0_io_out_en[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.057 2.597 2.057 2.597;
    VALUE : WORST 2.515 3.175 2.515 3.175;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio0_io_out_en[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.978 2.584 1.978 2.584;
    VALUE : WORST 2.418 3.158 2.418 3.158;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio0_io_out_en[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.026 2.594 2.026 2.594;
    VALUE : WORST 2.481 3.170 2.481 3.170;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio1_io_out_data[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.098 2.789 2.098 2.789;
    VALUE : WORST 2.569 3.408 2.569 3.408;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio1_io_out_data[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.177 2.820 2.177 2.820;
    VALUE : WORST 2.662 3.447 2.662 3.447;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio1_io_out_data[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.147 2.809 2.147 2.809;
    VALUE : WORST 2.624 3.433 2.624 3.433;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio1_io_out_data[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.182 2.961 2.182 2.961;
    VALUE : WORST 2.685 3.617 2.685 3.617;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio1_io_out_data[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.178 2.907 2.178 2.907;
    VALUE : WORST 2.653 3.582 2.653 3.582;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio1_io_out_data[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.212 2.893 2.212 2.893;
    VALUE : WORST 2.714 3.536 2.714 3.536;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio1_io_out_data[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.083 2.799 2.083 2.799;
    VALUE : WORST 2.552 3.421 2.552 3.421;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio1_io_out_data[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.155 2.927 2.155 2.927;
    VALUE : WORST 2.635 3.578 2.635 3.578;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio1_io_out_en[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.991 2.624 1.991 2.624;
    VALUE : WORST 2.434 3.205 2.434 3.205;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio1_io_out_en[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.986 2.572 1.986 2.572;
    VALUE : WORST 2.428 3.143 2.428 3.143;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio1_io_out_en[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.026 2.667 2.026 2.667;
    VALUE : WORST 2.478 3.259 2.478 3.259;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio1_io_out_en[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.005 2.651 2.005 2.651;
    VALUE : WORST 2.450 3.241 2.450 3.241;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio1_io_out_en[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.967 2.687 1.967 2.687;
    VALUE : WORST 2.411 3.284 2.411 3.284;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio1_io_out_en[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.030 2.721 2.030 2.721;
    VALUE : WORST 2.482 3.326 2.482 3.326;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio1_io_out_en[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.995 2.697 1.995 2.697;
    VALUE : WORST 2.439 3.294 2.439 3.294;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio1_io_out_en[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.994 2.716 1.994 2.716;
    VALUE : WORST 2.440 3.319 2.440 3.319;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio2_io_out_data[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.126 2.896 2.126 2.896;
    VALUE : WORST 2.603 3.541 2.603 3.541;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio2_io_out_data[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.104 2.825 2.104 2.825;
    VALUE : WORST 2.572 3.452 2.572 3.452;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio2_io_out_data[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.136 2.908 2.136 2.908;
    VALUE : WORST 2.613 3.555 2.613 3.555;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio2_io_out_data[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.220 2.904 2.220 2.904;
    VALUE : WORST 2.716 3.554 2.716 3.554;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio2_io_out_data[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.205 2.944 2.205 2.944;
    VALUE : WORST 2.702 3.597 2.702 3.597;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio2_io_out_data[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.056 2.876 2.056 2.876;
    VALUE : WORST 2.520 3.515 2.520 3.515;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio2_io_out_data[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.056 2.887 2.056 2.887;
    VALUE : WORST 2.515 3.529 2.515 3.529;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio2_io_out_data[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.142 2.912 2.142 2.912;
    VALUE : WORST 2.629 3.558 2.629 3.558;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio2_io_out_en[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.074 2.857 2.074 2.857;
    VALUE : WORST 2.544 3.491 2.544 3.491;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio2_io_out_en[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.158 2.894 2.158 2.894;
    VALUE : WORST 2.638 3.537 2.638 3.537;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio2_io_out_en[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.090 2.866 2.090 2.866;
    VALUE : WORST 2.561 3.509 2.561 3.509;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio2_io_out_en[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.094 2.848 2.094 2.848;
    VALUE : WORST 2.590 3.478 2.590 3.478;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio2_io_out_en[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.059 2.741 2.059 2.741;
    VALUE : WORST 2.519 3.349 2.519 3.349;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio2_io_out_en[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.984 2.636 1.984 2.636;
    VALUE : WORST 2.426 3.222 2.426 3.222;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio2_io_out_en[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.945 2.699 1.945 2.699;
    VALUE : WORST 2.391 3.298 2.391 3.298;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio2_io_out_en[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.953 2.755 1.953 2.755;
    VALUE : WORST 2.388 3.377 2.388 3.377;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio3_io_out_data[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.972 2.859 1.972 2.859;
    VALUE : WORST 2.419 3.495 2.419 3.495;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio3_io_out_data[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.947 2.968 1.947 2.968;
    VALUE : WORST 2.380 3.627 2.380 3.627;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio3_io_out_data[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.964 2.955 1.964 2.955;
    VALUE : WORST 2.408 3.607 2.408 3.607;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio3_io_out_data[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.935 2.926 1.935 2.926;
    VALUE : WORST 2.365 3.572 2.365 3.572;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio3_io_out_data[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.931 2.286 1.931 2.286;
    VALUE : WORST 2.379 2.794 2.379 2.794;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio3_io_out_data[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.014 2.277 2.014 2.277;
    VALUE : WORST 2.464 2.792 2.464 2.792;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio3_io_out_data[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.985 2.323 1.985 2.323;
    VALUE : WORST 2.419 2.876 2.419 2.876;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio3_io_out_data[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.069 2.356 2.069 2.356;
    VALUE : WORST 2.532 2.906 2.532 2.906;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio3_io_out_en[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.978 2.770 1.978 2.770;
    VALUE : WORST 2.418 3.385 2.418 3.385;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio3_io_out_en[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.959 2.814 1.959 2.814;
    VALUE : WORST 2.404 3.439 2.404 3.439;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio3_io_out_en[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.000 2.765 2.000 2.765;
    VALUE : WORST 2.445 3.378 2.445 3.378;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio3_io_out_en[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.966 2.784 1.966 2.784;
    VALUE : WORST 2.404 3.402 2.404 3.402;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio3_io_out_en[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.048 2.750 2.048 2.750;
    VALUE : WORST 2.510 3.361 2.510 3.361;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio3_io_out_en[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.015 2.842 2.015 2.842;
    VALUE : WORST 2.475 3.472 2.475 3.472;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio3_io_out_en[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.012 2.730 2.012 2.730;
    VALUE : WORST 2.453 3.343 2.453 3.343;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio3_io_out_en[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.084 2.736 2.084 2.736;
    VALUE : WORST 2.559 3.344 2.559 3.344;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio4_io_out_data[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.991 2.851 1.991 2.851;
    VALUE : WORST 2.436 3.485 2.436 3.485;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio4_io_out_data[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.912 2.413 1.912 2.413;
    VALUE : WORST 2.337 2.950 2.337 2.950;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio4_io_out_data[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.908 2.356 1.908 2.356;
    VALUE : WORST 2.332 2.880 2.332 2.880;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio4_io_out_data[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.955 2.474 1.955 2.474;
    VALUE : WORST 2.389 3.024 2.389 3.024;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio4_io_out_data[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.999 2.536 1.999 2.536;
    VALUE : WORST 2.447 3.092 2.447 3.092;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio4_io_out_data[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.011 2.864 2.011 2.864;
    VALUE : WORST 2.461 3.494 2.461 3.494;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio4_io_out_data[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.994 2.906 1.994 2.906;
    VALUE : WORST 2.437 3.552 2.437 3.552;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio4_io_out_data[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.927 2.852 1.927 2.852;
    VALUE : WORST 2.355 3.486 2.355 3.486;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio4_io_out_en[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.022 2.830 2.022 2.830;
    VALUE : WORST 2.471 3.459 2.471 3.459;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio4_io_out_en[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.980 2.806 1.980 2.806;
    VALUE : WORST 2.420 3.430 2.420 3.430;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio4_io_out_en[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.026 2.909 2.026 2.909;
    VALUE : WORST 2.477 3.549 2.477 3.549;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio4_io_out_en[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.962 2.818 1.962 2.818;
    VALUE : WORST 2.398 3.444 2.398 3.444;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio4_io_out_en[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.987 2.869 1.987 2.869;
    VALUE : WORST 2.429 3.507 2.429 3.507;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio4_io_out_en[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.045 2.437 2.045 2.437;
    VALUE : WORST 2.503 2.979 2.503 2.979;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio4_io_out_en[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.033 2.535 2.033 2.535;
    VALUE : WORST 2.500 3.096 2.500 3.096;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio4_io_out_en[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.016 2.425 2.016 2.425;
    VALUE : WORST 2.464 2.964 2.464 2.964;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio5_io_out_data[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.074 2.696 2.074 2.696;
    VALUE : WORST 2.543 3.289 2.543 3.289;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio5_io_out_data[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.993 2.872 1.993 2.872;
    VALUE : WORST 2.437 3.508 2.437 3.508;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio5_io_out_data[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.974 2.830 1.974 2.830;
    VALUE : WORST 2.413 3.459 2.413 3.459;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio5_io_out_data[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.008 2.780 2.008 2.780;
    VALUE : WORST 2.455 3.398 2.455 3.398;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio5_io_out_data[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.958 2.798 1.958 2.798;
    VALUE : WORST 2.393 3.428 2.393 3.428;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio5_io_out_data[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.965 2.851 1.965 2.851;
    VALUE : WORST 2.401 3.484 2.401 3.484;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio5_io_out_data[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.968 2.866 1.968 2.866;
    VALUE : WORST 2.409 3.504 2.409 3.504;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio5_io_out_data[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.955 2.835 1.955 2.835;
    VALUE : WORST 2.390 3.464 2.390 3.464;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio5_io_out_en[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.042 2.354 2.042 2.354;
    VALUE : WORST 2.503 2.877 2.503 2.877;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio5_io_out_en[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.996 2.786 1.996 2.786;
    VALUE : WORST 2.442 3.406 2.442 3.406;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio5_io_out_en[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.996 2.731 1.996 2.731;
    VALUE : WORST 2.439 3.337 2.439 3.337;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio5_io_out_en[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.038 2.830 2.038 2.830;
    VALUE : WORST 2.491 3.459 2.491 3.459;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio5_io_out_en[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.020 2.886 2.020 2.886;
    VALUE : WORST 2.470 3.528 2.470 3.528;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio5_io_out_en[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.032 2.919 2.032 2.919;
    VALUE : WORST 2.485 3.568 2.485 3.568;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio5_io_out_en[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.016 2.845 2.016 2.845;
    VALUE : WORST 2.464 3.477 2.464 3.477;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio5_io_out_en[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.964 2.714 1.964 2.714;
    VALUE : WORST 2.403 3.316 2.403 3.316;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio6_io_out_data[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.920 2.813 1.920 2.813;
    VALUE : WORST 2.348 3.438 2.348 3.438;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio6_io_out_data[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.970 2.889 1.970 2.889;
    VALUE : WORST 2.408 3.531 2.408 3.531;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio6_io_out_data[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.969 2.875 1.969 2.875;
    VALUE : WORST 2.407 3.513 2.407 3.513;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio6_io_out_data[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.965 2.872 1.965 2.872;
    VALUE : WORST 2.403 3.510 2.403 3.510;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio6_io_out_data[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.957 2.795 1.957 2.795;
    VALUE : WORST 2.393 3.416 2.393 3.416;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio6_io_out_data[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.923 2.808 1.923 2.808;
    VALUE : WORST 2.350 3.432 2.350 3.432;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio6_io_out_data[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.949 2.829 1.949 2.829;
    VALUE : WORST 2.383 3.458 2.383 3.458;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio6_io_out_data[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.912 2.893 1.912 2.893;
    VALUE : WORST 2.338 3.536 2.338 3.536;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio6_io_out_en[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.016 2.784 2.016 2.784;
    VALUE : WORST 2.465 3.403 2.465 3.403;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio6_io_out_en[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.985 2.921 1.985 2.921;
    VALUE : WORST 2.428 3.570 2.428 3.570;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio6_io_out_en[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.964 2.948 1.964 2.948;
    VALUE : WORST 2.401 3.603 2.401 3.603;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio6_io_out_en[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.009 2.953 2.009 2.953;
    VALUE : WORST 2.456 3.609 2.456 3.609;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio6_io_out_en[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.012 2.859 2.012 2.859;
    VALUE : WORST 2.459 3.493 2.459 3.493;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio6_io_out_en[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.996 2.821 1.996 2.821;
    VALUE : WORST 2.440 3.448 2.440 3.448;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio6_io_out_en[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.994 2.827 1.994 2.827;
    VALUE : WORST 2.437 3.456 2.437 3.456;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio6_io_out_en[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.967 2.835 1.967 2.835;
    VALUE : WORST 2.405 3.465 2.405 3.465;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio7_io_out_data[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.895 2.839 1.895 2.839;
    VALUE : WORST 2.316 3.483 2.316 3.483;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio7_io_out_data[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.937 2.869 1.937 2.869;
    VALUE : WORST 2.368 3.521 2.368 3.521;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio7_io_out_data[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.971 2.876 1.971 2.876;
    VALUE : WORST 2.409 3.509 2.409 3.509;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio7_io_out_data[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.928 2.811 1.928 2.811;
    VALUE : WORST 2.356 3.436 2.356 3.436;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio7_io_out_data[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.916 2.925 1.916 2.925;
    VALUE : WORST 2.342 3.575 2.342 3.575;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio7_io_out_data[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.019 2.808 2.019 2.808;
    VALUE : WORST 2.468 3.432 2.468 3.432;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio7_io_out_data[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.064 2.759 2.064 2.759;
    VALUE : WORST 2.523 3.371 2.523 3.371;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio7_io_out_data[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.984 2.793 1.984 2.793;
    VALUE : WORST 2.425 3.406 2.425 3.406;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio7_io_out_en[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.028 2.857 2.028 2.857;
    VALUE : WORST 2.478 3.498 2.478 3.498;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio7_io_out_en[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.009 2.866 2.009 2.866;
    VALUE : WORST 2.457 3.502 2.457 3.502;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio7_io_out_en[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.018 2.914 2.018 2.914;
    VALUE : WORST 2.466 3.561 2.466 3.561;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio7_io_out_en[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.942 2.835 1.942 2.835;
    VALUE : WORST 2.374 3.461 2.374 3.461;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio7_io_out_en[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.930 2.820 1.930 2.820;
    VALUE : WORST 2.359 3.445 2.359 3.445;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio7_io_out_en[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.096 2.547 2.096 2.547;
    VALUE : WORST 2.569 3.111 2.569 3.111;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio7_io_out_en[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.080 2.406 2.080 2.406;
    VALUE : WORST 2.543 2.941 2.543 2.941;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio7_io_out_en[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.053 2.336 2.053 2.336;
    VALUE : WORST 2.514 2.855 2.514 2.855;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio8_io_out_data[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.965 2.835 1.965 2.835;
    VALUE : WORST 2.402 3.465 2.402 3.465;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio8_io_out_data[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.950 2.769 1.950 2.769;
    VALUE : WORST 2.384 3.384 2.384 3.384;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio8_io_out_data[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.947 2.695 1.947 2.695;
    VALUE : WORST 2.380 3.293 2.380 3.293;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio8_io_out_data[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.984 2.803 1.984 2.803;
    VALUE : WORST 2.426 3.426 2.426 3.426;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio8_io_out_data[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.985 2.801 1.985 2.801;
    VALUE : WORST 2.429 3.423 2.429 3.423;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio8_io_out_data[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.968 2.754 1.968 2.754;
    VALUE : WORST 2.406 3.366 2.406 3.366;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio8_io_out_data[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.930 2.769 1.930 2.769;
    VALUE : WORST 2.361 3.384 2.361 3.384;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio8_io_out_data[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.035 2.613 2.035 2.613;
    VALUE : WORST 2.487 3.193 2.487 3.193;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio8_io_out_en[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.163 2.588 2.163 2.588;
    VALUE : WORST 2.645 3.169 2.645 3.169;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio8_io_out_en[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.064 2.539 2.064 2.539;
    VALUE : WORST 2.537 3.103 2.537 3.103;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio8_io_out_en[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.090 2.518 2.090 2.518;
    VALUE : WORST 2.561 3.078 2.561 3.078;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio8_io_out_en[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.127 2.599 2.127 2.599;
    VALUE : WORST 2.607 3.176 2.607 3.176;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio8_io_out_en[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.032 2.435 2.032 2.435;
    VALUE : WORST 2.484 2.976 2.484 2.976;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio8_io_out_en[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.095 2.550 2.095 2.550;
    VALUE : WORST 2.571 3.117 2.571 3.117;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio8_io_out_en[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.120 2.536 2.120 2.536;
    VALUE : WORST 2.592 3.100 2.592 3.100;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio8_io_out_en[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.103 2.621 2.103 2.621;
    VALUE : WORST 2.586 3.204 2.586 3.204;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio9_io_out_data[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.911 2.620 1.911 2.620;
    VALUE : WORST 2.336 3.200 2.336 3.200;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio9_io_out_data[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.974 2.658 1.974 2.658;
    VALUE : WORST 2.422 3.249 2.422 3.249;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio9_io_out_data[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.067 2.690 2.067 2.690;
    VALUE : WORST 2.530 3.288 2.530 3.288;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio9_io_out_data[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.051 2.848 2.051 2.848;
    VALUE : WORST 2.515 3.481 2.515 3.481;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio9_io_out_data[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.086 2.720 2.086 2.720;
    VALUE : WORST 2.558 3.324 2.558 3.324;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio9_io_out_data[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.102 2.720 2.102 2.720;
    VALUE : WORST 2.577 3.325 2.577 3.325;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio9_io_out_data[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.068 2.412 2.068 2.412;
    VALUE : WORST 2.529 2.948 2.529 2.948;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio9_io_out_data[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.084 2.805 2.084 2.805;
    VALUE : WORST 2.548 3.413 2.548 3.413;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio9_io_out_en[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.981 2.578 1.981 2.578;
    VALUE : WORST 2.422 3.151 2.422 3.151;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio9_io_out_en[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.102 2.368 2.102 2.368;
    VALUE : WORST 2.578 2.894 2.578 2.894;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio9_io_out_en[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.069 2.514 2.069 2.514;
    VALUE : WORST 2.563 3.072 2.563 3.072;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio9_io_out_en[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.111 2.376 2.111 2.376;
    VALUE : WORST 2.580 2.905 2.580 2.905;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio9_io_out_en[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.156 2.454 2.156 2.454;
    VALUE : WORST 2.641 3.000 2.641 3.000;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio9_io_out_en[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.126 2.433 2.126 2.433;
    VALUE : WORST 2.613 2.973 2.613 2.973;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio9_io_out_en[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.987 2.244 1.987 2.244;
    VALUE : WORST 2.432 2.743 2.432 2.743;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : gpio9_io_out_en[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.976 2.250 1.976 2.250;
    VALUE : WORST 2.427 2.750 2.427 2.750;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.041 2.976 2.041 2.976;
    VALUE : WORST 2.519 3.637 2.519 3.637;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[10]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.074 2.984 2.074 2.984;
    VALUE : WORST 2.554 3.647 2.554 3.647;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[11]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.193 3.014 2.193 3.014;
    VALUE : WORST 2.681 3.684 2.681 3.684;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[12]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.092 2.974 2.092 2.974;
    VALUE : WORST 2.564 3.635 2.564 3.635;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[13]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.044 2.959 2.044 2.959;
    VALUE : WORST 2.505 3.616 2.505 3.616;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[14]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.120 3.014 2.120 3.014;
    VALUE : WORST 2.594 3.684 2.594 3.684;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[15]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.038 2.923 2.038 2.923;
    VALUE : WORST 2.492 3.572 2.492 3.572;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[16]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.061 2.941 2.061 2.941;
    VALUE : WORST 2.520 3.594 2.520 3.594;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[17]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.093 2.985 2.093 2.985;
    VALUE : WORST 2.572 3.648 2.572 3.648;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[18]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.114 2.991 2.114 2.991;
    VALUE : WORST 2.584 3.655 2.584 3.655;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[19]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.074 2.953 2.074 2.953;
    VALUE : WORST 2.540 3.610 2.540 3.610;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.078 3.040 2.078 3.040;
    VALUE : WORST 2.558 3.716 2.558 3.716;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[20]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.128 2.988 2.128 2.988;
    VALUE : WORST 2.604 3.652 2.604 3.652;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[21]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.139 3.011 2.139 3.011;
    VALUE : WORST 2.615 3.680 2.615 3.680;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[22]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.111 3.016 2.111 3.016;
    VALUE : WORST 2.588 3.686 2.588 3.686;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[23]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.115 3.018 2.115 3.018;
    VALUE : WORST 2.592 3.689 2.592 3.689;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[24]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.160 3.011 2.160 3.011;
    VALUE : WORST 2.646 3.680 2.646 3.680;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[25]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.100 3.001 2.100 3.001;
    VALUE : WORST 2.577 3.668 2.577 3.668;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[26]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.092 2.991 2.092 2.991;
    VALUE : WORST 2.561 3.655 2.561 3.655;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[27]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.133 2.994 2.133 2.994;
    VALUE : WORST 2.612 3.659 2.612 3.659;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[28]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.989 2.943 1.989 2.943;
    VALUE : WORST 2.435 3.597 2.435 3.597;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[29]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.188 3.029 2.188 3.029;
    VALUE : WORST 2.680 3.702 2.680 3.702;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.100 3.010 2.100 3.010;
    VALUE : WORST 2.576 3.679 2.576 3.679;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[30]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.006 2.953 2.006 2.953;
    VALUE : WORST 2.452 3.610 2.452 3.610;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[31]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.154 2.975 2.154 2.975;
    VALUE : WORST 2.636 3.635 2.636 3.635;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.079 2.952 2.079 2.952;
    VALUE : WORST 2.547 3.607 2.547 3.607;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.180 2.990 2.180 2.990;
    VALUE : WORST 2.666 3.654 2.666 3.654;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.115 3.037 2.115 3.037;
    VALUE : WORST 2.596 3.712 2.596 3.712;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.111 3.033 2.111 3.033;
    VALUE : WORST 2.590 3.708 2.590 3.708;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.114 3.016 2.114 3.016;
    VALUE : WORST 2.594 3.685 2.594 3.685;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[8]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.174 3.024 2.174 3.024;
    VALUE : WORST 2.660 3.695 2.660 3.695;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_haddr[9]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.141 2.987 2.141 2.987;
    VALUE : WORST 2.622 3.650 2.622 3.650;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hburst[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.012 3.028 2.012 3.028;
    VALUE : WORST 2.474 3.700 2.474 3.700;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hburst[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.994 3.039 1.994 3.039;
    VALUE : WORST 2.464 3.714 2.464 3.714;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hburst[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.021 2.994 2.021 2.994;
    VALUE : WORST 2.484 3.660 2.484 3.660;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hsize[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.999 2.961 1.999 2.961;
    VALUE : WORST 2.450 3.620 2.450 3.620;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hsize[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.970 2.983 1.970 2.983;
    VALUE : WORST 2.410 3.646 2.410 3.646;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hsize[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.137 2.752 2.137 2.752;
    VALUE : WORST 2.629 3.363 2.629 3.363;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_htrans[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.093 2.569 2.093 2.569;
    VALUE : WORST 2.541 3.185 2.541 3.185;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_htrans[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.083 2.976 2.083 2.976;
    VALUE : WORST 2.577 3.638 2.577 3.638;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.238 2.956 2.238 2.956;
    VALUE : WORST 2.758 3.620 2.758 3.620;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[10]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.082 2.745 2.082 2.745;
    VALUE : WORST 2.553 3.354 2.553 3.354;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[11]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.079 2.714 2.079 2.714;
    VALUE : WORST 2.542 3.316 2.542 3.316;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[12]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.001 2.663 2.001 2.663;
    VALUE : WORST 2.465 3.254 2.465 3.254;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[13]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.959 2.582 1.959 2.582;
    VALUE : WORST 2.394 3.156 2.394 3.156;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[14]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.126 2.754 2.126 2.754;
    VALUE : WORST 2.607 3.366 2.607 3.366;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[15]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.979 2.650 1.979 2.650;
    VALUE : WORST 2.432 3.239 2.432 3.239;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[16]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.063 2.762 2.063 2.762;
    VALUE : WORST 2.538 3.375 2.538 3.375;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[17]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.961 2.590 1.961 2.590;
    VALUE : WORST 2.398 3.165 2.398 3.165;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[18]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.929 2.536 1.929 2.536;
    VALUE : WORST 2.357 3.100 2.357 3.100;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[19]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.974 2.591 1.974 2.591;
    VALUE : WORST 2.414 3.167 2.414 3.167;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.145 2.819 2.145 2.819;
    VALUE : WORST 2.633 3.445 2.633 3.445;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[20]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.937 2.596 1.937 2.596;
    VALUE : WORST 2.371 3.172 2.371 3.172;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[21]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.954 2.576 1.954 2.576;
    VALUE : WORST 2.388 3.148 2.388 3.148;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[22]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.992 2.576 1.992 2.576;
    VALUE : WORST 2.436 3.149 2.436 3.149;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[23]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.950 2.611 1.950 2.611;
    VALUE : WORST 2.394 3.197 2.394 3.197;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[24]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.924 2.586 1.924 2.586;
    VALUE : WORST 2.356 3.160 2.356 3.160;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[25]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.935 2.566 1.935 2.566;
    VALUE : WORST 2.367 3.135 2.367 3.135;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[26]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.957 2.593 1.957 2.593;
    VALUE : WORST 2.397 3.181 2.397 3.181;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[27]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.928 2.600 1.928 2.600;
    VALUE : WORST 2.365 3.181 2.365 3.181;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[28]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.954 2.576 1.954 2.576;
    VALUE : WORST 2.388 3.148 2.388 3.148;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[29]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.949 2.555 1.949 2.555;
    VALUE : WORST 2.383 3.122 2.383 3.122;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.160 2.820 2.160 2.820;
    VALUE : WORST 2.648 3.446 2.648 3.446;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[30]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.948 2.623 1.948 2.623;
    VALUE : WORST 2.401 3.206 2.401 3.206;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[31]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.928 2.547 1.928 2.547;
    VALUE : WORST 2.373 3.113 2.373 3.113;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.082 2.818 2.082 2.818;
    VALUE : WORST 2.579 3.445 2.579 3.445;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.120 2.897 2.120 2.897;
    VALUE : WORST 2.637 3.541 2.637 3.541;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.077 2.748 2.077 2.748;
    VALUE : WORST 2.563 3.359 2.563 3.359;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.158 2.816 2.158 2.816;
    VALUE : WORST 2.640 3.447 2.640 3.447;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.102 2.780 2.102 2.780;
    VALUE : WORST 2.576 3.402 2.576 3.402;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[8]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.200 2.841 2.200 2.841;
    VALUE : WORST 2.710 3.482 2.710 3.482;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : mem_ahb_hwdata[9]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.149 2.868 2.149 2.868;
    VALUE : WORST 2.659 3.505 2.659 3.505;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.925 2.285 1.925 2.285;
    VALUE : WORST 2.353 2.792 2.353 2.792;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[10]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.886 2.302 1.886 2.302;
    VALUE : WORST 2.311 2.814 2.311 2.814;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[11]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.950 2.323 1.950 2.323;
    VALUE : WORST 2.386 2.840 2.386 2.840;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[12]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.912 2.266 1.912 2.266;
    VALUE : WORST 2.338 2.770 2.338 2.770;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[13]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.904 2.298 1.904 2.298;
    VALUE : WORST 2.331 2.809 2.331 2.809;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[14]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.908 2.259 1.908 2.259;
    VALUE : WORST 2.332 2.761 2.332 2.761;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[15]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.906 2.307 1.906 2.307;
    VALUE : WORST 2.332 2.820 2.332 2.820;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[16]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.941 2.365 1.941 2.365;
    VALUE : WORST 2.381 2.891 2.381 2.891;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[17]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.967 2.330 1.967 2.330;
    VALUE : WORST 2.405 2.848 2.405 2.848;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[18]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.919 2.368 1.919 2.368;
    VALUE : WORST 2.363 2.895 2.363 2.895;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[19]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.966 2.348 1.966 2.348;
    VALUE : WORST 2.404 2.870 2.404 2.870;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.885 2.293 1.885 2.293;
    VALUE : WORST 2.311 2.802 2.311 2.802;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[20]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.946 2.366 1.946 2.366;
    VALUE : WORST 2.392 2.892 2.392 2.892;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[21]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.953 2.340 1.953 2.340;
    VALUE : WORST 2.389 2.860 2.389 2.860;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[22]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.969 2.344 1.969 2.344;
    VALUE : WORST 2.414 2.865 2.414 2.865;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[23]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.906 2.300 1.906 2.300;
    VALUE : WORST 2.335 2.811 2.335 2.811;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[24]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.914 2.281 1.914 2.281;
    VALUE : WORST 2.341 2.789 2.341 2.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[25]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.942 2.317 1.942 2.317;
    VALUE : WORST 2.374 2.833 2.374 2.833;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[26]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.915 2.273 1.915 2.273;
    VALUE : WORST 2.341 2.778 2.341 2.778;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[27]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.892 2.310 1.892 2.310;
    VALUE : WORST 2.327 2.823 2.327 2.823;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[28]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.917 2.296 1.917 2.296;
    VALUE : WORST 2.343 2.815 2.343 2.815;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[29]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.918 2.280 1.918 2.280;
    VALUE : WORST 2.343 2.794 2.343 2.794;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[2]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.897 2.260 1.897 2.260;
    VALUE : WORST 2.320 2.762 2.320 2.762;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[30]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.942 2.320 1.942 2.320;
    VALUE : WORST 2.375 2.836 2.375 2.836;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[31]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.935 2.302 1.935 2.302;
    VALUE : WORST 2.366 2.814 2.366 2.814;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[3]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.916 2.330 1.916 2.330;
    VALUE : WORST 2.354 2.848 2.354 2.848;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[4]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.909 2.274 1.909 2.274;
    VALUE : WORST 2.334 2.779 2.334 2.779;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[5]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.937 2.329 1.937 2.329;
    VALUE : WORST 2.376 2.847 2.376 2.847;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[6]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.952 2.306 1.952 2.306;
    VALUE : WORST 2.387 2.819 2.387 2.819;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[7]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.970 2.340 1.970 2.340;
    VALUE : WORST 2.409 2.861 2.409 2.861;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[8]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.968 2.331 1.968 2.331;
    VALUE : WORST 2.412 2.849 2.412 2.849;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : slave_ahb_hrdata[9]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.904 2.286 1.904 2.286;
    VALUE : WORST 2.330 2.794 2.330 2.794;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : sys_ctrl_clkSource[0]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.402 2.481 2.402 2.481;
    VALUE : WORST 2.942 3.033 2.942 3.033;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : sys_clk; TO : sys_ctrl_clkSource[1]; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 2.348 2.564 2.348 2.564;
    VALUE : WORST 2.879 3.134 2.879 3.134;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_io_gclk
// SLICE_INFO
  //TYPE : IO_GCLK;
  CONFIG
  END_CONFIG
  PIN inclk
    //TYPE : IO_GCLK_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN outclk
    //TYPE : IO_GCLK_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : inclk; TO : outclk; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.000 0.000 0.000 0.000;
    VALUE : WORST 0.000 0.000 0.000 0.000;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_ufm_gddd
// SLICE_INFO
  //TYPE : UFM_GDDD;
  CONFIG
  END_CONFIG
  PIN in
    //TYPE : UFM_GDDD_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN out
    //TYPE : UFM_GDDD_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_jtag
// SLICE_INFO
  //TYPE : JTAG;
  CONFIG
  END_CONFIG
  PIN tdouser
    //TYPE : JTAG_TDOUSER;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN tmsutap
    //TYPE : JTAG_TMSUTAP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN tckutap
    //TYPE : JTAG_TCKUTAP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN tdiutap
    //TYPE : JTAG_TDIUTAP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN shiftuser
    //TYPE : JTAG_SHIFTUSER;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkdruser
    //TYPE : JTAG_CLKDRUSER;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN updateuser
    //TYPE : JTAG_UPDATEUSER;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN runidleuser
    //TYPE : JTAG_RUNIDLEUSER;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN usr1user
    //TYPE : JTAG_USR1USER;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_clkctrl
// SLICE_INFO
  //TYPE : CLKCTRL;
  CONFIG
  END_CONFIG
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_clk_delay_ctrl
// SLICE_INFO
  //TYPE : CLKDELAY;
  CONFIG
  END_CONFIG
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_mac_out
// SLICE_INFO
  //TYPE : MACOUT;
  CONFIG
  END_CONFIG
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_mac_mult
// SLICE_INFO
  //TYPE : MACMULT;
  CONFIG
  END_CONFIG
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_ram_block
// SLICE_INFO
  //TYPE : RAM;
  CONFIG
  END_CONFIG
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_asmiblock
// SLICE_INFO
  //TYPE : ASMI;
  CONFIG
  END_CONFIG
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_crcblock
// SLICE_INFO
  //TYPE : CRC;
  CONFIG
  END_CONFIG
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE


