                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler 
                                      3 ; Version 4.2.14 #0 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module ceilf
                                      6 	.optsdcc -mds400 --model-flat24
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; CPU specific extensions
                                     10 ;--------------------------------------------------------
                                     11 	.DS80C390
                                     12 	.amode	2	; 24 bit flat addressing
                           000082    13 dpl	=	0x82
                           000083    14 dph	=	0x83
                           000084    15 dpl1	=	0x84
                           000085    16 dph1	=	0x85
                           000086    17 dps	=	0x86
                           000093    18 dpx	=	0x93
                           000095    19 dpx1	=	0x95
                           00009B    20 esp	=	0x9B
                           00009C    21 ap	=	0x9C
                           00009C    22 acc1	=	0x9C
                           0000D1    23 mcnt0	=	0xD1
                           0000D2    24 mcnt1	=	0xD2
                           0000D3    25 ma	=	0xD3
                           0000D4    26 mb	=	0xD4
                           0000D5    27 mc	=	0xD5
                           00009D    28 acon	=	0x9D
                           0000C6    29 mcon	=	0xC6
                           0000D1    30 F1	=	0xD1	; user flag
                                     31 ;--------------------------------------------------------
                                     32 ; Public variables in this module
                                     33 ;--------------------------------------------------------
                                     34 	.globl _ceilf
                                     35 ;--------------------------------------------------------
                                     36 ; special function registers
                                     37 ;--------------------------------------------------------
                                     38 ;--------------------------------------------------------
                                     39 ; special function bits
                                     40 ;--------------------------------------------------------
                                     41 ;--------------------------------------------------------
                                     42 ; overlayable register banks
                                     43 ;--------------------------------------------------------
                                     44 	.area REG_BANK_0	(REL,OVR,DATA)
      000000                         45 	.ds 8
                                     46 	.area REG_BANK_3	(REL,OVR,DATA)
      000000                         47 	.ds 8
                                     48 ;--------------------------------------------------------
                                     49 ; internal ram data
                                     50 ;--------------------------------------------------------
                                     51 	.area DSEG    (DATA)
                                     52 ;--------------------------------------------------------
                                     53 ; overlayable items in internal ram
                                     54 ;--------------------------------------------------------
                                     55 ;--------------------------------------------------------
                                     56 ; indirectly addressable internal ram data
                                     57 ;--------------------------------------------------------
                                     58 	.area ISEG    (DATA)
                                     59 ;--------------------------------------------------------
                                     60 ; absolute internal ram data
                                     61 ;--------------------------------------------------------
                                     62 	.area IABS    (ABS,DATA)
                                     63 	.area IABS    (ABS,DATA)
                                     64 ;--------------------------------------------------------
                                     65 ; bit data
                                     66 ;--------------------------------------------------------
                                     67 	.area BSEG    (BIT)
                                     68 ;--------------------------------------------------------
                                     69 ; paged external ram data
                                     70 ;--------------------------------------------------------
                                     71 	.area PSEG    (PAG,XDATA)
                                     72 ;--------------------------------------------------------
                                     73 ; uninitialized external ram data
                                     74 ;--------------------------------------------------------
                                     75 	.area XSEG    (XDATA)
                                     76 ;--------------------------------------------------------
                                     77 ; absolute external ram data
                                     78 ;--------------------------------------------------------
                                     79 	.area XABS    (ABS,XDATA)
                                     80 ;--------------------------------------------------------
                                     81 ; initialized external ram data
                                     82 ;--------------------------------------------------------
                                     83 	.area XISEG   (XDATA)
                                     84 ;--------------------------------------------------------
                                     85 ; global & static initialisations
                                     86 ;--------------------------------------------------------
                                     87 	.area HOME    (CODE)
                                     88 	.area GSINIT  (CODE)
                                     89 	.area GSFINAL (CODE)
                                     90 	.area GSINIT  (CODE)
                                     91 ;--------------------------------------------------------
                                     92 ; Home
                                     93 ;--------------------------------------------------------
                                     94 	.area HOME    (CODE)
                                     95 	.area HOME    (CODE)
                                     96 ;--------------------------------------------------------
                                     97 ; code
                                     98 ;--------------------------------------------------------
                                     99 	.area CSEG    (CODE)
                                    100 ;------------------------------------------------------------
                                    101 ;Allocation info for local variables in function 'ceilf'
                                    102 ;------------------------------------------------------------
                                    103 ;x                         Allocated to stack - _bp +1
                                    104 ;r                         Allocated to registers r6 r7 r0 r1 
                                    105 ;------------------------------------------------------------
                                    106 ;	ceilf.c:33: float ceilf(float x) _FLOAT_FUNC_REENTRANT
                                    107 ;	-----------------------------------------
                                    108 ;	 function ceilf
                                    109 ;	-----------------------------------------
      000000                        110 _ceilf:
                           000002   111 	ar2 = 0x02
                           000003   112 	ar3 = 0x03
                           000004   113 	ar4 = 0x04
                           000005   114 	ar5 = 0x05
                           000006   115 	ar6 = 0x06
                           000007   116 	ar7 = 0x07
                           000000   117 	ar0 = 0x00
                           000001   118 	ar1 = 0x01
      000000 C0*00            [ 8]  119 	push	_bpx
      000002 C0*01            [ 8]  120 	push	_bpx+1
      000004 85 81*00         [12]  121 	mov	_bpx,sp
      000007 85 9B*01         [12]  122 	mov	_bpx+1,esp
      00000A 53*01 03         [12]  123 	anl	_bpx+1,#3
      00000D 43*01 DC         [12]  124 	orl	_bpx+1,#0xdc
      000010 C0 E0            [ 8]  125 	push	acc
      000012 C0 E0            [ 8]  126 	push	acc
      000014 C0 E0            [ 8]  127 	push	acc
      000016 C0 E0            [ 8]  128 	push	acc
      000018 75 95 FF         [12]  129 	mov	dpx1,#0xff
      00001B 85*01 85         [12]  130 	mov	dph1,_bpx+1
      00001E 85*00 84         [12]  131 	mov	dpl1,_bpx
      000021 75 86 01         [12]  132 	mov	dps,#1
      000024 A3               [12]  133 	inc	dptr
      000025 75 86 01         [12]  134 	mov	dps, #1
      000028 E5 82            [ 8]  135 	mov	a,dpl
      00002A F0               [ 8]  136 	movx	@dptr,a
      00002B A3               [12]  137 	inc	dptr
      00002C E5 83            [ 8]  138 	mov	a,dph
      00002E F0               [ 8]  139 	movx	@dptr,a
      00002F A3               [12]  140 	inc	dptr
      000030 E5 93            [ 8]  141 	mov	a,dpx
      000032 F0               [ 8]  142 	movx	@dptr,a
      000033 A3               [12]  143 	inc	dptr
      000034 E5 F0            [ 8]  144 	mov	a,b
      000036 F0               [ 8]  145 	movx	@dptr,a
      000037 75 86 00         [12]  146 	mov	dps,#0
                                    147 ;	ceilf.c:36: r=x;
      00003A 75 95 FF         [12]  148 	mov	dpx1,#0xff
      00003D 85*01 85         [12]  149 	mov	dph1,_bpx+1
      000040 85*00 84         [12]  150 	mov	dpl1,_bpx
      000043 75 86 01         [12]  151 	mov	dps,#1
      000046 A3               [12]  152 	inc	dptr
      000047 75 86 01         [12]  153 	mov	dps, #1
      00004A E0               [ 8]  154 	movx	a,@dptr
      00004B F5 82            [ 8]  155 	mov	dpl,a
      00004D A3               [12]  156 	inc	dptr
      00004E E0               [ 8]  157 	movx	a,@dptr
      00004F F5 83            [ 8]  158 	mov	dph,a
      000051 A3               [12]  159 	inc	dptr
      000052 E0               [ 8]  160 	movx	a,@dptr
      000053 F5 93            [ 8]  161 	mov	dpx,a
      000055 A3               [12]  162 	inc	dptr
      000056 E0               [ 8]  163 	movx	a,@dptr
      000057 F5 F0            [ 8]  164 	mov	b,a
      000059 75 86 00         [12]  165 	mov	dps,#0
      00005C 12s00r00r00      [16]  166 	lcall	___fs2slong
      000060 AE 82            [ 8]  167 	mov	r6,dpl
      000062 AF 83            [ 8]  168 	mov	r7,dph
      000064 A8 93            [ 8]  169 	mov	r0,dpx
      000066 A9 F0            [ 8]  170 	mov	r1,b
                                    171 ;	genAssign: resultIsFar = TRUE
                                    172 ;	ceilf.c:37: if (r<0)
      000068 E9               [ 4]  173 	mov	a,r1
      000069 30 E7 10         [12]  174 	jnb  acc[7],00102$
      00006C                        175 00116$:
                                    176 ;	ceilf.c:38: return r;
      00006C 8E 82            [ 8]  177 	mov	dpl,r6
      00006E 8F 83            [ 8]  178 	mov	dph,r7
      000070 88 93            [ 8]  179 	mov	dpx,r0
      000072 89 F0            [ 8]  180 	mov	b,r1
      000074 12s00r00r00      [16]  181 	lcall	___slong2fs
      000078 02s00r01r0A      [16]  182 	ljmp	00104$
      00007C                        183 00102$:
                                    184 ;	ceilf.c:40: return (r+((r<x)?1:0));
      00007C C0 06            [ 8]  185 	push	ar6
      00007E C0 07            [ 8]  186 	push	ar7
      000080 C0 00            [ 8]  187 	push	ar0
      000082 C0 01            [ 8]  188 	push	ar1
      000084 8E 82            [ 8]  189 	mov	dpl,r6
      000086 8F 83            [ 8]  190 	mov	dph,r7
      000088 88 93            [ 8]  191 	mov	dpx,r0
      00008A 89 F0            [ 8]  192 	mov	b,r1
      00008C 12s00r00r00      [16]  193 	lcall	___slong2fs
      000090 AA 82            [ 8]  194 	mov	r2,dpl
      000092 AB 83            [ 8]  195 	mov	r3,dph
      000094 AC 93            [ 8]  196 	mov	r4,dpx
      000096 AD F0            [ 8]  197 	mov	r5,b
      000098 D0 01            [ 8]  198 	pop	ar1
      00009A D0 00            [ 8]  199 	pop	ar0
      00009C D0 07            [ 8]  200 	pop	ar7
      00009E D0 06            [ 8]  201 	pop	ar6
      0000A0 75 93 FF         [12]  202 	mov	dpx,#0xff
      0000A3 85*01 83         [12]  203 	mov	dph,_bpx+1
      0000A6 85*00 82         [12]  204 	mov	dpl,_bpx
      0000A9 A3               [12]  205 	inc	dptr
                                    206 ;	genAssign: resultIsFar = TRUE
      0000AA 75 86 21         [12]  207 	mov	dps,#0x21
      0000AD 90s00r00r00      [12]  208 	mov	dptr,#___fslt_PARM_2
      0000B1 E0               [ 8]  209 	movx	a,@dptr
      0000B2 F0               [ 8]  210 	movx	@dptr,a
      0000B3 A3               [12]  211 	inc	dptr
      0000B4 A3               [12]  212 	inc	dptr
      0000B5 E0               [ 8]  213 	movx	a,@dptr
      0000B6 F0               [ 8]  214 	movx	@dptr,a
      0000B7 A3               [12]  215 	inc	dptr
      0000B8 A3               [12]  216 	inc	dptr
      0000B9 E0               [ 8]  217 	movx	a,@dptr
      0000BA F0               [ 8]  218 	movx	@dptr,a
      0000BB A3               [12]  219 	inc	dptr
      0000BC A3               [12]  220 	inc	dptr
      0000BD E0               [ 8]  221 	movx	a,@dptr
      0000BE F0               [ 8]  222 	movx	@dptr,a
      0000BF 75 86 00         [12]  223 	mov	dps,#0
      0000C2 C0 06            [ 8]  224 	push	ar6
      0000C4 C0 07            [ 8]  225 	push	ar7
      0000C6 C0 00            [ 8]  226 	push	ar0
      0000C8 C0 01            [ 8]  227 	push	ar1
      0000CA 8A 82            [ 8]  228 	mov	dpl,r2
      0000CC 8B 83            [ 8]  229 	mov	dph,r3
      0000CE 8C 93            [ 8]  230 	mov	dpx,r4
      0000D0 8D F0            [ 8]  231 	mov	b,r5
      0000D2 12s00r00r00      [16]  232 	lcall	___fslt
      0000D6 D0 01            [ 8]  233 	pop	ar1
      0000D8 D0 00            [ 8]  234 	pop	ar0
      0000DA D0 07            [ 8]  235 	pop	ar7
      0000DC D0 06            [ 8]  236 	pop	ar6
      0000DE E5 82            [ 8]  237 	mov	a,dpl
      0000E0 60 06            [12]  238 	jz  00106$
      0000E2                        239 00117$:
                                    240 ;	genAssign: resultIsFar = FALSE
      0000E2 7A 01            [ 8]  241 	mov	r2,#0x01
      0000E4 7B 00            [ 8]  242 	mov	r3,#0x00
      0000E6 80 04            [12]  243 	sjmp 00107$
      0000E8                        244 00106$:
                                    245 ;	genAssign: resultIsFar = FALSE
      0000E8 7A 00            [ 8]  246 	mov	r2,#0x00
      0000EA 7B 00            [ 8]  247 	mov	r3,#0x00
      0000EC                        248 00107$:
      0000EC EB               [ 4]  249 	mov	a,r3
      0000ED 33               [ 4]  250 	rlc	a
      0000EE 95 E0            [ 8]  251 	subb	a,acc
      0000F0 FC               [ 4]  252 	mov	r4,a
      0000F1 FD               [ 4]  253 	mov	r5,a
      0000F2 EA               [ 4]  254 	mov	a,r2
      0000F3 2E               [ 4]  255 	add	a,r6
      0000F4 FE               [ 4]  256 	mov	r6,a
      0000F5 EB               [ 4]  257 	mov	a,r3
      0000F6 3F               [ 4]  258 	addc	a,r7
      0000F7 FF               [ 4]  259 	mov	r7,a
      0000F8 EC               [ 4]  260 	mov	a,r4
      0000F9 38               [ 4]  261 	addc	a,r0
      0000FA F8               [ 4]  262 	mov	r0,a
      0000FB ED               [ 4]  263 	mov	a,r5
      0000FC 39               [ 4]  264 	addc	a,r1
      0000FD F9               [ 4]  265 	mov	r1,a
      0000FE 8E 82            [ 8]  266 	mov	dpl,r6
      000100 8F 83            [ 8]  267 	mov	dph,r7
      000102 88 93            [ 8]  268 	mov	dpx,r0
      000104 89 F0            [ 8]  269 	mov	b,r1
      000106 12s00r00r00      [16]  270 	lcall	___slong2fs
      00010A                        271 00104$:
                                    272 ;	ceilf.c:41: }
      00010A 85*00 81         [12]  273 	mov	sp,_bpx
      00010D 85*01 9B         [12]  274 	mov	esp,_bpx+1
      000110 D0*01            [ 8]  275 	pop	_bpx+1
      000112 D0*00            [ 8]  276 	pop	_bpx
      000114 22               [16]  277 	ret
                                    278 	.area CSEG    (CODE)
                                    279 	.area CONST   (CODE)
                                    280 	.area XINIT   (CODE)
                                    281 	.area CABS    (ABS,CODE)
