

================================================================
== Vitis HLS Report for 'spmv'
================================================================
* Date:           Wed May  7 15:34:01 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     2965|  3298933|  14.825 us|  16.495 ms|  2966|  3298934|       no|
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_spmv_Pipeline_spmv_2_fu_106  |spmv_Pipeline_spmv_2  |        2|     6674|  10.000 ns|  33.370 us|    2|  6674|       no|
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- spmv_1  |     2964|  3298932|  6 ~ 6678|          -|          -|   494|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       45|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    11|     1166|     1016|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       40|    -|
|Register             |        -|     -|       88|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    11|     1254|     1101|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |grp_spmv_Pipeline_spmv_2_fu_106  |spmv_Pipeline_spmv_2  |        0|  11|  1166|  1016|    0|
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |Total                            |                      |        0|  11|  1166|  1016|    0|
    +---------------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln16_1_fu_154_p2  |         +|   0|  0|  18|          11|           3|
    |add_ln16_fu_135_p2    |         +|   0|  0|  16|           9|           1|
    |icmp_ln12_fu_129_p2   |      icmp|   0|  0|  11|           9|           6|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  45|          29|          10|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  31|          6|    1|          6|
    |i_fu_60    |   9|          2|    9|         18|
    +-----------+----+-----------+-----+-----------+
    |Total      |  40|          8|   10|         24|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   5|   0|    5|          0|
    |grp_spmv_Pipeline_spmv_2_fu_106_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_60                                       |   9|   0|    9|          0|
    |tmp_begin_reg_219                             |  32|   0|   32|          0|
    |tmp_end_reg_224                               |  32|   0|   32|          0|
    |zext_ln12_reg_204                             |   9|   0|   64|         55|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |  88|   0|  143|         55|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|           spmv|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|           spmv|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|           spmv|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|           spmv|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|           spmv|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|           spmv|  return value|
|val_r_address0          |  out|   11|   ap_memory|          val_r|         array|
|val_r_ce0               |  out|    1|   ap_memory|          val_r|         array|
|val_r_q0                |   in|   64|   ap_memory|          val_r|         array|
|cols_address0           |  out|   11|   ap_memory|           cols|         array|
|cols_ce0                |  out|    1|   ap_memory|           cols|         array|
|cols_q0                 |   in|   32|   ap_memory|           cols|         array|
|rowDelimiters_address0  |  out|    9|   ap_memory|  rowDelimiters|         array|
|rowDelimiters_ce0       |  out|    1|   ap_memory|  rowDelimiters|         array|
|rowDelimiters_q0        |   in|   32|   ap_memory|  rowDelimiters|         array|
|rowDelimiters_address1  |  out|    9|   ap_memory|  rowDelimiters|         array|
|rowDelimiters_ce1       |  out|    1|   ap_memory|  rowDelimiters|         array|
|rowDelimiters_q1        |   in|   32|   ap_memory|  rowDelimiters|         array|
|vec_address0            |  out|    9|   ap_memory|            vec|         array|
|vec_ce0                 |  out|    1|   ap_memory|            vec|         array|
|vec_q0                  |   in|   64|   ap_memory|            vec|         array|
|out_r_address0          |  out|    9|   ap_memory|          out_r|         array|
|out_r_ce0               |  out|    1|   ap_memory|          out_r|         array|
|out_r_we0               |  out|    1|   ap_memory|          out_r|         array|
|out_r_d0                |  out|   64|   ap_memory|          out_r|         array|
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 7 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [spmv.c:8]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %val_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %val_r"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rowDelimiters, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rowDelimiters"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vec, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %vec"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_r"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln12 = store i9 0, i9 %i" [spmv.c:12]   --->   Operation 19 'store' 'store_ln12' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln12 = br void %spmv_2" [spmv.c:12]   --->   Operation 20 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.93>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [spmv.c:16]   --->   Operation 21 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.59ns)   --->   "%icmp_ln12 = icmp_eq  i9 %i_1, i9 494" [spmv.c:12]   --->   Operation 22 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 494, i64 494, i64 494"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.71ns)   --->   "%add_ln16 = add i9 %i_1, i9 1" [spmv.c:16]   --->   Operation 24 'add' 'add_ln16' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %spmv_2.split, void %for.end17" [spmv.c:12]   --->   Operation 25 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i9 %i_1" [spmv.c:12]   --->   Operation 26 'zext' 'zext_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %i_1, i2 0" [spmv.c:15]   --->   Operation 27 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%rowDelimiters_addr = getelementptr i32 %rowDelimiters, i64 0, i64 %zext_ln12" [spmv.c:15]   --->   Operation 28 'getelementptr' 'rowDelimiters_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.19ns)   --->   "%tmp_begin = load i9 %rowDelimiters_addr" [spmv.c:15]   --->   Operation 29 'load' 'tmp_begin' <Predicate = (!icmp_ln12)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 495> <RAM>
ST_2 : Operation 30 [1/1] (0.73ns)   --->   "%add_ln16_1 = add i11 %shl_ln, i11 4" [spmv.c:16]   --->   Operation 30 'add' 'add_ln16_1' <Predicate = (!icmp_ln12)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln16_1, i32 2, i32 10" [spmv.c:16]   --->   Operation 31 'partselect' 'lshr_ln' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i9 %lshr_ln" [spmv.c:16]   --->   Operation 32 'zext' 'zext_ln16' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%rowDelimiters_addr_1 = getelementptr i32 %rowDelimiters, i64 0, i64 %zext_ln16" [spmv.c:16]   --->   Operation 33 'getelementptr' 'rowDelimiters_addr_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.19ns)   --->   "%tmp_end = load i9 %rowDelimiters_addr_1" [spmv.c:16]   --->   Operation 34 'load' 'tmp_end' <Predicate = (!icmp_ln12)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 495> <RAM>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln12 = store i9 %add_ln16, i9 %i" [spmv.c:12]   --->   Operation 35 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln24 = ret" [spmv.c:24]   --->   Operation 36 'ret' 'ret_ln24' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 37 [1/2] (1.19ns)   --->   "%tmp_begin = load i9 %rowDelimiters_addr" [spmv.c:15]   --->   Operation 37 'load' 'tmp_begin' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 495> <RAM>
ST_3 : Operation 38 [1/2] (1.19ns)   --->   "%tmp_end = load i9 %rowDelimiters_addr_1" [spmv.c:16]   --->   Operation 38 'load' 'tmp_end' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 495> <RAM>
ST_3 : Operation 39 [2/2] (0.38ns)   --->   "%call_ln15 = call void @spmv_Pipeline_spmv_2, i32 %tmp_begin, i32 %tmp_end, i64 %val_r, i32 %cols, i64 %vec, i64 %sum_loc" [spmv.c:15]   --->   Operation 39 'call' 'call_ln15' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln15 = call void @spmv_Pipeline_spmv_2, i32 %tmp_begin, i32 %tmp_end, i64 %val_r, i32 %cols, i64 %vec, i64 %sum_loc" [spmv.c:15]   --->   Operation 40 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [spmv.c:10]   --->   Operation 41 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%sum_loc_load = load i64 %sum_loc"   --->   Operation 42 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i64 %sum_loc_load" [spmv.c:22]   --->   Operation 43 'bitcast' 'bitcast_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%out_r_addr = getelementptr i64 %out_r, i64 0, i64 %zext_ln12" [spmv.c:22]   --->   Operation 44 'getelementptr' 'out_r_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.20ns)   --->   "%store_ln22 = store i64 %bitcast_ln22, i9 %out_r_addr" [spmv.c:22]   --->   Operation 45 'store' 'store_ln22' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 494> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln12 = br void %spmv_2" [spmv.c:12]   --->   Operation 46 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ val_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rowDelimiters]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ vec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 011111]
sum_loc               (alloca           ) [ 001111]
spectopmodule_ln8     (spectopmodule    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
store_ln12            (store            ) [ 000000]
br_ln12               (br               ) [ 000000]
i_1                   (load             ) [ 000000]
icmp_ln12             (icmp             ) [ 001111]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
add_ln16              (add              ) [ 000000]
br_ln12               (br               ) [ 000000]
zext_ln12             (zext             ) [ 000111]
shl_ln                (bitconcatenate   ) [ 000000]
rowDelimiters_addr    (getelementptr    ) [ 000100]
add_ln16_1            (add              ) [ 000000]
lshr_ln               (partselect       ) [ 000000]
zext_ln16             (zext             ) [ 000000]
rowDelimiters_addr_1  (getelementptr    ) [ 000100]
store_ln12            (store            ) [ 000000]
ret_ln24              (ret              ) [ 000000]
tmp_begin             (load             ) [ 000010]
tmp_end               (load             ) [ 000010]
call_ln15             (call             ) [ 000000]
specloopname_ln10     (specloopname     ) [ 000000]
sum_loc_load          (load             ) [ 000000]
bitcast_ln22          (bitcast          ) [ 000000]
out_r_addr            (getelementptr    ) [ 000000]
store_ln22            (store            ) [ 000000]
br_ln12               (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="val_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rowDelimiters">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rowDelimiters"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vec">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spmv_Pipeline_spmv_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sum_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="rowDelimiters_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="9" slack="0"/>
<pin id="72" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rowDelimiters_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="9" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="0"/>
<pin id="80" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="81" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="0"/>
<pin id="83" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_begin/2 tmp_end/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="rowDelimiters_addr_1_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="9" slack="0"/>
<pin id="89" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rowDelimiters_addr_1/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="out_r_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="9" slack="3"/>
<pin id="97" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_r_addr/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln22_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="9" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_spmv_Pipeline_spmv_2_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="0" index="3" bw="64" slack="0"/>
<pin id="111" dir="0" index="4" bw="32" slack="0"/>
<pin id="112" dir="0" index="5" bw="64" slack="0"/>
<pin id="113" dir="0" index="6" bw="64" slack="2"/>
<pin id="114" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln15/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln12_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="9" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_1_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="9" slack="1"/>
<pin id="128" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln12_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="9" slack="0"/>
<pin id="131" dir="0" index="1" bw="9" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln16_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln12_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="0"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="shl_ln_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="0"/>
<pin id="148" dir="0" index="1" bw="9" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln16_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="11" slack="0"/>
<pin id="156" dir="0" index="1" bw="4" slack="0"/>
<pin id="157" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_1/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="lshr_ln_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="0"/>
<pin id="162" dir="0" index="1" bw="11" slack="0"/>
<pin id="163" dir="0" index="2" bw="3" slack="0"/>
<pin id="164" dir="0" index="3" bw="5" slack="0"/>
<pin id="165" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln16_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="9" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln12_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="0"/>
<pin id="177" dir="0" index="1" bw="9" slack="1"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sum_loc_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="4"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="bitcast_ln22_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22/5 "/>
</bind>
</comp>

<comp id="188" class="1005" name="i_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="0"/>
<pin id="190" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="195" class="1005" name="sum_loc_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="2"/>
<pin id="197" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="204" class="1005" name="zext_ln12_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="3"/>
<pin id="206" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="209" class="1005" name="rowDelimiters_addr_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="1"/>
<pin id="211" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rowDelimiters_addr "/>
</bind>
</comp>

<comp id="214" class="1005" name="rowDelimiters_addr_1_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="1"/>
<pin id="216" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rowDelimiters_addr_1 "/>
</bind>
</comp>

<comp id="219" class="1005" name="tmp_begin_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_begin "/>
</bind>
</comp>

<comp id="224" class="1005" name="tmp_end_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_end "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="44" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="84"><net_src comp="68" pin="3"/><net_sink comp="75" pin=2"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="44" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="85" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="44" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="115"><net_src comp="54" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="75" pin="7"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="75" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="106" pin=3"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="106" pin=4"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="106" pin=5"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="133"><net_src comp="126" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="126" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="126" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="151"><net_src comp="40" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="126" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="46" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="154" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="50" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="52" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="173"><net_src comp="160" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="179"><net_src comp="135" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="191"><net_src comp="60" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="198"><net_src comp="64" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="106" pin=6"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="207"><net_src comp="141" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="212"><net_src comp="68" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="217"><net_src comp="85" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="222"><net_src comp="75" pin="7"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="227"><net_src comp="75" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="106" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {5 }
 - Input state : 
	Port: spmv : val_r | {3 4 }
	Port: spmv : cols | {3 4 }
	Port: spmv : rowDelimiters | {2 3 }
	Port: spmv : vec | {3 4 }
  - Chain level:
	State 1
		store_ln12 : 1
	State 2
		icmp_ln12 : 1
		add_ln16 : 1
		br_ln12 : 2
		zext_ln12 : 1
		shl_ln : 1
		rowDelimiters_addr : 2
		tmp_begin : 3
		add_ln16_1 : 2
		lshr_ln : 3
		zext_ln16 : 4
		rowDelimiters_addr_1 : 5
		tmp_end : 6
		store_ln12 : 2
	State 3
		call_ln15 : 1
	State 4
	State 5
		bitcast_ln22 : 1
		store_ln22 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   | grp_spmv_Pipeline_spmv_2_fu_106 |    11   |  2.322  |   1377  |   961   |
|----------|---------------------------------|---------|---------|---------|---------|
|    add   |         add_ln16_fu_135         |    0    |    0    |    0    |    16   |
|          |        add_ln16_1_fu_154        |    0    |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|---------|
|   icmp   |         icmp_ln12_fu_129        |    0    |    0    |    0    |    11   |
|----------|---------------------------------|---------|---------|---------|---------|
|   zext   |         zext_ln12_fu_141        |    0    |    0    |    0    |    0    |
|          |         zext_ln16_fu_170        |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|bitconcatenate|          shl_ln_fu_146          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|partselect|          lshr_ln_fu_160         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    11   |  2.322  |   1377  |   1006  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          i_reg_188         |    9   |
|rowDelimiters_addr_1_reg_214|    9   |
| rowDelimiters_addr_reg_209 |    9   |
|       sum_loc_reg_195      |   64   |
|      tmp_begin_reg_219     |   32   |
|       tmp_end_reg_224      |   32   |
|      zext_ln12_reg_204     |   64   |
+----------------------------+--------+
|            Total           |   219  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|         grp_access_fu_75        |  p0  |   2  |   9  |   18   ||    9    |
|         grp_access_fu_75        |  p2  |   2  |   0  |    0   ||    9    |
| grp_spmv_Pipeline_spmv_2_fu_106 |  p1  |   2  |  32  |   64   ||    9    |
| grp_spmv_Pipeline_spmv_2_fu_106 |  p2  |   2  |  32  |   64   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   146  ||  1.548  ||    36   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    2   |  1377  |  1006  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   219  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    3   |  1596  |  1042  |
+-----------+--------+--------+--------+--------+
