{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764242215407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764242215408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 12:16:55 2025 " "Processing started: Thu Nov 27 12:16:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764242215408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764242215408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off frequency_select -c frequency_select " "Command: quartus_map --read_settings_files=on --write_settings_files=off frequency_select -c frequency_select" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764242215408 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764242215648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_select.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_select " "Found entity 1: frequency_select" {  } { { "frequency_select.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/frequency_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242215681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242215681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_frequency_select.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_frequency_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_frequency_select " "Found entity 1: tb_frequency_select" {  } { { "tb_frequency_select.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/tb_frequency_select.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242215684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242215684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddfs_frequency_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file ddfs_frequency_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDFS_frequency_converter " "Found entity 1: DDFS_frequency_converter" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242215686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242215686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ddfs_frequency_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_ddfs_frequency_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_DDFS_frequency_converter " "Found entity 1: tb_DDFS_frequency_converter" {  } { { "tb_DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/tb_DDFS_frequency_converter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242215688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242215688 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "frequency_select " "Elaborating entity \"frequency_select\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764242217070 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 frequency_select.v(121) " "Verilog HDL assignment warning at frequency_select.v(121): truncated value with size 32 to match size of target (23)" {  } { { "frequency_select.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/frequency_select.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764242217107 "|frequency_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 frequency_select.v(130) " "Verilog HDL assignment warning at frequency_select.v(130): truncated value with size 32 to match size of target (23)" {  } { { "frequency_select.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/frequency_select.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764242217107 "|frequency_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 frequency_select.v(145) " "Verilog HDL assignment warning at frequency_select.v(145): truncated value with size 32 to match size of target (23)" {  } { { "frequency_select.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/frequency_select.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764242217107 "|frequency_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 frequency_select.v(165) " "Verilog HDL assignment warning at frequency_select.v(165): truncated value with size 32 to match size of target (23)" {  } { { "frequency_select.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/frequency_select.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764242217108 "|frequency_select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDFS_frequency_converter DDFS_frequency_converter:DDFS_f_conv_inst " "Elaborating entity \"DDFS_frequency_converter\" for hierarchy \"DDFS_frequency_converter:DDFS_f_conv_inst\"" {  } { { "frequency_select.v" "DDFS_f_conv_inst" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/frequency_select.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242217112 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 DDFS_frequency_converter.v(21) " "Verilog HDL assignment warning at DDFS_frequency_converter.v(21): truncated value with size 64 to match size of target (7)" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764242217115 "|frequency_select|DDFS_frequency_converter:DDFS_f_conv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 DDFS_frequency_converter.v(22) " "Verilog HDL assignment warning at DDFS_frequency_converter.v(22): truncated value with size 64 to match size of target (7)" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764242217116 "|frequency_select|DDFS_frequency_converter:DDFS_f_conv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 DDFS_frequency_converter.v(23) " "Verilog HDL assignment warning at DDFS_frequency_converter.v(23): truncated value with size 64 to match size of target (7)" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764242217118 "|frequency_select|DDFS_frequency_converter:DDFS_f_conv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 DDFS_frequency_converter.v(24) " "Verilog HDL assignment warning at DDFS_frequency_converter.v(24): truncated value with size 64 to match size of target (7)" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764242217119 "|frequency_select|DDFS_frequency_converter:DDFS_f_conv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 DDFS_frequency_converter.v(25) " "Verilog HDL assignment warning at DDFS_frequency_converter.v(25): truncated value with size 64 to match size of target (7)" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764242217120 "|frequency_select|DDFS_frequency_converter:DDFS_f_conv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 DDFS_frequency_converter.v(26) " "Verilog HDL assignment warning at DDFS_frequency_converter.v(26): truncated value with size 64 to match size of target (7)" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764242217121 "|frequency_select|DDFS_frequency_converter:DDFS_f_conv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 DDFS_frequency_converter.v(27) " "Verilog HDL assignment warning at DDFS_frequency_converter.v(27): truncated value with size 64 to match size of target (7)" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764242217122 "|frequency_select|DDFS_frequency_converter:DDFS_f_conv_inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DDFS_frequency_converter:DDFS_f_conv_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DDFS_frequency_converter:DDFS_f_conv_inst\|Div1\"" {  } { { "DDFS_frequency_converter.v" "Div1" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764242217907 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DDFS_frequency_converter:DDFS_f_conv_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DDFS_frequency_converter:DDFS_f_conv_inst\|Div2\"" {  } { { "DDFS_frequency_converter.v" "Div2" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764242217907 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DDFS_frequency_converter:DDFS_f_conv_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DDFS_frequency_converter:DDFS_f_conv_inst\|Div0\"" {  } { { "DDFS_frequency_converter.v" "Div0" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764242217907 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DDFS_frequency_converter:DDFS_f_conv_inst\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DDFS_frequency_converter:DDFS_f_conv_inst\|Div4\"" {  } { { "DDFS_frequency_converter.v" "Div4" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764242217907 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DDFS_frequency_converter:DDFS_f_conv_inst\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DDFS_frequency_converter:DDFS_f_conv_inst\|Div5\"" {  } { { "DDFS_frequency_converter.v" "Div5" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764242217907 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DDFS_frequency_converter:DDFS_f_conv_inst\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DDFS_frequency_converter:DDFS_f_conv_inst\|Div3\"" {  } { { "DDFS_frequency_converter.v" "Div3" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764242217907 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DDFS_frequency_converter:DDFS_f_conv_inst\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DDFS_frequency_converter:DDFS_f_conv_inst\|Div6\"" {  } { { "DDFS_frequency_converter.v" "Div6" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764242217907 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1764242217907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div1\"" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764242218281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div1 " "Instantiated megafunction \"DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242218282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242218282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242218282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242218282 ""}  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764242218282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ufm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ufm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ufm " "Found entity 1: lpm_divide_ufm" {  } { { "db/lpm_divide_ufm.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/db/lpm_divide_ufm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242218435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242218435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/db/sign_div_unsign_8nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242218504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242218504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_h5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_h5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_h5f " "Found entity 1: alt_u_div_h5f" {  } { { "db/alt_u_div_h5f.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/db/alt_u_div_h5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242218640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242218640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242218821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242218821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242218928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242218928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div2\"" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764242218999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div2 " "Instantiated megafunction \"DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242219000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242219000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242219000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242219000 ""}  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764242219000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2gm " "Found entity 1: lpm_divide_2gm" {  } { { "db/lpm_divide_2gm.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/db/lpm_divide_2gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242219105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242219105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242219177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242219177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p5f " "Found entity 1: alt_u_div_p5f" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/db/alt_u_div_p5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242219315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242219315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div0\"" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764242219423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div0 " "Instantiated megafunction \"DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242219423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242219423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242219423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242219423 ""}  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764242219423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jem " "Found entity 1: lpm_divide_jem" {  } { { "db/lpm_divide_jem.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/db/lpm_divide_jem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242219528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242219528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242219599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242219599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s2f " "Found entity 1: alt_u_div_s2f" {  } { { "db/alt_u_div_s2f.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/db/alt_u_div_s2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242219738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242219738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div4\"" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764242219847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div4 " "Instantiated megafunction \"DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242219847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 21 " "Parameter \"LPM_WIDTHD\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242219847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242219847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242219847 ""}  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764242219847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vfm " "Found entity 1: lpm_divide_vfm" {  } { { "db/lpm_divide_vfm.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/db/lpm_divide_vfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242219950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242219950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242220012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242220012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i5f " "Found entity 1: alt_u_div_i5f" {  } { { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/db/alt_u_div_i5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242220465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242220465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div5\"" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764242220585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div5 " "Instantiated megafunction \"DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242220585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 25 " "Parameter \"LPM_WIDTHD\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242220585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242220585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242220585 ""}  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764242220585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6gm " "Found entity 1: lpm_divide_6gm" {  } { { "db/lpm_divide_6gm.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/db/lpm_divide_6gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242220694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242220694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_gnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_gnh " "Found entity 1: sign_div_unsign_gnh" {  } { { "db/sign_div_unsign_gnh.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/db/sign_div_unsign_gnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242220762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242220762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q5f " "Found entity 1: alt_u_div_q5f" {  } { { "db/alt_u_div_q5f.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/db/alt_u_div_q5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242220936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242220936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div3\"" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764242221245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div3 " "Instantiated megafunction \"DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242221245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 18 " "Parameter \"LPM_WIDTHD\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242221245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242221245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242221245 ""}  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764242221245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7gm " "Found entity 1: lpm_divide_7gm" {  } { { "db/lpm_divide_7gm.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/db/lpm_divide_7gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242221385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242221385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hnh " "Found entity 1: sign_div_unsign_hnh" {  } { { "db/sign_div_unsign_hnh.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/db/sign_div_unsign_hnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242221462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242221462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v5f " "Found entity 1: alt_u_div_v5f" {  } { { "db/alt_u_div_v5f.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/db/alt_u_div_v5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242221634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242221634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div6\"" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764242222501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div6 " "Instantiated megafunction \"DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242222501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 27 " "Parameter \"LPM_WIDTHD\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242222501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242222501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764242222501 ""}  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/DDFS_frequency_converter.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764242222501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8gm " "Found entity 1: lpm_divide_8gm" {  } { { "db/lpm_divide_8gm.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/db/lpm_divide_8gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242222586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242222586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_inh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_inh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_inh " "Found entity 1: sign_div_unsign_inh" {  } { { "db/sign_div_unsign_inh.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/db/sign_div_unsign_inh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242222622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242222622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_16f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_16f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_16f " "Found entity 1: alt_u_div_16f" {  } { { "db/alt_u_div_16f.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/Frequency_select_module/db/alt_u_div_16f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764242222764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764242222764 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1764242233784 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764242233784 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4288 " "Implemented 4288 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1764242234318 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1764242234318 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4251 " "Implemented 4251 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1764242234318 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1764242234318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764242234338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 12:17:14 2025 " "Processing ended: Thu Nov 27 12:17:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764242234338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764242234338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764242234338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764242234338 ""}
