###############################################################
#  Generated by:      Cadence Encounter 11.12-s119_1
#  OS:                Linux x86_64(Host ID mirah.fransg.eit.lth.se)
#  Generated on:      Thu May 15 15:24:24 2014
#  Design:            mini_mips_p
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix mini_mips_p_preCTS -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[8]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[8]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.022
  Arrival Time                  0.117
  Slack Time                   -0.905
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.905 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.905 | 
     | clk_i__L1_I0                                   | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.905 | 
     | clk_i__L2_I20                                  | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.905 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[8] | CP ^ -> Q ^  | HS65_LH_DFPRQX9        | 0.117 |   0.117 |    1.022 | 
     | imem_inst                                      | A[8] ^       | ST_SPHDL_4096x32m8_L   | 0.000 |   0.117 |    1.022 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |               |              |                        |       |  Time   |   Time   | 
     |---------------+--------------+------------------------+-------+---------+----------| 
     |               | clk ^        |                        |       |   0.000 |   -0.905 | 
     | clk_pad_in    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.905 | 
     | clk_i__L1_I0  | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.905 | 
     | clk_i__L2_I20 | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.905 | 
     | imem_inst     | CK ^         | ST_SPHDL_4096x32m8_L   | 0.000 |   0.000 |   -0.905 | 
     +------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[7]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[7]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.022
  Arrival Time                  0.118
  Slack Time                   -0.903
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.903 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.903 | 
     | clk_i__L1_I0                                   | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.903 | 
     | clk_i__L2_I20                                  | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.903 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[7] | CP ^ -> Q ^  | HS65_LH_DFPRQX9        | 0.118 |   0.118 |    1.021 | 
     | imem_inst                                      | A[7] ^       | ST_SPHDL_4096x32m8_L   | 0.000 |   0.118 |    1.022 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |               |              |                        |       |  Time   |   Time   | 
     |---------------+--------------+------------------------+-------+---------+----------| 
     |               | clk ^        |                        |       |   0.000 |   -0.903 | 
     | clk_pad_in    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.903 | 
     | clk_i__L1_I0  | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.903 | 
     | clk_i__L2_I20 | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.903 | 
     | imem_inst     | CK ^         | ST_SPHDL_4096x32m8_L   | 0.000 |   0.000 |   -0.903 | 
     +------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[9]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[9]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.014
  Arrival Time                  0.116
  Slack Time                   -0.898
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.898 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.898 | 
     | clk_i__L1_I0                                   | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.898 | 
     | clk_i__L2_I20                                  | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.898 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[9] | CP ^ -> Q ^  | HS65_LH_DFPRQX9        | 0.116 |   0.116 |    1.014 | 
     | imem_inst                                      | A[9] ^       | ST_SPHDL_4096x32m8_L   | 0.000 |   0.116 |    1.014 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |               |              |                        |       |  Time   |   Time   | 
     |---------------+--------------+------------------------+-------+---------+----------| 
     |               | clk ^        |                        |       |   0.000 |   -0.898 | 
     | clk_pad_in    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.898 | 
     | clk_i__L1_I0  | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.898 | 
     | clk_i__L2_I20 | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.898 | 
     | imem_inst     | CK ^         | ST_SPHDL_4096x32m8_L   | 0.000 |   0.000 |   -0.898 | 
     +------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[6]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[6]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                          0.019
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.019
  Arrival Time                  0.124
  Slack Time                   -0.895
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.895 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.895 | 
     | clk_i__L1_I0                                   | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.895 | 
     | clk_i__I0                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.895 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[6] | CP ^ -> Q ^  | HS65_LH_DFPRQX9        | 0.123 |   0.124 |    1.019 | 
     | imem_inst                                      | A[6] ^       | ST_SPHDL_4096x32m8_L   | 0.000 |   0.124 |    1.019 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |               |              |                        |       |  Time   |   Time   | 
     |---------------+--------------+------------------------+-------+---------+----------| 
     |               | clk ^        |                        |       |   0.000 |   -0.895 | 
     | clk_pad_in    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.895 | 
     | clk_i__L1_I0  | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.895 | 
     | clk_i__L2_I20 | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.895 | 
     | imem_inst     | CK ^         | ST_SPHDL_4096x32m8_L   | 0.000 |   0.000 |   -0.895 | 
     +------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[10]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[10]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                          0.013
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.013
  Arrival Time                  0.119
  Slack Time                   -0.894
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                 |              |                        |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                 | clk ^        |                        |       |   0.000 |    0.894 | 
     | clk_pad_in                                      | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.894 | 
     | clk_i__L1_I0                                    | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.894 | 
     | clk_i__L2_I20                                   | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.894 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[10] | CP ^ -> Q ^  | HS65_LH_DFPRQX9        | 0.119 |   0.119 |    1.013 | 
     | imem_inst                                       | A[10] ^      | ST_SPHDL_4096x32m8_L   | 0.000 |   0.119 |    1.013 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |               |              |                        |       |  Time   |   Time   | 
     |---------------+--------------+------------------------+-------+---------+----------| 
     |               | clk ^        |                        |       |   0.000 |   -0.894 | 
     | clk_pad_in    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.894 | 
     | clk_i__L1_I0  | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.894 | 
     | clk_i__L2_I20 | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.894 | 
     | imem_inst     | CK ^         | ST_SPHDL_4096x32m8_L   | 0.000 |   0.000 |   -0.894 | 
     +------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[5]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[5]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                          0.018
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.018
  Arrival Time                  0.125
  Slack Time                   -0.894
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.894 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.894 | 
     | clk_i__L1_I0                                   | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.894 | 
     | clk_i__I0                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.894 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[5] | CP ^ -> Q ^  | HS65_LH_DFPRQX9        | 0.124 |   0.125 |    1.018 | 
     | imem_inst                                      | A[5] ^       | ST_SPHDL_4096x32m8_L   | 0.000 |   0.125 |    1.018 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |               |              |                        |       |  Time   |   Time   | 
     |---------------+--------------+------------------------+-------+---------+----------| 
     |               | clk ^        |                        |       |   0.000 |   -0.894 | 
     | clk_pad_in    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.894 | 
     | clk_i__L1_I0  | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.894 | 
     | clk_i__L2_I20 | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.894 | 
     | imem_inst     | CK ^         | ST_SPHDL_4096x32m8_L   | 0.000 |   0.000 |   -0.894 | 
     +------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[4]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[4]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                          0.018
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.018
  Arrival Time                  0.125
  Slack Time                   -0.893
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.893 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.893 | 
     | clk_i__L1_I0                                   | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.893 | 
     | clk_i__I0                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.893 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[4] | CP ^ -> Q ^  | HS65_LH_DFPRQX9        | 0.124 |   0.125 |    1.018 | 
     | imem_inst                                      | A[4] ^       | ST_SPHDL_4096x32m8_L   | 0.001 |   0.125 |    1.018 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |               |              |                        |       |  Time   |   Time   | 
     |---------------+--------------+------------------------+-------+---------+----------| 
     |               | clk ^        |                        |       |   0.000 |   -0.893 | 
     | clk_pad_in    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.893 | 
     | clk_i__L1_I0  | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.893 | 
     | clk_i__L2_I20 | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.893 | 
     | imem_inst     | CK ^         | ST_SPHDL_4096x32m8_L   | 0.000 |   0.000 |   -0.893 | 
     +------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[11]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[11]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                          0.013
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.013
  Arrival Time                  0.120
  Slack Time                   -0.893
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                 |              |                        |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                 | clk ^        |                        |       |   0.000 |    0.893 | 
     | clk_pad_in                                      | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.893 | 
     | clk_i__L1_I0                                    | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.893 | 
     | clk_i__L2_I20                                   | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.893 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[11] | CP ^ -> Q ^  | HS65_LH_DFPRQX9        | 0.120 |   0.120 |    1.013 | 
     | imem_inst                                       | A[11] ^      | ST_SPHDL_4096x32m8_L   | 0.000 |   0.120 |    1.013 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |               |              |                        |       |  Time   |   Time   | 
     |---------------+--------------+------------------------+-------+---------+----------| 
     |               | clk ^        |                        |       |   0.000 |   -0.893 | 
     | clk_pad_in    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.893 | 
     | clk_i__L1_I0  | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.893 | 
     | clk_i__L2_I20 | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.893 | 
     | imem_inst     | CK ^         | ST_SPHDL_4096x32m8_L   | 0.000 |   0.000 |   -0.893 | 
     +------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[3]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[3]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                          0.018
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.018
  Arrival Time                  0.127
  Slack Time                   -0.890
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.890 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.890 | 
     | clk_i__L1_I0                                   | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.890 | 
     | clk_i__I0                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.890 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[3] | CP ^ -> Q ^  | HS65_LH_DFPRQX9        | 0.126 |   0.126 |    1.017 | 
     | imem_inst                                      | A[3] ^       | ST_SPHDL_4096x32m8_L   | 0.001 |   0.127 |    1.018 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |               |              |                        |       |  Time   |   Time   | 
     |---------------+--------------+------------------------+-------+---------+----------| 
     |               | clk ^        |                        |       |   0.000 |   -0.890 | 
     | clk_pad_in    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.890 | 
     | clk_i__L1_I0  | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.890 | 
     | clk_i__L2_I20 | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.890 | 
     | imem_inst     | CK ^         | ST_SPHDL_4096x32m8_L   | 0.000 |   0.000 |   -0.890 | 
     +------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[2]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[2]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.010
  Arrival Time                  0.130
  Slack Time                   -0.880
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.880 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.880 | 
     | clk_i__L1_I0                                   | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.880 | 
     | clk_i__I0                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.880 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[2] | CP ^ -> Q ^  | HS65_LH_DFPRQX9        | 0.129 |   0.129 |    1.009 | 
     | imem_inst                                      | A[2] ^       | ST_SPHDL_4096x32m8_L   | 0.001 |   0.130 |    1.010 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |               |              |                        |       |  Time   |   Time   | 
     |---------------+--------------+------------------------+-------+---------+----------| 
     |               | clk ^        |                        |       |   0.000 |   -0.880 | 
     | clk_pad_in    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.880 | 
     | clk_i__L1_I0  | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.880 | 
     | clk_i__L2_I20 | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.880 | 
     | imem_inst     | CK ^         | ST_SPHDL_4096x32m8_L   | 0.000 |   0.000 |   -0.880 | 
     +------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[0]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[0]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.010
  Arrival Time                  0.132
  Slack Time                   -0.878
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.878 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.878 | 
     | clk_i__L1_I0                                   | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.878 | 
     | clk_i__I0                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.878 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[0] | CP ^ -> Q ^  | HS65_LH_DFPRQX9        | 0.131 |   0.131 |    1.009 | 
     | imem_inst                                      | A[0] ^       | ST_SPHDL_4096x32m8_L   | 0.001 |   0.132 |    1.010 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |               |              |                        |       |  Time   |   Time   | 
     |---------------+--------------+------------------------+-------+---------+----------| 
     |               | clk ^        |                        |       |   0.000 |   -0.878 | 
     | clk_pad_in    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.878 | 
     | clk_i__L1_I0  | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.878 | 
     | clk_i__L2_I20 | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.878 | 
     | imem_inst     | CK ^         | ST_SPHDL_4096x32m8_L   | 0.000 |   0.000 |   -0.878 | 
     +------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[1]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[1]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.010
  Arrival Time                  0.132
  Slack Time                   -0.878
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.878 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.878 | 
     | clk_i__L1_I0                                   | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.878 | 
     | clk_i__I0                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.878 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[1] | CP ^ -> Q ^  | HS65_LH_DFPRQX9        | 0.132 |   0.132 |    1.010 | 
     | imem_inst                                      | A[1] ^       | ST_SPHDL_4096x32m8_L   | 0.000 |   0.132 |    1.010 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |               |              |                        |       |  Time   |   Time   | 
     |---------------+--------------+------------------------+-------+---------+----------| 
     |               | clk ^        |                        |       |   0.000 |   -0.878 | 
     | clk_pad_in    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.878 | 
     | clk_i__L1_I0  | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.878 | 
     | clk_i__L2_I20 | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.878 | 
     | imem_inst     | CK ^         | ST_SPHDL_4096x32m8_L   | 0.000 |   0.000 |   -0.878 | 
     +------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][16]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][16]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][16]/Q (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.998
  Arrival Time                  0.140
  Slack Time                   -0.858
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.858 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.858 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.858 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.858 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^ -> Q v  | HS65_LH_DFPRQX4        | 0.097 |   0.097 |    0.954 | 
     | I][16]                                             |              |                        |       |         |          | 
     | mini_mips_inst/exe_top_inst/alu_inst/U676          | A v -> Z ^   | HS65_LH_IVX9           | 0.024 |   0.120 |    0.978 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U677          | D0 ^ -> Z v  | HS65_LH_MUX21I1X6      | 0.020 |   0.140 |    0.998 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v          | HS65_LH_DFPRQX4        | 0.000 |   0.140 |    0.998 | 
     | I][16]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.858 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.858 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.858 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.858 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |   -0.858 | 
     | I][16]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][28]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][28]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][28]/Q (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.998
  Arrival Time                  0.140
  Slack Time                   -0.858
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.858 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.858 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.858 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.858 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^ -> Q v  | HS65_LH_DFPRQX4        | 0.097 |   0.097 |    0.954 | 
     | I][28]                                             |              |                        |       |         |          | 
     | mini_mips_inst/exe_top_inst/alu_inst/U700          | A v -> Z ^   | HS65_LH_IVX9           | 0.024 |   0.121 |    0.978 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U701          | D0 ^ -> Z v  | HS65_LH_MUX21I1X6      | 0.020 |   0.140 |    0.998 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v          | HS65_LH_DFPRQX4        | 0.000 |   0.140 |    0.998 | 
     | I][28]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.858 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.858 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.858 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.858 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |   -0.858 | 
     | I][28]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][14]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][14]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][14]/Q (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.998
  Arrival Time                  0.142
  Slack Time                   -0.856
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.856 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.856 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.856 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.856 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^ -> Q v  | HS65_LH_DFPRQX4        | 0.097 |   0.097 |    0.953 | 
     | I][14]                                             |              |                        |       |         |          | 
     | mini_mips_inst/exe_top_inst/alu_inst/U672          | A v -> Z ^   | HS65_LH_IVX9           | 0.024 |   0.121 |    0.977 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U673          | D0 ^ -> Z v  | HS65_LH_MUX21I1X6      | 0.020 |   0.142 |    0.998 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v          | HS65_LH_DFPRQX4        | 0.000 |   0.142 |    0.998 | 
     | I][14]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.856 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.856 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.856 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.856 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |   -0.856 | 
     | I][14]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][15]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][15]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][15]/Q (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.998
  Arrival Time                  0.143
  Slack Time                   -0.855
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.855 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.855 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.855 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.855 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^ -> Q v  | HS65_LH_DFPRQX4        | 0.098 |   0.098 |    0.953 | 
     | I][15]                                             |              |                        |       |         |          | 
     | mini_mips_inst/exe_top_inst/alu_inst/U674          | A v -> Z ^   | HS65_LH_IVX9           | 0.025 |   0.123 |    0.978 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U675          | D0 ^ -> Z v  | HS65_LH_MUX21I1X6      | 0.020 |   0.143 |    0.998 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v          | HS65_LH_DFPRQX4        | 0.000 |   0.143 |    0.998 | 
     | I][15]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.855 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.855 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.855 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.855 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |   -0.855 | 
     | I][15]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][12]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][12]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][12]/Q (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.998
  Arrival Time                  0.144
  Slack Time                   -0.854
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.854 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.854 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.854 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.854 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^ -> Q v  | HS65_LH_DFPRQX4        | 0.100 |   0.100 |    0.953 | 
     | I][12]                                             |              |                        |       |         |          | 
     | mini_mips_inst/exe_top_inst/alu_inst/U668          | A v -> Z ^   | HS65_LH_IVX9           | 0.025 |   0.124 |    0.978 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U669          | D0 ^ -> Z v  | HS65_LH_MUX21I1X6      | 0.020 |   0.144 |    0.998 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v          | HS65_LH_DFPRQX4        | 0.000 |   0.144 |    0.998 | 
     | I][12]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.854 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.854 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.854 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.854 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |   -0.854 | 
     | I][12]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][8]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][8]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][8]/Q (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.998
  Arrival Time                  0.145
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.853 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.853 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.853 | 
     | clk_i__I0                                          | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.853 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^ -> Q v  | HS65_LH_DFPRQX4        | 0.100 |   0.100 |    0.953 | 
     | I][8]                                              |              |                        |       |         |          | 
     | mini_mips_inst/exe_top_inst/alu_inst/U660          | A v -> Z ^   | HS65_LH_IVX9           | 0.025 |   0.126 |    0.978 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U661          | D0 ^ -> Z v  | HS65_LH_MUX21I1X6      | 0.020 |   0.145 |    0.998 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v          | HS65_LH_DFPRQX4        | 0.000 |   0.145 |    0.998 | 
     | I][8]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__I0                                          | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |   -0.852 | 
     | I][8]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[27][28]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[27][28]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[27][28]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.140
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.119 |   0.119 |    0.972 | 
     | reg[27][28]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1985      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.140 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.140 |    0.993 | 
     | reg[27][28]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[27][28]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[LO][21]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][21]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][21]/Q (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.140
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^ -> Q v  | HS65_LH_DFPRQX9        | 0.098 |   0.098 |    0.950 | 
     | O][21]                                             |              |                        |       |         |          | 
     | mini_mips_inst/exe_top_inst/alu_inst/U622          | A v -> Z ^   | HS65_LH_IVX9           | 0.022 |   0.120 |    0.973 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U623          | D0 ^ -> Z v  | HS65_LH_MUX21I1X6      | 0.019 |   0.140 |    0.992 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D v          | HS65_LH_DFPRQX9        | 0.000 |   0.140 |    0.992 | 
     | O][21]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -0.852 | 
     | O][21]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[14][6]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[14][6]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[14][6]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I7                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.120 |   0.120 |    0.972 | 
     | reg[14][6]                                         |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2719      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.993 | 
     | reg[14][6]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I7                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[14][6]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[14][7]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[14][7]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[14][7]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I21                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.120 |   0.120 |    0.972 | 
     | reg[14][7]                                         |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.993 | 
     | reg[14][7]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I21                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[14][7]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][1]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][1]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][1]/Q (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.140
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__I0                                          | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^ -> Q v  | HS65_LH_DFPRQX9        | 0.098 |   0.098 |    0.951 | 
     | I][1]                                              |              |                        |       |         |          | 
     | mini_mips_inst/exe_top_inst/alu_inst/U646          | A v -> Z ^   | HS65_LH_IVX9           | 0.022 |   0.121 |    0.973 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U647          | D0 ^ -> Z v  | HS65_LH_MUX21I1X6      | 0.019 |   0.140 |    0.992 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v          | HS65_LH_DFPRQX9        | 0.000 |   0.140 |    0.992 | 
     | I][1]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__I0                                          | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -0.852 | 
     | I][1]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[26][14]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[26][14]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[26][14]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I12                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.120 |   0.120 |    0.972 | 
     | reg[26][14]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2517      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.993 | 
     | reg[26][14]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I12                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[26][14]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][27]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][27]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][27]/Q (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.998
  Arrival Time                  0.146
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^ -> Q v  | HS65_LH_DFPRQX4        | 0.101 |   0.101 |    0.953 | 
     | I][27]                                             |              |                        |       |         |          | 
     | mini_mips_inst/exe_top_inst/alu_inst/U698          | A v -> Z ^   | HS65_LH_IVX9           | 0.025 |   0.126 |    0.978 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U699          | D0 ^ -> Z v  | HS65_LH_MUX21I1X6      | 0.020 |   0.146 |    0.998 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v          | HS65_LH_DFPRQX4        | 0.000 |   0.146 |    0.998 | 
     | I][27]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |   -0.852 | 
     | I][27]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[14][20]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[14][20]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[14][20]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I19                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.120 |   0.120 |    0.972 | 
     | reg[14][20]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2213      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.993 | 
     | reg[14][20]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I19                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[14][20]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[26][15]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[26][15]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[26][15]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I11                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.120 |   0.120 |    0.972 | 
     | reg[26][15]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2518      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.993 | 
     | reg[26][15]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I11                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[26][15]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[9][12]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[9][12]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[9][12]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I7                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.120 |   0.120 |    0.972 | 
     | reg[9][12]                                         |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2491      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.993 | 
     | reg[9][12]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I7                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[9][12]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[9][16]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[9][16]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[9][16]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I18                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.120 |   0.120 |    0.972 | 
     | reg[9][16]                                         |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2495      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.993 | 
     | reg[9][16]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I18                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[9][16]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[14][12]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[14][12]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[14][12]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I17                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.120 |   0.120 |    0.972 | 
     | reg[14][12]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2499      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.993 | 
     | reg[14][12]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I17                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[14][12]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[26][17]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[26][17]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[26][17]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.120 |   0.120 |    0.972 | 
     | reg[26][17]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2520      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.993 | 
     | reg[26][17]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[26][17]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[29][18]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][18]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][18]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.120 |   0.120 |    0.972 | 
     | reg[29][18]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2545      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.993 | 
     | reg[29][18]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[29][18]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[27][13]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[27][13]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[27][13]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I12                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.120 |   0.120 |    0.972 | 
     | reg[27][13]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2524      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.993 | 
     | reg[27][13]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I12                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[27][13]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[27][20]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[27][20]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[27][20]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.120 |   0.120 |    0.972 | 
     | reg[27][20]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2240      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.993 | 
     | reg[27][20]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[27][20]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[29][4]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][4]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][4]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.120 |   0.120 |    0.972 | 
     | reg[29][4]                                         |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2737      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.993 | 
     | reg[29][4]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[29][4]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[14][15]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[14][15]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[14][15]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I17                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.120 |   0.120 |    0.972 | 
     | reg[14][15]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2502      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.993 | 
     | reg[14][15]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I17                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[14][15]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[27][31]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[27][31]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[27][31]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.120 |   0.120 |    0.972 | 
     | reg[27][31]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1970      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.993 | 
     | reg[27][31]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[27][31]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[29][29]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][29]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][29]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.120 |   0.120 |    0.972 | 
     | reg[29][29]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1990      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.993 | 
     | reg[29][29]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[29][29]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[14][27]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[14][27]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[14][27]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.119 |   0.119 |    0.971 | 
     | reg[14][27]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2220      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.992 | 
     | reg[14][27]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[14][27]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[15][15]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[15][15]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[15][15]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I17                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.119 |   0.119 |    0.971 | 
     | reg[15][15]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2510      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.022 |   0.141 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.992 | 
     | reg[15][15]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I17                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[15][15]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[8][7]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[8][7]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[8][7]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.120 |   0.120 |    0.972 | 
     | reg[8][7]                                          |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2712      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.993 | 
     | reg[8][7]                                          |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[8][7]                                          |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[9][19]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[9][19]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[9][19]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I18                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.120 |   0.120 |    0.972 | 
     | reg[9][19]                                         |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2203      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.993 | 
     | reg[9][19]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I18                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[9][19]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[LO][31]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][31]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][31]/Q (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.140
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^ -> Q v  | HS65_LH_DFPRQX9        | 0.099 |   0.099 |    0.951 | 
     | O][31]                                             |              |                        |       |         |          | 
     | mini_mips_inst/exe_top_inst/alu_inst/U642          | A v -> Z ^   | HS65_LH_IVX9           | 0.023 |   0.121 |    0.973 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U643          | D0 ^ -> Z v  | HS65_LH_MUX21I1X6      | 0.019 |   0.140 |    0.992 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D v          | HS65_LH_DFPRQX9        | 0.000 |   0.140 |    0.992 | 
     | O][31]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -0.852 | 
     | O][31]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[8][6]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[8][6]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[8][6]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.120 |   0.120 |    0.972 | 
     | reg[8][6]                                          |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2711      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.993 | 
     | reg[8][6]                                          |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[8][6]                                          |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[15][30]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[15][30]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[15][30]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.120 |   0.120 |    0.972 | 
     | reg[15][30]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1965      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.993 | 
     | reg[15][30]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[15][30]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[14][28]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[14][28]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[14][28]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.120 |   0.120 |    0.972 | 
     | reg[14][28]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1979      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.993 | 
     | reg[14][28]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[14][28]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[29][10]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][10]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][10]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.120 |   0.120 |    0.972 | 
     | reg[29][10]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2538      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.993 | 
     | reg[29][10]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[29][10]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[29][19]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][19]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][19]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.120 |   0.120 |    0.972 | 
     | reg[29][19]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2257      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.993 | 
     | reg[29][19]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[29][19]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[8][18]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[8][18]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[8][18]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I7                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.120 |   0.120 |    0.972 | 
     | reg[8][18]                                         |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2489      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.993 | 
     | reg[8][18]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I7                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[8][18]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[14][19]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[14][19]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[14][19]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.141
  Slack Time                   -0.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.852 | 
     | clk_i__L2_I18                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.120 |   0.120 |    0.972 | 
     | reg[14][19]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2212      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.021 |   0.141 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.141 |    0.993 | 
     | reg[14][19]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.852 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |   -0.852 | 
     | clk_i__L2_I18                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.852 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.852 | 
     | reg[14][19]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 

