INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/clock_scaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/code_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/disp_hex_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_hex_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/imports/Useful Sources/stop_watch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 2/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
