
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/abhishekjagushte/Labs/COA/ass2/traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980399 heartbeat IPC: 3.35526 cumulative IPC: 3.35526 (Simulation time: 0 hr 0 min 14 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362341 heartbeat IPC: 2.95688 cumulative IPC: 3.1435 (Simulation time: 0 hr 0 min 31 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8126921 (Simulation time: 0 hr 0 min 40 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 23119068 heartbeat IPC: 0.596775 cumulative IPC: 0.333508 (Simulation time: 0 hr 0 min 53 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 54051160 heartbeat IPC: 0.323289 cumulative IPC: 0.326625 (Simulation time: 0 hr 1 min 19 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 83974542 heartbeat IPC: 0.334187 cumulative IPC: 0.329608 (Simulation time: 0 hr 1 min 46 sec) 
Finished CPU 0 instructions: 25000000 cycles: 75847639 cumulative IPC: 0.329608 (Simulation time: 0 hr 1 min 46 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.329608 instructions: 25000000 cycles: 75847639
cpu0_DTLB TOTAL     ACCESS:    6304215  HIT:    5866649  MISS:     437566
cpu0_DTLB LOAD      ACCESS:    5879721  HIT:    5599357  MISS:     280364
cpu0_DTLB RFO       ACCESS:     424494  HIT:     267292  MISS:     157202
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3306 cycles
cpu0_ITLB TOTAL     ACCESS:    2383697  HIT:    2383697  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383697  HIT:    2383697  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10710  HIT:      10710  MISS:          0
cpu0_L1I LOAD      ACCESS:      10710  HIT:      10710  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437566  HIT:     432136  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280364  HIT:     275677  MISS:       4687
cpu0_STLB RFO       ACCESS:     157202  HIT:     156459  MISS:        743
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 178.947 cycles
cpu0_L1D TOTAL     ACCESS:    6518885  HIT:    5276693  MISS:    1242192
cpu0_L1D LOAD      ACCESS:    5883761  HIT:    4757969  MISS:    1125792
cpu0_L1D RFO       ACCESS:     629720  HIT:     515271  MISS:     114449
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5404  HIT:       3453  MISS:       1951
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 109.528 cycles
cpu0_L2C TOTAL     ACCESS:    1909098  HIT:     874410  MISS:    1034688
cpu0_L2C LOAD      ACCESS:    1125785  HIT:     323994  MISS:     801791
cpu0_L2C RFO       ACCESS:     114442  HIT:      78840  MISS:      35602
cpu0_L2C PREFETCH  ACCESS:     318840  HIT:     123436  MISS:     195404
cpu0_L2C WRITEBACK ACCESS:     348080  HIT:     346682  MISS:       1398
cpu0_L2C TRANSLATION ACCESS:       1951  HIT:       1458  MISS:        493
cpu0_L2C PREFETCH  REQUESTED:     403739  ISSUED:     386421  USEFUL:     154496  USELESS:      59187
cpu0_L2C AVERAGE MISS LATENCY: 150.46 cycles
LLC TOTAL     ACCESS:    1268961  HIT:     642554  MISS:     626407
LLC LOAD      ACCESS:     783532  HIT:     380017  MISS:     403515
LLC RFO       ACCESS:      35602  HIT:       9983  MISS:      25619
LLC PREFETCH  ACCESS:     214276  HIT:      19047  MISS:     195229
LLC WRITEBACK ACCESS:     235058  HIT:     233244  MISS:       1814
LLC TRANSLATION ACCESS:        493  HIT:        263  MISS:        230
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 222.337 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      69662  ROW_BUFFER_MISS:     554584
 DBUS AVG_CONGESTED_CYCLE:    3.94151
 WQ ROW_BUFFER_HIT:      36898  ROW_BUFFER_MISS:     167459  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.291
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

