;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB <0, @2
	MOV -1, <-20
	SUB @121, 103
	SUB @18, @13
	MOV -1, <-20
	CMP #12, @-200
	CMP #12, @-200
	SUB @-136, 100
	ADD 210, 60
	SUB @121, 103
	SPL -1, @-20
	ADD 210, 30
	MOV -1, <-5
	DJN @78, #260
	SLT 121, 3
	ADD 1, <-1
	MOV 712, @16
	MOV 712, @16
	MOV 712, @16
	JMP <1, @-61
	SUB -1, <-5
	JMZ 72, <17
	SUB @121, 103
	JMP @12, #-200
	DJN @12, #-200
	JMZ 72, <17
	SUB <0, @2
	SUB @121, 106
	JMP 20, @10
	SUB 20, @12
	ADD #270, <1
	MOV -1, <-20
	SUB @121, 106
	SUB @121, 106
	SLT 20, @12
	ADD 210, 30
	SUB <0, @2
	JMP 121, 3
	JMN 712, #16
	SLT 210, 30
	DJN 1, @21
	MOV -1, <-20
	JMZ 72, <17
	ADD #270, <1
	JMZ 72, <17
	ADD #270, <1
	SUB 0, -319
	SLT #872, @200
