// Seed: 1948758136
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wand id_3, id_4;
  assign id_4 = id_3 / id_3;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input uwire id_2,
    input uwire id_3,
    input tri id_4,
    output supply1 id_5,
    input tri id_6,
    output tri1 id_7,
    input wor id_8,
    input tri id_9,
    input tri id_10,
    output supply0 id_11,
    output uwire id_12,
    input wand id_13,
    input supply0 id_14,
    input supply0 id_15,
    input supply1 id_16,
    input supply0 id_17,
    output tri id_18,
    output wire id_19,
    output tri1 id_20
);
  uwire id_22 = id_8 - 1;
  wire  id_23;
  tri0  id_24 = (id_14) * ~1, id_25;
  module_0(
      id_22, id_22
  );
endmodule
