{
	"finish__design__instance__count__class:antenna_cell": 12,
	"finish__design__instance__area__class:antenna_cell": 67.7376,
	"finish__design__instance__count__class:buffer": 25,
	"finish__design__instance__area__class:buffer": 1507.16,
	"finish__design__instance__count__class:clock_buffer": 19,
	"finish__design__instance__area__class:clock_buffer": 3053.84,
	"finish__design__instance__count__class:timing_repair_buffer": 30,
	"finish__design__instance__area__class:timing_repair_buffer": 1597.48,
	"finish__design__instance__count__class:inverter": 16,
	"finish__design__instance__area__class:inverter": 361.267,
	"finish__design__instance__count__class:clock_inverter": 13,
	"finish__design__instance__area__class:clock_inverter": 304.819,
	"finish__design__instance__count__class:sequential_cell": 138,
	"finish__design__instance__area__class:sequential_cell": 11831.5,
	"finish__design__instance__count__class:multi_input_combinational_cell": 262,
	"finish__design__instance__area__class:multi_input_combinational_cell": 13107.2,
	"finish__design__instance__count": 515,
	"finish__design__instance__area": 31831,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 5.61661,
	"finish__clock__skew__setup": 0.00759265,
	"finish__clock__skew__hold": 0.00759265,
	"finish__timing__drv__max_slew_limit": 0.803745,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.934197,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 5,
	"finish__power__internal__total": 0.0842971,
	"finish__power__switching__total": 0.0304229,
	"finish__power__leakage__total": 2.58911e-06,
	"finish__power__total": 0.114723,
	"finish__design__io": 31,
	"finish__design__die__area": 4.75188e+06,
	"finish__design__core__area": 4.72957e+06,
	"finish__design__instance__count": 5923,
	"finish__design__instance__area": 62358.1,
	"finish__design__instance__count__stdcell": 5923,
	"finish__design__instance__area__stdcell": 62358.1,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0131847,
	"finish__design__instance__utilization__stdcell": 0.0131847,
	"finish__design__rows": 431,
	"finish__design__rows:GF018hv5v_green_sc9": 431,
	"finish__design__sites": 1675728,
	"finish__design__sites:GF018hv5v_green_sc9": 1675728,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}