/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire [7:0] celloutsig_1_0z;
  reg [15:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [9:0] celloutsig_1_2z;
  wire [26:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = celloutsig_0_0z[6] ? in_data[68] : in_data[16];
  assign celloutsig_0_4z = !(celloutsig_0_3z ? celloutsig_0_2z : celloutsig_0_2z);
  assign celloutsig_1_4z = !(celloutsig_1_1z ? celloutsig_1_0z[6] : celloutsig_1_2z[4]);
  assign celloutsig_0_3z = ~(celloutsig_0_1z | in_data[60]);
  assign celloutsig_1_8z = ~(celloutsig_1_3z[11] | celloutsig_1_1z);
  assign celloutsig_1_1z = celloutsig_1_0z[2] | celloutsig_1_0z[7];
  assign celloutsig_1_5z = in_data[181] | celloutsig_1_0z[1];
  assign celloutsig_1_9z = celloutsig_1_8z ^ celloutsig_1_4z;
  assign celloutsig_1_0z = in_data[144:137] / { 1'h1, in_data[108:102] };
  assign celloutsig_1_19z = celloutsig_1_3z[12:6] / { 1'h1, celloutsig_1_4z, celloutsig_1_14z };
  assign celloutsig_0_1z = in_data[64:61] == celloutsig_0_0z[3:0];
  assign celloutsig_1_6z[16:1] = celloutsig_1_1z ? { celloutsig_1_2z[9:4], celloutsig_1_2z } : { celloutsig_1_2z[8:2], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_14z = - { in_data[162:160], celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_1_12z = { celloutsig_1_6z[16:11], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_0z } !== { celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_1_3z = in_data[180:154] >> { celloutsig_1_2z[9:3], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_6z[10:5], celloutsig_1_12z, celloutsig_1_5z } >> { celloutsig_1_3z[19:13], celloutsig_1_9z };
  assign celloutsig_0_5z = in_data[13:5] - { celloutsig_0_0z[4:1], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z };
  always_latch
    if (clkin_data[64]) celloutsig_0_0z = 7'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_0z = in_data[19:13];
  always_latch
    if (clkin_data[96]) celloutsig_1_2z = 10'h000;
    else if (clkin_data[0]) celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  always_latch
    if (clkin_data[128]) celloutsig_1_10z = 16'h0000;
    else if (clkin_data[0]) celloutsig_1_10z = { celloutsig_1_2z[7:1], celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_1_6z[0] = celloutsig_1_4z;
  assign { out_data[135:128], out_data[102:96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
