INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liuh0f/project/pro1/pro1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liuh0f/project/pro1/pro1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liuh0f/project/pro1/pro1.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liuh0f/project/pro1/pro1.srcs/sources_1/new/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liuh0f/project/pro1/pro1.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liuh0f/project/pro1/pro1.srcs/sim_1/new/game_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top_tb
