
`timescale 1ns / 1ns

module test;


wire  Z;

reg  A;



inv top(Z, A); 
 

`ifdef verilog

 //please enter any additional verilog stimulus in the /home/maxma2/Documents/Coursework/ece425/mp0/src/inv_run1/testfixture.verilog file
`include "/home/maxma2/Documents/Coursework/ece425/mp0/src/inv_run1/testfixture.verilog"

`endif

endmodule 
