{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 03 08:53:38 2013 " "Info: Processing started: Thu Oct 03 08:53:38 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off decount -c decount " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off decount -c decount" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk1Hz " "Info: Assuming node \"clk1Hz\" is an undefined clock" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 6 -1 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1Hz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk1Hz register mask register close~reg0 55.61 MHz 17.981 ns Internal " "Info: Clock \"clk1Hz\" has Internal fmax of 55.61 MHz between source register \"mask\" and destination register \"close~reg0\" (period= 17.981 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.272 ns + Longest register register " "Info: + Longest register to register delay is 17.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mask 1 REG LC_X10_Y10_N0 73 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y10_N0; Fanout = 73; REG Node = 'mask'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mask } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.107 ns) + CELL(0.740 ns) 4.847 ns timesetemp~3 2 COMB LC_X10_Y9_N4 10 " "Info: 2: + IC(4.107 ns) + CELL(0.740 ns) = 4.847 ns; Loc. = LC_X10_Y9_N4; Fanout = 10; COMB Node = 'timesetemp~3'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.847 ns" { mask timesetemp~3 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.982 ns) + CELL(0.740 ns) 7.569 ns lpm_mult:Mult2\|multcore:mult_core\|romout\[0\]\[12\]~1 3 COMB LC_X11_Y9_N0 3 " "Info: 3: + IC(1.982 ns) + CELL(0.740 ns) = 7.569 ns; Loc. = LC_X11_Y9_N0; Fanout = 3; COMB Node = 'lpm_mult:Mult2\|multcore:mult_core\|romout\[0\]\[12\]~1'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { timesetemp~3 lpm_mult:Mult2|multcore:mult_core|romout[0][12]~1 } "NODE_NAME" } } { "multcore.tdf" "" { Text "c:/eda/altera/91/quartus/libraries/megafunctions/multcore.tdf" 207 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.938 ns) + CELL(0.978 ns) 10.485 ns lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~22 4 COMB LC_X11_Y8_N5 2 " "Info: 4: + IC(1.938 ns) + CELL(0.978 ns) = 10.485 ns; Loc. = LC_X11_Y8_N5; Fanout = 2; COMB Node = 'lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~22'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { lpm_mult:Mult2|multcore:mult_core|romout[0][12]~1 lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/eda/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 10.608 ns lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~17 5 COMB LC_X11_Y8_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 10.608 ns; Loc. = LC_X11_Y8_N6; Fanout = 2; COMB Node = 'lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~17'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/eda/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 11.423 ns lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~10 6 COMB LC_X11_Y8_N7 1 " "Info: 6: + IC(0.000 ns) + CELL(0.815 ns) = 11.423 ns; Loc. = LC_X11_Y8_N7; Fanout = 1; COMB Node = 'lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~10'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/eda/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.359 ns) + CELL(0.954 ns) 14.736 ns LessThan0~12 7 COMB LC_X13_Y10_N4 1 " "Info: 7: + IC(2.359 ns) + CELL(0.954 ns) = 14.736 ns; Loc. = LC_X13_Y10_N4; Fanout = 1; COMB Node = 'LessThan0~12'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.313 ns" { lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 LessThan0~12 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 15.711 ns LessThan0~0 8 COMB LC_X13_Y10_N6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.975 ns) = 15.711 ns; Loc. = LC_X13_Y10_N6; Fanout = 2; COMB Node = 'LessThan0~0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { LessThan0~12 LessThan0~0 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.804 ns) 17.272 ns close~reg0 9 REG LC_X13_Y10_N9 1 " "Info: 9: + IC(0.757 ns) + CELL(0.804 ns) = 17.272 ns; Loc. = LC_X13_Y10_N9; Fanout = 1; REG Node = 'close~reg0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { LessThan0~0 close~reg0 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.129 ns ( 35.49 % ) " "Info: Total cell delay = 6.129 ns ( 35.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.143 ns ( 64.51 % ) " "Info: Total interconnect delay = 11.143 ns ( 64.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.272 ns" { mask timesetemp~3 lpm_mult:Mult2|multcore:mult_core|romout[0][12]~1 lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 LessThan0~12 LessThan0~0 close~reg0 } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "17.272 ns" { mask {} timesetemp~3 {} lpm_mult:Mult2|multcore:mult_core|romout[0][12]~1 {} lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 {} lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 {} lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 {} LessThan0~12 {} LessThan0~0 {} close~reg0 {} } { 0.000ns 4.107ns 1.982ns 1.938ns 0.000ns 0.000ns 2.359ns 0.000ns 0.757ns } { 0.000ns 0.740ns 0.740ns 0.978ns 0.123ns 0.815ns 0.954ns 0.975ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1Hz destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1Hz\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1Hz 1 CLK PIN_18 44 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 44; CLK Node = 'clk1Hz'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1Hz } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns close~reg0 2 REG LC_X13_Y10_N9 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X13_Y10_N9; Fanout = 1; REG Node = 'close~reg0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1Hz close~reg0 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1Hz close~reg0 } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1Hz {} clk1Hz~combout {} close~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1Hz source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk1Hz\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1Hz 1 CLK PIN_18 44 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 44; CLK Node = 'clk1Hz'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1Hz } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns mask 2 REG LC_X10_Y10_N0 73 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y10_N0; Fanout = 73; REG Node = 'mask'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1Hz mask } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1Hz mask } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1Hz {} clk1Hz~combout {} mask {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1Hz close~reg0 } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1Hz {} clk1Hz~combout {} close~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1Hz mask } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1Hz {} clk1Hz~combout {} mask {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.272 ns" { mask timesetemp~3 lpm_mult:Mult2|multcore:mult_core|romout[0][12]~1 lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 LessThan0~12 LessThan0~0 close~reg0 } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "17.272 ns" { mask {} timesetemp~3 {} lpm_mult:Mult2|multcore:mult_core|romout[0][12]~1 {} lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 {} lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 {} lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 {} LessThan0~12 {} LessThan0~0 {} close~reg0 {} } { 0.000ns 4.107ns 1.982ns 1.938ns 0.000ns 0.000ns 2.359ns 0.000ns 0.757ns } { 0.000ns 0.740ns 0.740ns 0.978ns 0.123ns 0.815ns 0.954ns 0.975ns 0.804ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1Hz close~reg0 } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1Hz {} clk1Hz~combout {} close~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1Hz mask } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1Hz {} clk1Hz~combout {} mask {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "close~reg0 reset clk1Hz 14.946 ns register " "Info: tsu for register \"close~reg0\" (data pin = \"reset\", clock pin = \"clk1Hz\") is 14.946 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.432 ns + Longest pin register " "Info: + Longest pin to register delay is 18.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns reset 1 PIN PIN_14 63 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_14; Fanout = 63; PIN Node = 'reset'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.860 ns) + CELL(0.914 ns) 5.906 ns timesetemp~2 2 COMB LC_X10_Y9_N9 9 " "Info: 2: + IC(3.860 ns) + CELL(0.914 ns) = 5.906 ns; Loc. = LC_X10_Y9_N9; Fanout = 9; COMB Node = 'timesetemp~2'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.774 ns" { reset timesetemp~2 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.909 ns) + CELL(0.914 ns) 8.729 ns lpm_mult:Mult2\|multcore:mult_core\|romout\[0\]\[12\]~1 3 COMB LC_X11_Y9_N0 3 " "Info: 3: + IC(1.909 ns) + CELL(0.914 ns) = 8.729 ns; Loc. = LC_X11_Y9_N0; Fanout = 3; COMB Node = 'lpm_mult:Mult2\|multcore:mult_core\|romout\[0\]\[12\]~1'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { timesetemp~2 lpm_mult:Mult2|multcore:mult_core|romout[0][12]~1 } "NODE_NAME" } } { "multcore.tdf" "" { Text "c:/eda/altera/91/quartus/libraries/megafunctions/multcore.tdf" 207 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.938 ns) + CELL(0.978 ns) 11.645 ns lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~22 4 COMB LC_X11_Y8_N5 2 " "Info: 4: + IC(1.938 ns) + CELL(0.978 ns) = 11.645 ns; Loc. = LC_X11_Y8_N5; Fanout = 2; COMB Node = 'lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~22'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { lpm_mult:Mult2|multcore:mult_core|romout[0][12]~1 lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/eda/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 11.768 ns lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~17 5 COMB LC_X11_Y8_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 11.768 ns; Loc. = LC_X11_Y8_N6; Fanout = 2; COMB Node = 'lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~17'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/eda/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 12.583 ns lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~10 6 COMB LC_X11_Y8_N7 1 " "Info: 6: + IC(0.000 ns) + CELL(0.815 ns) = 12.583 ns; Loc. = LC_X11_Y8_N7; Fanout = 1; COMB Node = 'lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~10'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/eda/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.359 ns) + CELL(0.954 ns) 15.896 ns LessThan0~12 7 COMB LC_X13_Y10_N4 1 " "Info: 7: + IC(2.359 ns) + CELL(0.954 ns) = 15.896 ns; Loc. = LC_X13_Y10_N4; Fanout = 1; COMB Node = 'LessThan0~12'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.313 ns" { lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 LessThan0~12 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 16.871 ns LessThan0~0 8 COMB LC_X13_Y10_N6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.975 ns) = 16.871 ns; Loc. = LC_X13_Y10_N6; Fanout = 2; COMB Node = 'LessThan0~0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { LessThan0~12 LessThan0~0 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.804 ns) 18.432 ns close~reg0 9 REG LC_X13_Y10_N9 1 " "Info: 9: + IC(0.757 ns) + CELL(0.804 ns) = 18.432 ns; Loc. = LC_X13_Y10_N9; Fanout = 1; REG Node = 'close~reg0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { LessThan0~0 close~reg0 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.609 ns ( 41.28 % ) " "Info: Total cell delay = 7.609 ns ( 41.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.823 ns ( 58.72 % ) " "Info: Total interconnect delay = 10.823 ns ( 58.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.432 ns" { reset timesetemp~2 lpm_mult:Mult2|multcore:mult_core|romout[0][12]~1 lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 LessThan0~12 LessThan0~0 close~reg0 } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "18.432 ns" { reset {} reset~combout {} timesetemp~2 {} lpm_mult:Mult2|multcore:mult_core|romout[0][12]~1 {} lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 {} lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 {} lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 {} LessThan0~12 {} LessThan0~0 {} close~reg0 {} } { 0.000ns 0.000ns 3.860ns 1.909ns 1.938ns 0.000ns 0.000ns 2.359ns 0.000ns 0.757ns } { 0.000ns 1.132ns 0.914ns 0.914ns 0.978ns 0.123ns 0.815ns 0.954ns 0.975ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1Hz destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk1Hz\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1Hz 1 CLK PIN_18 44 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 44; CLK Node = 'clk1Hz'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1Hz } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns close~reg0 2 REG LC_X13_Y10_N9 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X13_Y10_N9; Fanout = 1; REG Node = 'close~reg0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1Hz close~reg0 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1Hz close~reg0 } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1Hz {} clk1Hz~combout {} close~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.432 ns" { reset timesetemp~2 lpm_mult:Mult2|multcore:mult_core|romout[0][12]~1 lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 LessThan0~12 LessThan0~0 close~reg0 } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "18.432 ns" { reset {} reset~combout {} timesetemp~2 {} lpm_mult:Mult2|multcore:mult_core|romout[0][12]~1 {} lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 {} lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 {} lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 {} LessThan0~12 {} LessThan0~0 {} close~reg0 {} } { 0.000ns 0.000ns 3.860ns 1.909ns 1.938ns 0.000ns 0.000ns 2.359ns 0.000ns 0.757ns } { 0.000ns 1.132ns 0.914ns 0.914ns 0.978ns 0.123ns 0.815ns 0.954ns 0.975ns 0.804ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1Hz close~reg0 } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1Hz {} clk1Hz~combout {} close~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk1Hz leftimetemp\[11\] leftimetemp\[11\]~reg0 10.639 ns register " "Info: tco from clock \"clk1Hz\" to destination pin \"leftimetemp\[11\]\" through register \"leftimetemp\[11\]~reg0\" is 10.639 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1Hz source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk1Hz\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1Hz 1 CLK PIN_18 44 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 44; CLK Node = 'clk1Hz'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1Hz } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns leftimetemp\[11\]~reg0 2 REG LC_X8_Y9_N2 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X8_Y9_N2; Fanout = 1; REG Node = 'leftimetemp\[11\]~reg0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1Hz leftimetemp[11]~reg0 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1Hz leftimetemp[11]~reg0 } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1Hz {} clk1Hz~combout {} leftimetemp[11]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.444 ns + Longest register pin " "Info: + Longest register to pin delay is 6.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns leftimetemp\[11\]~reg0 1 REG LC_X8_Y9_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y9_N2; Fanout = 1; REG Node = 'leftimetemp\[11\]~reg0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { leftimetemp[11]~reg0 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.122 ns) + CELL(2.322 ns) 6.444 ns leftimetemp\[11\] 2 PIN PIN_80 0 " "Info: 2: + IC(4.122 ns) + CELL(2.322 ns) = 6.444 ns; Loc. = PIN_80; Fanout = 0; PIN Node = 'leftimetemp\[11\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.444 ns" { leftimetemp[11]~reg0 leftimetemp[11] } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 36.03 % ) " "Info: Total cell delay = 2.322 ns ( 36.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.122 ns ( 63.97 % ) " "Info: Total interconnect delay = 4.122 ns ( 63.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.444 ns" { leftimetemp[11]~reg0 leftimetemp[11] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.444 ns" { leftimetemp[11]~reg0 {} leftimetemp[11] {} } { 0.000ns 4.122ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1Hz leftimetemp[11]~reg0 } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1Hz {} clk1Hz~combout {} leftimetemp[11]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.444 ns" { leftimetemp[11]~reg0 leftimetemp[11] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.444 ns" { leftimetemp[11]~reg0 {} leftimetemp[11] {} } { 0.000ns 4.122ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "timesetemp\[4\] timeset\[4\] clk1Hz -1.263 ns register " "Info: th for register \"timesetemp\[4\]\" (data pin = \"timeset\[4\]\", clock pin = \"clk1Hz\") is -1.263 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1Hz destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk1Hz\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1Hz 1 CLK PIN_18 44 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 44; CLK Node = 'clk1Hz'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1Hz } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns timesetemp\[4\] 2 REG LC_X10_Y8_N0 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y8_N0; Fanout = 4; REG Node = 'timesetemp\[4\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1Hz timesetemp[4] } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1Hz timesetemp[4] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1Hz {} clk1Hz~combout {} timesetemp[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.303 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns timeset\[4\] 1 PIN PIN_58 14 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_58; Fanout = 14; PIN Node = 'timeset\[4\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timeset[4] } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.988 ns) + CELL(1.183 ns) 5.303 ns timesetemp\[4\] 2 REG LC_X10_Y8_N0 4 " "Info: 2: + IC(2.988 ns) + CELL(1.183 ns) = 5.303 ns; Loc. = LC_X10_Y8_N0; Fanout = 4; REG Node = 'timesetemp\[4\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.171 ns" { timeset[4] timesetemp[4] } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 43.65 % ) " "Info: Total cell delay = 2.315 ns ( 43.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.988 ns ( 56.35 % ) " "Info: Total interconnect delay = 2.988 ns ( 56.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.303 ns" { timeset[4] timesetemp[4] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.303 ns" { timeset[4] {} timeset[4]~combout {} timesetemp[4] {} } { 0.000ns 0.000ns 2.988ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1Hz timesetemp[4] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1Hz {} clk1Hz~combout {} timesetemp[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.303 ns" { timeset[4] timesetemp[4] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.303 ns" { timeset[4] {} timeset[4]~combout {} timesetemp[4] {} } { 0.000ns 0.000ns 2.988ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 03 08:53:39 2013 " "Info: Processing ended: Thu Oct 03 08:53:39 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
