module IrDA_clk(
	clk,
	new_freq
);

input clk;
output new_freq;

reg [9:0] cont;
reg new_freq;


always @(posedge clk )
begin
	if (new_freq && cont == 10'd760)
		begin
			cont <= 10'd0;
			new_freq <= !new_freq;
		end
		
	else if(!new_freq && cont == 10'd760) 
		begin
			cont <= 10'd0;
			new_freq <= !new_freq;
		end
	else
		begin
			cont <= cont + 1;
		end
end




endmodule
			
