<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>FMOV (vector, immediate) -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/fmov_advsimd.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/fmov_advsimd.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">FMOV (vector, immediate)</h2><p id="desc"><p class="aml">Floating-point move immediate (vector). This instruction copies an immediate floating-point constant into every element of the SIMD&amp;FP destination register.</p><p class="aml">Depending on the settings in the <a class="armarm-xref" title="Reference to ARM ARM section">CPACR_EL1</a>, <a class="armarm-xref" title="Reference to ARM ARM section">CPTR_EL2</a>, and <a class="armarm-xref" title="Reference to ARM ARM section">CPTR_EL3</a> registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.</p></p><p class="desc">
      It has encodings from 2 classes:
      <a href="#FMOV_asimdimm_H_h">Half-precision</a>
       and 
      <a href="#single_and_double">Single-precision and double-precision</a></p><h3 class="classheading"><a id="FMOV_asimdimm_H_h" name="FMOV_asimdimm_H_h">Half-precision</a><font style="font-size:smaller;"><br/>(ARMv8.2)
          </font></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">0</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">a</td><td class="lr">b</td><td class="lr">c</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">1</td><td class="lr">1</td><td class="lr">d</td><td class="lr">e</td><td class="lr">f</td><td class="lr">g</td><td class="lr">h</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Half-precision</h4><p class="asm-code"><a id="FMOV_asimdimm_H_h" name="FMOV_asimdimm_H_h">FMOV  <a href="#vd" title="SIMD&amp;FP destination register (field &quot;Rd&quot;)">&lt;Vd></a>.<a href="#t_1" title="Arrangement specifier (field &quot;Q&quot;) [4H,8H]">&lt;T></a>, #<a href="#imm" title="Signed floating-point constant with 3-bit exponent and normalized 4 bits of precision (field &quot;a:b:c:d:e:f:g:h&quot;)">&lt;imm></a></a></p></div><p class="pseudocode">if !HaveFP16Ext() then <a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()">UnallocatedEncoding</a>();

integer rd = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);

integer datasize = if Q == '1' then 128 else 64;
bits(datasize) imm;

imm8 = a:b:c:d:e:f:g:h;
imm16 = imm8&lt;7>:<a href="shared_pseudocode.html#impl-shared.NOT.1" title="function: bits(N) NOT(bits(N) x)">NOT</a>(imm8&lt;6>):<a href="shared_pseudocode.html#impl-shared.Replicate.2" title="function: bits(M*N) Replicate(bits(M) x, integer N)">Replicate</a><ins>(imm8&lt;6>, 2):imm8&lt;5:0>:</ins><del>(imm8&lt;6>,2):imm8&lt;5:0>:</del><a href="shared_pseudocode.html#impl-shared.Zeros.1" title="function: bits(N) Zeros(integer N)">Zeros</a>(6);

imm = <a href="shared_pseudocode.html#impl-shared.Replicate.2" title="function: bits(M*N) Replicate(bits(M) x, integer N)">Replicate</a>(imm16, datasize DIV 16);</p><h3 class="classheading"><a id="single_and_double" name="single_and_double">Single-precision and double-precision</a></h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">op</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">a</td><td class="lr">b</td><td class="lr">c</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="lr">1</td><td class="lr">d</td><td class="lr">e</td><td class="lr">f</td><td class="lr">g</td><td class="lr">h</td><td class="lr" colspan="5">Rd</td></tr><tr class="secondrow"><td></td><td></td><td></td><td colspan="10"></td><td></td><td></td><td></td><td class="droppedname" colspan="4">cmode</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Single-precision<span class="bitdiff"> (op == 0)</span></h4><p class="asm-code"><a id="FMOV_asimdimm_S_s" name="FMOV_asimdimm_S_s">FMOV  <a href="#vd" title="SIMD&amp;FP destination register (field &quot;Rd&quot;)">&lt;Vd></a>.<a href="#t" title="Arrangement specifier (field &quot;Q&quot;) [2S,4S]">&lt;T></a>, #<a href="#imm" title="Signed floating-point constant with 3-bit exponent and normalized 4 bits of precision (field &quot;a:b:c:d:e:f:g:h&quot;)">&lt;imm></a></a></p></div><div class="encoding"><h4 class="encoding">Double-precision<span class="bitdiff"> (Q == 1 &amp;&amp; op == 1)</span></h4><p class="asm-code"><a id="FMOV_asimdimm_D2_d" name="FMOV_asimdimm_D2_d">FMOV  <a href="#vd" title="SIMD&amp;FP destination register (field &quot;Rd&quot;)">&lt;Vd></a>.2D, #<a href="#imm" title="Signed floating-point constant with 3-bit exponent and normalized 4 bits of precision (field &quot;a:b:c:d:e:f:g:h&quot;)">&lt;imm></a></a></p></div><p class="pseudocode">integer rd = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);

integer datasize = if Q == '1' then 128 else 64;
bits(datasize) imm;
<ins>bits(64) imm64;

if cmode:op == '11111' then
    // FMOV Dn,#imm is in main FP instruction set
    if Q == '0' then</ins><del>bits(64) imm64;</del> <a href="shared_pseudocode.html#ImmediateOp" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}"><del>ImmediateOp</del></a><del> operation;
case cmode:op of
    when '0xx00' operation = </del><a href="shared_pseudocode.html#ImmediateOp_MOVI" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}"><del>ImmediateOp_MOVI</del></a><del>;
    when '0xx01' operation = </del><a href="shared_pseudocode.html#ImmediateOp_MVNI" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}"><del>ImmediateOp_MVNI</del></a><del>;
    when '0xx10' operation = </del><a href="shared_pseudocode.html#ImmediateOp_ORR" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}"><del>ImmediateOp_ORR</del></a><del>;
    when '0xx11' operation = </del><a href="shared_pseudocode.html#ImmediateOp_BIC" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}"><del>ImmediateOp_BIC</del></a><del>;
    when '10x00' operation = </del><a href="shared_pseudocode.html#ImmediateOp_MOVI" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}"><del>ImmediateOp_MOVI</del></a><del>;
    when '10x01' operation = </del><a href="shared_pseudocode.html#ImmediateOp_MVNI" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}"><del>ImmediateOp_MVNI</del></a><del>;
    when '10x10' operation = </del><a href="shared_pseudocode.html#ImmediateOp_ORR" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}"><del>ImmediateOp_ORR</del></a><del>;
    when '10x11' operation = </del><a href="shared_pseudocode.html#ImmediateOp_BIC" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}"><del>ImmediateOp_BIC</del></a><del>;
    when '110x0' operation = </del><a href="shared_pseudocode.html#ImmediateOp_MOVI" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}"><del>ImmediateOp_MOVI</del></a><del>;
    when '110x1' operation = </del><a href="shared_pseudocode.html#ImmediateOp_MVNI" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}"><del>ImmediateOp_MVNI</del></a><del>;
    when '1110x' operation = </del><a href="shared_pseudocode.html#ImmediateOp_MOVI" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}"><del>ImmediateOp_MOVI</del></a><del>;
    when '11110' operation = </del><a href="shared_pseudocode.html#ImmediateOp_MOVI" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}"><del>ImmediateOp_MOVI</del></a><del>;
    when '11111' 
        // FMOV Dn,#imm is in main FP instruction set
        if Q == '0' then </del><a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()">UnallocatedEncoding</a><del>();
        operation = </del><a href="shared_pseudocode.html#ImmediateOp_MOVI" title="enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI, ImmediateOp_ORR, ImmediateOp_BIC}"><del>ImmediateOp_MOVI</del></a><ins>();
</ins><del>;
</del>
imm64 = <a href="shared_pseudocode.html#impl-shared.AdvSIMDExpandImm.3" title="function: bits(64) AdvSIMDExpandImm(bit op, bits(4) cmode, bits(8) imm8)">AdvSIMDExpandImm</a>(op, cmode, a:b:c:d:e:f:g:h);
imm = <a href="shared_pseudocode.html#impl-shared.Replicate.2" title="function: bits(M*N) Replicate(bits(M) x, integer N)">Replicate</a>(imm64, datasize DIV 64);</p><p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vd></td><td><a id="vd" name="vd"><p class="aml">Is the name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;T></td><td><a id="t_1" name="t_1">
        For the half-precision variant: is an arrangement specifier, 
    encoded in 
    <q>Q</q>:
      
        <table class="valuetable"><thead><tr><th class="bitfield">Q</th><th class="symbol">&lt;T></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">4H</td></tr><tr><td class="bitfield">1</td><td class="symbol">8H</td></tr></tbody></table></a></td></tr><tr><td></td><td><a id="t" name="t">
        For the single-precision variant: is an arrangement specifier, 
    encoded in 
    <q>Q</q>:
      
        <table class="valuetable"><thead><tr><th class="bitfield">Q</th><th class="symbol">&lt;T></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">2S</td></tr><tr><td class="bitfield">1</td><td class="symbol">4S</td></tr></tbody></table></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm></td><td><a id="imm" name="imm"><p class="aml">Is a signed floating-point constant with 3-bit exponent and normalized 4 bits of precision, encoded in "a:b:c:d:e:f:g:h". For details of the range of constants available and the encoding of &lt;imm>, see <a class="armarm-xref" title="Reference to ARM ARM section">Modified immediate constants in A64 floating-point instructions</a>.</p></a></td></tr></table></div><p class="syntax-notes"></p><div class="ps" psname="commonps"><a id="commonps" name="commonps"></a><h3 class="pseudocode">Operation</h3><p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckFPAdvSIMDEnabled64.0" title="function: CheckFPAdvSIMDEnabled64()">CheckFPAdvSIMDEnabled64</a>();

<a href="shared_pseudocode.html#impl-aarch64.V.write.1" title="accessor: V[integer n] = bits(width) value">V</a>[rd] = imm;</p></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3
    </p><p class="copyconf">
      Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/fmov_advsimd.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/fmov_advsimd.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div></body></html>