# VLSI homework code
This repository holds the VHDL codes and Verilog codes of the course named VLSI. The following are the visualization of some codes.

![fgpa_1](https://user-images.githubusercontent.com/16127951/144873251-61ce13d2-64c3-4389-83e4-41943532eb66.png)
\
**Figure 1.** Finite state machine VHDL visualization 
\
\
![fgpa_2](https://user-images.githubusercontent.com/16127951/144873622-7406c70c-fa75-4ec4-b6ab-5b831c849136.png)
\
**Figure 2.** Finite state machine states visualization 
\
\
![fgpa_3](https://user-images.githubusercontent.com/16127951/144873008-fbb37224-9fb3-47ac-9851-f25a7d598141.png)
\
**Figure 3.** Up-down counter with D type Flip-flop VHDL visualization
\
\
![fgpa_4](https://user-images.githubusercontent.com/16127951/144873076-822d5c42-4e52-4824-9b89-db66cc9ee99e.png)
\
**Figure 4.** Universal shift register Verilog visualization
\
\
![fgpa_5](https://user-images.githubusercontent.com/16127951/144873154-ffae4441-aa4a-4a0c-8f78-b4c00340cc9e.png)
\
**Figure 5.** RAM using only LEs by Verilog:

