

================================================================
== Vivado HLS Report for 'AddBias'
================================================================
* Date:           Mon Feb 27 15:57:06 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_project
* Solution:       kernel_1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.091|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |   51|  196611|   51|  196611|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+--------+----------+-----------+-----------+-------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |     Trip    |          |
        | Loop Name| min |   max  |  Latency |  achieved |   target  |    Count    | Pipelined|
        +----------+-----+--------+----------+-----------+-----------+-------------+----------+
        |- Loop 1  |   49|  196609|         3|          1|          1| 48 ~ 196608 |    yes   |
        +----------+-----+--------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str713, i32 0, i32 0, [1 x i8]* @p_str714, [1 x i8]* @p_str715, [1 x i8]* @p_str716, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str717, [1 x i8]* @p_str718)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str706, i32 0, i32 0, [1 x i8]* @p_str707, [1 x i8]* @p_str708, [1 x i8]* @p_str709, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str710, [1 x i8]* @p_str711)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str699, i32 0, i32 0, [1 x i8]* @p_str700, [1 x i8]* @p_str701, [1 x i8]* @p_str702, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str703, [1 x i8]* @p_str704)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str692, i32 0, i32 0, [1 x i8]* @p_str693, [1 x i8]* @p_str694, [1 x i8]* @p_str695, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str696, [1 x i8]* @p_str697)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %in_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str685, i32 0, i32 0, [1 x i8]* @p_str686, [1 x i8]* @p_str687, [1 x i8]* @p_str688, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str689, [1 x i8]* @p_str690)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str202, i32 0, i32 0, [1 x i8]* @p_str203, [1 x i8]* @p_str204, [1 x i8]* @p_str205, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str206, [1 x i8]* @p_str207)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str209, i32 0, i32 0, [1 x i8]* @p_str210, [1 x i8]* @p_str211, [1 x i8]* @p_str212, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str213, [1 x i8]* @p_str214)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str216, i32 0, i32 0, [1 x i8]* @p_str217, [1 x i8]* @p_str218, [1 x i8]* @p_str219, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str220, [1 x i8]* @p_str221)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str223, i32 0, i32 0, [1 x i8]* @p_str224, [1 x i8]* @p_str225, [1 x i8]* @p_str226, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str227, [1 x i8]* @p_str228)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str230, i32 0, i32 0, [1 x i8]* @p_str231, [1 x i8]* @p_str232, [1 x i8]* @p_str233, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str234, [1 x i8]* @p_str235)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.83ns)   --->   "%empty = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V, i8* %in_V_id_V, i8* %in_V_dest_V, i16* %in_V_user_V, i1* %in_V_last_V)" [src/modules.hpp:512]   --->   Operation 16 'read' 'empty' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i512, i8, i8, i16, i1 } %empty, 0" [src/modules.hpp:512]   --->   Operation 17 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%N = trunc i512 %tmp_data_V to i32" [src/modules.hpp:514]   --->   Operation 18 'trunc' 'N' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%out_data_data_V = zext i32 %N to i512" [src/modules.hpp:516]   --->   Operation 19 'zext' 'out_data_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %out_data_data_V, i8 1, i8 40, i16 49, i1 false)" [src/modules.hpp:521]   --->   Operation 20 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %N, i6 0)" [src/modules.hpp:514]   --->   Operation 21 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %N, i4 0)" [src/modules.hpp:514]   --->   Operation 22 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl94 = zext i36 %tmp_1 to i38" [src/modules.hpp:514]   --->   Operation 23 'zext' 'p_shl94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.02ns)   --->   "%bound = sub i38 %p_shl, %p_shl94" [src/modules.hpp:514]   --->   Operation 24 'sub' 'bound' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.65ns)   --->   "br label %1" [src/modules.hpp:525]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.08>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i38 [ 0, %0 ], [ %add_ln525, %hls_label_21 ]" [src/modules.hpp:525]   --->   Operation 26 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %hls_label_21 ]"   --->   Operation 27 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.08ns)   --->   "%icmp_ln525 = icmp eq i38 %indvar_flatten, %bound" [src/modules.hpp:525]   --->   Operation 28 'icmp' 'icmp_ln525' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.02ns)   --->   "%add_ln525 = add i38 %indvar_flatten, 1" [src/modules.hpp:525]   --->   Operation 29 'add' 'add_ln525' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln525, label %2, label %hls_label_21" [src/modules.hpp:525]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 31 [1/1] (0.78ns)   --->   "%icmp_ln527 = icmp eq i6 %i_0, -16" [src/modules.hpp:527]   --->   Operation 31 'icmp' 'icmp_ln527' <Predicate = (!icmp_ln525)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.38ns)   --->   "%select_ln527 = select i1 %icmp_ln527, i6 0, i6 %i_0" [src/modules.hpp:527]   --->   Operation 32 'select' 'select_ln527' <Predicate = (!icmp_ln525)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.83ns)   --->   "%empty_316 = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V, i8* %in_V_id_V, i8* %in_V_dest_V, i16* %in_V_user_V, i1* %in_V_last_V)" [src/modules.hpp:529]   --->   Operation 33 'read' 'empty_316' <Predicate = (!icmp_ln525)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_data_V_10 = extractvalue { i512, i8, i8, i16, i1 } %empty_316, 0" [src/modules.hpp:529]   --->   Operation 34 'extractvalue' 'tmp_data_V_10' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln533 = zext i6 %select_ln527 to i64" [src/modules.hpp:533]   --->   Operation 35 'zext' 'zext_ln533' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i512 %tmp_data_V_10 to i32" [src/modules.hpp:533]   --->   Operation 36 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%bias_0_addr = getelementptr [48 x i14]* @bias_0, i64 0, i64 %zext_ln533" [src/modules.hpp:533]   --->   Operation 37 'getelementptr' 'bias_0_addr' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (1.23ns)   --->   "%bias_0_load = load i14* %bias_0_addr, align 2" [src/modules.hpp:533]   --->   Operation 38 'load' 'bias_0_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 32, i32 63)" [src/modules.hpp:533]   --->   Operation 39 'partselect' 'p_Result_1' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%bias_1_addr = getelementptr [48 x i14]* @bias_1, i64 0, i64 %zext_ln533" [src/modules.hpp:533]   --->   Operation 40 'getelementptr' 'bias_1_addr' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (1.23ns)   --->   "%bias_1_load = load i14* %bias_1_addr, align 2" [src/modules.hpp:533]   --->   Operation 41 'load' 'bias_1_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 64, i32 95)" [src/modules.hpp:533]   --->   Operation 42 'partselect' 'p_Result_2' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%bias_2_addr = getelementptr [48 x i14]* @bias_2, i64 0, i64 %zext_ln533" [src/modules.hpp:533]   --->   Operation 43 'getelementptr' 'bias_2_addr' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (1.23ns)   --->   "%bias_2_load = load i14* %bias_2_addr, align 2" [src/modules.hpp:533]   --->   Operation 44 'load' 'bias_2_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 96, i32 127)" [src/modules.hpp:533]   --->   Operation 45 'partselect' 'p_Result_3' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%bias_3_addr = getelementptr [48 x i14]* @bias_3, i64 0, i64 %zext_ln533" [src/modules.hpp:533]   --->   Operation 46 'getelementptr' 'bias_3_addr' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (1.23ns)   --->   "%bias_3_load = load i14* %bias_3_addr, align 2" [src/modules.hpp:533]   --->   Operation 47 'load' 'bias_3_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 128, i32 159)" [src/modules.hpp:533]   --->   Operation 48 'partselect' 'p_Result_4' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%bias_4_addr = getelementptr [48 x i14]* @bias_4, i64 0, i64 %zext_ln533" [src/modules.hpp:533]   --->   Operation 49 'getelementptr' 'bias_4_addr' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (1.23ns)   --->   "%bias_4_load = load i14* %bias_4_addr, align 2" [src/modules.hpp:533]   --->   Operation 50 'load' 'bias_4_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 160, i32 191)" [src/modules.hpp:533]   --->   Operation 51 'partselect' 'p_Result_5' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%bias_5_addr = getelementptr [48 x i14]* @bias_5, i64 0, i64 %zext_ln533" [src/modules.hpp:533]   --->   Operation 52 'getelementptr' 'bias_5_addr' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (1.23ns)   --->   "%bias_5_load = load i14* %bias_5_addr, align 2" [src/modules.hpp:533]   --->   Operation 53 'load' 'bias_5_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 192, i32 223)" [src/modules.hpp:533]   --->   Operation 54 'partselect' 'p_Result_6' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%bias_6_addr = getelementptr [48 x i14]* @bias_6, i64 0, i64 %zext_ln533" [src/modules.hpp:533]   --->   Operation 55 'getelementptr' 'bias_6_addr' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (1.23ns)   --->   "%bias_6_load = load i14* %bias_6_addr, align 2" [src/modules.hpp:533]   --->   Operation 56 'load' 'bias_6_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 224, i32 255)" [src/modules.hpp:533]   --->   Operation 57 'partselect' 'p_Result_7' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%bias_7_addr = getelementptr [48 x i14]* @bias_7, i64 0, i64 %zext_ln533" [src/modules.hpp:533]   --->   Operation 58 'getelementptr' 'bias_7_addr' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (1.23ns)   --->   "%bias_7_load = load i14* %bias_7_addr, align 2" [src/modules.hpp:533]   --->   Operation 59 'load' 'bias_7_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_8 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 256, i32 287)" [src/modules.hpp:533]   --->   Operation 60 'partselect' 'p_Result_8' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%bias_8_addr = getelementptr [48 x i14]* @bias_8, i64 0, i64 %zext_ln533" [src/modules.hpp:533]   --->   Operation 61 'getelementptr' 'bias_8_addr' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (1.23ns)   --->   "%bias_8_load = load i14* %bias_8_addr, align 2" [src/modules.hpp:533]   --->   Operation 62 'load' 'bias_8_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 288, i32 319)" [src/modules.hpp:533]   --->   Operation 63 'partselect' 'p_Result_9' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%bias_9_addr = getelementptr [48 x i14]* @bias_9, i64 0, i64 %zext_ln533" [src/modules.hpp:533]   --->   Operation 64 'getelementptr' 'bias_9_addr' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (1.23ns)   --->   "%bias_9_load = load i14* %bias_9_addr, align 2" [src/modules.hpp:533]   --->   Operation 65 'load' 'bias_9_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 320, i32 351)" [src/modules.hpp:533]   --->   Operation 66 'partselect' 'p_Result_s' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%bias_10_addr = getelementptr [48 x i14]* @bias_10, i64 0, i64 %zext_ln533" [src/modules.hpp:533]   --->   Operation 67 'getelementptr' 'bias_10_addr' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (1.23ns)   --->   "%bias_10_load = load i14* %bias_10_addr, align 2" [src/modules.hpp:533]   --->   Operation 68 'load' 'bias_10_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 352, i32 383)" [src/modules.hpp:533]   --->   Operation 69 'partselect' 'p_Result_10' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%bias_11_addr = getelementptr [48 x i14]* @bias_11, i64 0, i64 %zext_ln533" [src/modules.hpp:533]   --->   Operation 70 'getelementptr' 'bias_11_addr' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (1.23ns)   --->   "%bias_11_load = load i14* %bias_11_addr, align 2" [src/modules.hpp:533]   --->   Operation 71 'load' 'bias_11_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_11 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 384, i32 415)" [src/modules.hpp:533]   --->   Operation 72 'partselect' 'p_Result_11' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%bias_12_addr = getelementptr [48 x i14]* @bias_12, i64 0, i64 %zext_ln533" [src/modules.hpp:533]   --->   Operation 73 'getelementptr' 'bias_12_addr' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (1.23ns)   --->   "%bias_12_load = load i14* %bias_12_addr, align 2" [src/modules.hpp:533]   --->   Operation 74 'load' 'bias_12_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 416, i32 447)" [src/modules.hpp:533]   --->   Operation 75 'partselect' 'p_Result_12' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%bias_13_addr = getelementptr [48 x i14]* @bias_13, i64 0, i64 %zext_ln533" [src/modules.hpp:533]   --->   Operation 76 'getelementptr' 'bias_13_addr' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (1.23ns)   --->   "%bias_13_load = load i14* %bias_13_addr, align 2" [src/modules.hpp:533]   --->   Operation 77 'load' 'bias_13_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_13 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 448, i32 479)" [src/modules.hpp:533]   --->   Operation 78 'partselect' 'p_Result_13' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%bias_14_addr = getelementptr [48 x i14]* @bias_14, i64 0, i64 %zext_ln533" [src/modules.hpp:533]   --->   Operation 79 'getelementptr' 'bias_14_addr' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (1.23ns)   --->   "%bias_14_load = load i14* %bias_14_addr, align 2" [src/modules.hpp:533]   --->   Operation 80 'load' 'bias_14_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_10, i32 480, i32 511)" [src/modules.hpp:533]   --->   Operation 81 'partselect' 'p_Result_14' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%bias_15_addr = getelementptr [48 x i14]* @bias_15, i64 0, i64 %zext_ln533" [src/modules.hpp:533]   --->   Operation 82 'getelementptr' 'bias_15_addr' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (1.23ns)   --->   "%bias_15_load = load i14* %bias_15_addr, align 2" [src/modules.hpp:533]   --->   Operation 83 'load' 'bias_15_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_3 : Operation 84 [1/1] (0.78ns)   --->   "%i = add i6 1, %select_ln527" [src/modules.hpp:527]   --->   Operation 84 'add' 'i' <Predicate = (!icmp_ln525)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.09>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 196608, i64 1536)"   --->   Operation 85 'speclooptripcount' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str12)" [src/modules.hpp:527]   --->   Operation 86 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:528]   --->   Operation 87 'specpipeline' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 88 [1/2] (1.23ns)   --->   "%bias_0_load = load i14* %bias_0_addr, align 2" [src/modules.hpp:533]   --->   Operation 88 'load' 'bias_0_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i14 %bias_0_load to i32" [src/modules.hpp:533]   --->   Operation 89 'sext' 'sext_ln215' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.01ns)   --->   "%add_ln215 = add i32 %sext_ln215, %trunc_ln647" [src/modules.hpp:533]   --->   Operation 90 'add' 'add_ln215' <Predicate = (!icmp_ln525)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/2] (1.23ns)   --->   "%bias_1_load = load i14* %bias_1_addr, align 2" [src/modules.hpp:533]   --->   Operation 91 'load' 'bias_1_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln215_509 = sext i14 %bias_1_load to i32" [src/modules.hpp:533]   --->   Operation 92 'sext' 'sext_ln215_509' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.01ns)   --->   "%add_ln215_1 = add i32 %sext_ln215_509, %p_Result_1" [src/modules.hpp:533]   --->   Operation 93 'add' 'add_ln215_1' <Predicate = (!icmp_ln525)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/2] (1.23ns)   --->   "%bias_2_load = load i14* %bias_2_addr, align 2" [src/modules.hpp:533]   --->   Operation 94 'load' 'bias_2_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln215_510 = sext i14 %bias_2_load to i32" [src/modules.hpp:533]   --->   Operation 95 'sext' 'sext_ln215_510' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.01ns)   --->   "%add_ln215_2 = add i32 %sext_ln215_510, %p_Result_2" [src/modules.hpp:533]   --->   Operation 96 'add' 'add_ln215_2' <Predicate = (!icmp_ln525)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/2] (1.23ns)   --->   "%bias_3_load = load i14* %bias_3_addr, align 2" [src/modules.hpp:533]   --->   Operation 97 'load' 'bias_3_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln215_511 = sext i14 %bias_3_load to i32" [src/modules.hpp:533]   --->   Operation 98 'sext' 'sext_ln215_511' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (1.01ns)   --->   "%add_ln215_3 = add i32 %sext_ln215_511, %p_Result_3" [src/modules.hpp:533]   --->   Operation 99 'add' 'add_ln215_3' <Predicate = (!icmp_ln525)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/2] (1.23ns)   --->   "%bias_4_load = load i14* %bias_4_addr, align 2" [src/modules.hpp:533]   --->   Operation 100 'load' 'bias_4_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln215_512 = sext i14 %bias_4_load to i32" [src/modules.hpp:533]   --->   Operation 101 'sext' 'sext_ln215_512' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (1.01ns)   --->   "%add_ln215_4 = add i32 %sext_ln215_512, %p_Result_4" [src/modules.hpp:533]   --->   Operation 102 'add' 'add_ln215_4' <Predicate = (!icmp_ln525)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/2] (1.23ns)   --->   "%bias_5_load = load i14* %bias_5_addr, align 2" [src/modules.hpp:533]   --->   Operation 103 'load' 'bias_5_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln215_513 = sext i14 %bias_5_load to i32" [src/modules.hpp:533]   --->   Operation 104 'sext' 'sext_ln215_513' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.01ns)   --->   "%add_ln215_5 = add i32 %sext_ln215_513, %p_Result_5" [src/modules.hpp:533]   --->   Operation 105 'add' 'add_ln215_5' <Predicate = (!icmp_ln525)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/2] (1.23ns)   --->   "%bias_6_load = load i14* %bias_6_addr, align 2" [src/modules.hpp:533]   --->   Operation 106 'load' 'bias_6_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln215_514 = sext i14 %bias_6_load to i32" [src/modules.hpp:533]   --->   Operation 107 'sext' 'sext_ln215_514' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.01ns)   --->   "%add_ln215_6 = add i32 %sext_ln215_514, %p_Result_6" [src/modules.hpp:533]   --->   Operation 108 'add' 'add_ln215_6' <Predicate = (!icmp_ln525)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/2] (1.23ns)   --->   "%bias_7_load = load i14* %bias_7_addr, align 2" [src/modules.hpp:533]   --->   Operation 109 'load' 'bias_7_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln215_515 = sext i14 %bias_7_load to i32" [src/modules.hpp:533]   --->   Operation 110 'sext' 'sext_ln215_515' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (1.01ns)   --->   "%add_ln215_7 = add i32 %sext_ln215_515, %p_Result_7" [src/modules.hpp:533]   --->   Operation 111 'add' 'add_ln215_7' <Predicate = (!icmp_ln525)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/2] (1.23ns)   --->   "%bias_8_load = load i14* %bias_8_addr, align 2" [src/modules.hpp:533]   --->   Operation 112 'load' 'bias_8_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln215_516 = sext i14 %bias_8_load to i32" [src/modules.hpp:533]   --->   Operation 113 'sext' 'sext_ln215_516' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (1.01ns)   --->   "%add_ln215_8 = add i32 %sext_ln215_516, %p_Result_8" [src/modules.hpp:533]   --->   Operation 114 'add' 'add_ln215_8' <Predicate = (!icmp_ln525)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/2] (1.23ns)   --->   "%bias_9_load = load i14* %bias_9_addr, align 2" [src/modules.hpp:533]   --->   Operation 115 'load' 'bias_9_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln215_517 = sext i14 %bias_9_load to i32" [src/modules.hpp:533]   --->   Operation 116 'sext' 'sext_ln215_517' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (1.01ns)   --->   "%add_ln215_9 = add i32 %sext_ln215_517, %p_Result_9" [src/modules.hpp:533]   --->   Operation 117 'add' 'add_ln215_9' <Predicate = (!icmp_ln525)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/2] (1.23ns)   --->   "%bias_10_load = load i14* %bias_10_addr, align 2" [src/modules.hpp:533]   --->   Operation 118 'load' 'bias_10_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln215_518 = sext i14 %bias_10_load to i32" [src/modules.hpp:533]   --->   Operation 119 'sext' 'sext_ln215_518' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (1.01ns)   --->   "%add_ln215_10 = add i32 %sext_ln215_518, %p_Result_s" [src/modules.hpp:533]   --->   Operation 120 'add' 'add_ln215_10' <Predicate = (!icmp_ln525)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/2] (1.23ns)   --->   "%bias_11_load = load i14* %bias_11_addr, align 2" [src/modules.hpp:533]   --->   Operation 121 'load' 'bias_11_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln215_519 = sext i14 %bias_11_load to i32" [src/modules.hpp:533]   --->   Operation 122 'sext' 'sext_ln215_519' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (1.01ns)   --->   "%add_ln215_11 = add i32 %sext_ln215_519, %p_Result_10" [src/modules.hpp:533]   --->   Operation 123 'add' 'add_ln215_11' <Predicate = (!icmp_ln525)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/2] (1.23ns)   --->   "%bias_12_load = load i14* %bias_12_addr, align 2" [src/modules.hpp:533]   --->   Operation 124 'load' 'bias_12_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln215_520 = sext i14 %bias_12_load to i32" [src/modules.hpp:533]   --->   Operation 125 'sext' 'sext_ln215_520' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (1.01ns)   --->   "%add_ln215_12 = add i32 %sext_ln215_520, %p_Result_11" [src/modules.hpp:533]   --->   Operation 126 'add' 'add_ln215_12' <Predicate = (!icmp_ln525)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/2] (1.23ns)   --->   "%bias_13_load = load i14* %bias_13_addr, align 2" [src/modules.hpp:533]   --->   Operation 127 'load' 'bias_13_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln215_521 = sext i14 %bias_13_load to i32" [src/modules.hpp:533]   --->   Operation 128 'sext' 'sext_ln215_521' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (1.01ns)   --->   "%add_ln215_13 = add i32 %sext_ln215_521, %p_Result_12" [src/modules.hpp:533]   --->   Operation 129 'add' 'add_ln215_13' <Predicate = (!icmp_ln525)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/2] (1.23ns)   --->   "%bias_14_load = load i14* %bias_14_addr, align 2" [src/modules.hpp:533]   --->   Operation 130 'load' 'bias_14_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln215_522 = sext i14 %bias_14_load to i32" [src/modules.hpp:533]   --->   Operation 131 'sext' 'sext_ln215_522' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (1.01ns)   --->   "%add_ln215_14 = add i32 %sext_ln215_522, %p_Result_13" [src/modules.hpp:533]   --->   Operation 132 'add' 'add_ln215_14' <Predicate = (!icmp_ln525)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/2] (1.23ns)   --->   "%bias_15_load = load i14* %bias_15_addr, align 2" [src/modules.hpp:533]   --->   Operation 133 'load' 'bias_15_load' <Predicate = (!icmp_ln525)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 48> <ROM>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln215_523 = sext i14 %bias_15_load to i32" [src/modules.hpp:533]   --->   Operation 134 'sext' 'sext_ln215_523' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (1.01ns)   --->   "%add_ln215_15 = add i32 %sext_ln215_523, %p_Result_14" [src/modules.hpp:533]   --->   Operation 135 'add' 'add_ln215_15' <Predicate = (!icmp_ln525)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_data_V_9 = call i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %add_ln215_15, i32 %add_ln215_14, i32 %add_ln215_13, i32 %add_ln215_12, i32 %add_ln215_11, i32 %add_ln215_10, i32 %add_ln215_9, i32 %add_ln215_8, i32 %add_ln215_7, i32 %add_ln215_6, i32 %add_ln215_5, i32 %add_ln215_4, i32 %add_ln215_3, i32 %add_ln215_2, i32 %add_ln215_1, i32 %add_ln215)" [src/modules.hpp:533]   --->   Operation 136 'bitconcatenate' 'tmp_data_V_9' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.78ns)   --->   "%out_data_last_V = icmp eq i6 %select_ln527, -17" [src/modules.hpp:538]   --->   Operation 137 'icmp' 'out_data_last_V' <Predicate = (!icmp_ln525)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %tmp_data_V_9, i8 1, i8 40, i16 49, i1 %out_data_last_V)" [src/modules.hpp:540]   --->   Operation 138 'write' <Predicate = (!icmp_ln525)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%empty_317 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str12, i32 %tmp_s)" [src/modules.hpp:542]   --->   Operation 139 'specregionend' 'empty_317' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 140 'br' <Predicate = (!icmp_ln525)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "ret void" [src/modules.hpp:544]   --->   Operation 141 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.68ns
The critical path consists of the following:
	fifo read on port 'in_V_data_V' (src/modules.hpp:512) [37]  (1.84 ns)
	fifo write on port 'out_V_data_V' (src/modules.hpp:521) [41]  (1.84 ns)

 <State 2>: 1.08ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', src/modules.hpp:525) with incoming values : ('add_ln525', src/modules.hpp:525) [48]  (0 ns)
	'icmp' operation ('icmp_ln525', src/modules.hpp:525) [50]  (1.08 ns)

 <State 3>: 2.41ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln527', src/modules.hpp:527) [55]  (0.785 ns)
	'select' operation ('select_ln527', src/modules.hpp:527) [56]  (0.384 ns)
	'getelementptr' operation ('bias_0_addr', src/modules.hpp:533) [63]  (0 ns)
	'load' operation ('bias_0_load', src/modules.hpp:533) on array 'bias_0' [64]  (1.24 ns)

 <State 4>: 4.09ns
The critical path consists of the following:
	'load' operation ('bias_0_load', src/modules.hpp:533) on array 'bias_0' [64]  (1.24 ns)
	'add' operation ('add_ln215', src/modules.hpp:533) [66]  (1.02 ns)
	fifo write on port 'out_V_data_V' (src/modules.hpp:540) [144]  (1.84 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
