set SynModuleInfo {
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_56_2 MODELNAME top_kernel_Pipeline_VITIS_LOOP_56_2 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_2
    SUBMODULES {
      {MODELNAME top_kernel_sparsemux_33_4_24_1_1 RTLNAME top_kernel_sparsemux_33_4_24_1_1 BINDTYPE op TYPE sparsemux IMPL compactencoding_dontcare}
      {MODELNAME top_kernel_flow_control_loop_pipe_sequential_init RTLNAME top_kernel_flow_control_loop_pipe_sequential_init BINDTYPE interface TYPE internal_upc_flow_control INSTNAME top_kernel_flow_control_loop_pipe_sequential_init_U}
    }
  }
  {SRCNAME top_kernel_Outline_VITIS_LOOP_54_1 MODELNAME top_kernel_Outline_VITIS_LOOP_54_1 RTLNAME top_kernel_top_kernel_Outline_VITIS_LOOP_54_1}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5 MODELNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5
    SUBMODULES {
      {MODELNAME top_kernel_sparsemux_513_8_24_1_1 RTLNAME top_kernel_sparsemux_513_8_24_1_1 BINDTYPE op TYPE sparsemux IMPL compactencoding_dontcare}
      {MODELNAME top_kernel_sdiv_40ns_24s_40_44_1 RTLNAME top_kernel_sdiv_40ns_24s_40_44_1 BINDTYPE op TYPE sdiv IMPL auto LATENCY 43 ALLOW_PRAGMA 1}
    }
  }
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51 MODELNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52 MODELNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53 MODELNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54 MODELNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55 MODELNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56 MODELNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57 MODELNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58 MODELNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59 MODELNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510 MODELNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511 MODELNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512 MODELNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513 MODELNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514 MODELNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515 MODELNAME top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_83_6 MODELNAME top_kernel_Pipeline_VITIS_LOOP_83_6 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_83_6}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9 MODELNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9
    SUBMODULES {
      {MODELNAME top_kernel_sparsemux_9_6_24_1_1 RTLNAME top_kernel_sparsemux_9_6_24_1_1 BINDTYPE op TYPE sparsemux IMPL compactencoding_dontcare}
    }
  }
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916 MODELNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916
    SUBMODULES {
      {MODELNAME top_kernel_sparsemux_99_6_24_1_1 RTLNAME top_kernel_sparsemux_99_6_24_1_1 BINDTYPE op TYPE sparsemux IMPL compactencoding_dontcare}
    }
  }
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917 MODELNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917
    SUBMODULES {
      {MODELNAME top_kernel_sparsemux_51_6_24_1_1 RTLNAME top_kernel_sparsemux_51_6_24_1_1 BINDTYPE op TYPE sparsemux IMPL compactencoding_dontcare}
    }
  }
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918 MODELNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918
    SUBMODULES {
      {MODELNAME top_kernel_sparsemux_99_6_24_1_1_x RTLNAME top_kernel_sparsemux_99_6_24_1_1_x BINDTYPE op TYPE sparsemux IMPL compactencoding_dontcare}
    }
  }
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919 MODELNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919
    SUBMODULES {
      {MODELNAME top_kernel_sparsemux_27_6_24_1_1 RTLNAME top_kernel_sparsemux_27_6_24_1_1 BINDTYPE op TYPE sparsemux IMPL compactencoding_dontcare}
    }
  }
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920 MODELNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920
    SUBMODULES {
      {MODELNAME top_kernel_sparsemux_99_6_24_1_1_x0 RTLNAME top_kernel_sparsemux_99_6_24_1_1_x0 BINDTYPE op TYPE sparsemux IMPL compactencoding_dontcare}
    }
  }
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921 MODELNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921
    SUBMODULES {
      {MODELNAME top_kernel_sparsemux_51_6_24_1_1_x RTLNAME top_kernel_sparsemux_51_6_24_1_1_x BINDTYPE op TYPE sparsemux IMPL compactencoding_dontcare}
    }
  }
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922 MODELNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922
    SUBMODULES {
      {MODELNAME top_kernel_sparsemux_99_6_24_1_1_x1 RTLNAME top_kernel_sparsemux_99_6_24_1_1_x1 BINDTYPE op TYPE sparsemux IMPL compactencoding_dontcare}
    }
  }
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923 MODELNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923
    SUBMODULES {
      {MODELNAME top_kernel_sparsemux_15_6_24_1_1 RTLNAME top_kernel_sparsemux_15_6_24_1_1 BINDTYPE op TYPE sparsemux IMPL compactencoding_dontcare}
    }
  }
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924 MODELNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924
    SUBMODULES {
      {MODELNAME top_kernel_sparsemux_99_6_24_1_1_x2 RTLNAME top_kernel_sparsemux_99_6_24_1_1_x2 BINDTYPE op TYPE sparsemux IMPL compactencoding_dontcare}
    }
  }
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925 MODELNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925
    SUBMODULES {
      {MODELNAME top_kernel_sparsemux_51_6_24_1_1_x0 RTLNAME top_kernel_sparsemux_51_6_24_1_1_x0 BINDTYPE op TYPE sparsemux IMPL compactencoding_dontcare}
    }
  }
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926 MODELNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926
    SUBMODULES {
      {MODELNAME top_kernel_sparsemux_99_6_24_1_1_x3 RTLNAME top_kernel_sparsemux_99_6_24_1_1_x3 BINDTYPE op TYPE sparsemux IMPL compactencoding_dontcare}
    }
  }
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927 MODELNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927
    SUBMODULES {
      {MODELNAME top_kernel_sparsemux_27_6_24_1_1_x RTLNAME top_kernel_sparsemux_27_6_24_1_1_x BINDTYPE op TYPE sparsemux IMPL compactencoding_dontcare}
    }
  }
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928 MODELNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928
    SUBMODULES {
      {MODELNAME top_kernel_sparsemux_99_6_24_1_1_x4 RTLNAME top_kernel_sparsemux_99_6_24_1_1_x4 BINDTYPE op TYPE sparsemux IMPL compactencoding_dontcare}
    }
  }
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929 MODELNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929
    SUBMODULES {
      {MODELNAME top_kernel_sparsemux_51_6_24_1_1_x1 RTLNAME top_kernel_sparsemux_51_6_24_1_1_x1 BINDTYPE op TYPE sparsemux IMPL compactencoding_dontcare}
    }
  }
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930 MODELNAME top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930
    SUBMODULES {
      {MODELNAME top_kernel_sparsemux_99_6_24_1_1_x5 RTLNAME top_kernel_sparsemux_99_6_24_1_1_x5 BINDTYPE op TYPE sparsemux IMPL compactencoding_dontcare}
    }
  }
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_99_10 MODELNAME top_kernel_Pipeline_VITIS_LOOP_99_10 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_99_10
    SUBMODULES {
      {MODELNAME top_kernel_mul_40s_42ns_81_1_1 RTLNAME top_kernel_mul_40s_42ns_81_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME top_kernel_sparsemux_129_6_24_1_1 RTLNAME top_kernel_sparsemux_129_6_24_1_1 BINDTYPE op TYPE sparsemux IMPL compactencoding_dontcare}
    }
  }
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13 MODELNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13
    SUBMODULES {
      {MODELNAME top_kernel_mul_24s_24s_48_1_1 RTLNAME top_kernel_mul_24s_24s_48_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
    }
  }
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 MODELNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332 MODELNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333 MODELNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 MODELNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335 MODELNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336 MODELNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337 MODELNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 MODELNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339 MODELNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340 MODELNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341 MODELNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342 MODELNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343 MODELNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344 MODELNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344}
  {SRCNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345 MODELNAME top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345 RTLNAME top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345}
  {SRCNAME top_kernel MODELNAME top_kernel RTLNAME top_kernel IS_TOP 1
    SUBMODULES {
      {MODELNAME top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_T2P_BRAM_1R1W RTLNAME top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_T2P_BRAM_1R1W BINDTYPE storage TYPE ram_t2p IMPL bram LATENCY 2 ALLOW_PRAGMA 1}
    }
  }
}
