{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450176079571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450176079572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 17:41:18 2015 " "Processing started: Tue Dec 15 17:41:18 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450176079572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450176079572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sdram_ov7670_vga -c sdram_ov7670_vga " "Command: quartus_sta sdram_ov7670_vga -c sdram_ov7670_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450176079572 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1450176079766 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Quartus II" 0 -1 1450176080229 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1450176080297 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1450176080298 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4en1 " "Entity dcfifo_4en1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450176080926 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1450176080926 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nen1 " "Entity dcfifo_nen1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450176080926 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1450176080926 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1450176080926 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sdram_ov7670_vga.sdc " "Synopsys Design Constraints File file not found: 'sdram_ov7670_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1450176080942 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1450176080942 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK CLOCK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK CLOCK" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450176080944 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450176080944 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450176080944 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -phase -45.00 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[2\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -phase -45.00 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[2\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450176080944 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{phat_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15625 -multiply_by 36 -duty_cycle 50.00 -name \{phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{phat_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15625 -multiply_by 36 -duty_cycle 50.00 -name \{phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450176080944 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450176080944 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1450176080945 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CMOS_PCLK CMOS_PCLK " "create_clock -period 1.000 -name CMOS_PCLK CMOS_PCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1450176080946 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1450176080946 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1450176081101 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081104 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1450176081106 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1450176081282 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1450176081565 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1450176081565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.897 " "Worst-case setup slack is -8.897" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.897       -29.577 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "   -8.897       -29.577 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.449       -36.097 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.449       -36.097 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.336     -1988.679 CMOS_PCLK  " "   -5.336     -1988.679 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.985        -9.451 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "   -4.985        -9.451 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.430         0.000 CLOCK  " "   14.430         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450176081569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.290 " "Worst-case hold slack is -1.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.290        -4.428 CMOS_PCLK  " "   -1.290        -4.428 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    0.439         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 CLOCK  " "    0.452         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "    0.452         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.770         0.000 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.770         0.000 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450176081614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.177 " "Worst-case recovery slack is -0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.177        -3.812 CMOS_PCLK  " "   -0.177        -3.812 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.004         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    3.004         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.322         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "    5.322         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450176081622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.430 " "Worst-case removal slack is -0.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.430       -17.258 CMOS_PCLK  " "   -0.430       -17.258 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.630         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "    1.630         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.975         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    1.975         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450176081636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -769.361 CMOS_PCLK  " "   -3.201      -769.361 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.718         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    4.718         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.743         0.000 CLOCK  " "    9.743         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.698         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "   19.698         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4339.983         0.000 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 4339.983         0.000 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176081645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450176081645 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1450176082412 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1450176082531 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1450176083828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084242 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1450176084328 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1450176084328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.145 " "Worst-case setup slack is -8.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.145       -26.929 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "   -8.145       -26.929 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.128       -33.639 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.128       -33.639 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.861     -1823.063 CMOS_PCLK  " "   -4.861     -1823.063 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.502        -8.471 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "   -4.502        -8.471 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.772         0.000 CLOCK  " "   14.772         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450176084339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.227 " "Worst-case hold slack is -1.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.227        -4.583 CMOS_PCLK  " "   -1.227        -4.583 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 CLOCK  " "    0.401         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "    0.401         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    0.401         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.714         0.000 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.714         0.000 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450176084377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.157 " "Worst-case recovery slack is -0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.157        -4.621 CMOS_PCLK  " "   -0.157        -4.621 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.590         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    3.590         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.673         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "    5.673         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450176084391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.411 " "Worst-case removal slack is -0.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.411       -17.092 CMOS_PCLK  " "   -0.411       -17.092 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.491         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "    1.491         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.802         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    1.802         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450176084405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -769.812 CMOS_PCLK  " "   -3.201      -769.812 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.715         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    4.715         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.754         0.000 CLOCK  " "    9.754         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.674         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "   19.674         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4339.951         0.000 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 4339.951         0.000 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176084418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450176084418 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1450176085185 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1450176085409 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1450176086592 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086845 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1450176086873 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1450176086873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.381 " "Worst-case setup slack is -3.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.381       -10.955 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "   -3.381       -10.955 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.814       -10.669 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.814       -10.669 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.715      -576.632 CMOS_PCLK  " "   -1.715      -576.632 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.708        -3.200 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "   -1.708        -3.200 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.629         0.000 CLOCK  " "   17.629         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450176086891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.757 " "Worst-case hold slack is -0.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.757        -3.268 CMOS_PCLK  " "   -0.757        -3.268 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    0.160         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 CLOCK  " "    0.186         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "    0.186         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307         0.000 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.307         0.000 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450176086932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.442 " "Worst-case recovery slack is 0.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442         0.000 CMOS_PCLK  " "    0.442         0.000 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.694         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    6.694         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.976         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "    7.976         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450176086953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.317 " "Worst-case removal slack is -0.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.317       -16.574 CMOS_PCLK  " "   -0.317       -16.574 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.707         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "    0.707         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    0.891         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450176086973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -731.041 CMOS_PCLK  " "   -3.000      -731.041 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.734         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    4.734         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.263         0.000 CLOCK  " "    9.263         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.737         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "   19.737         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4340.051         0.000 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 4340.051         0.000 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450176086994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450176086994 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1450176088747 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1450176088748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "510 " "Peak virtual memory: 510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450176089182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 17:41:29 2015 " "Processing ended: Tue Dec 15 17:41:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450176089182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450176089182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450176089182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450176089182 ""}
