
Storm_Buster.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029c4  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08002b50  08002b50  00012b50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002b98  08002b98  00012b98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002b9c  08002b9c  00012b9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000024  20000000  08002ba0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ram2         00000000  10000000  10000000  00020024  2**0
                  CONTENTS
  7 .bss          00000080  20000024  20000024  00020024  2**2
                  ALLOC
  8 ._user_heap_stack 00000200  200000a4  200000a4  00020024  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 10 .debug_info   00014f33  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000027be  00000000  00000000  00034f87  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001018  00000000  00000000  00037748  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000f00  00000000  00000000  00038760  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00006628  00000000  00000000  00039660  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000468a  00000000  00000000  0003fc88  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00044312  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004418  00000000  00000000  00044390  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000024 	.word	0x20000024
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08002b38 	.word	0x08002b38

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000028 	.word	0x20000028
 80001c8:	08002b38 	.word	0x08002b38

080001cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001cc:	b480      	push	{r7}
 80001ce:	af00      	add	r7, sp, #0
  uwTick++;
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <HAL_IncTick+0x18>)
 80001d2:	681b      	ldr	r3, [r3, #0]
 80001d4:	3301      	adds	r3, #1
 80001d6:	4a03      	ldr	r2, [pc, #12]	; (80001e4 <HAL_IncTick+0x18>)
 80001d8:	6013      	str	r3, [r2, #0]
}
 80001da:	bf00      	nop
 80001dc:	46bd      	mov	sp, r7
 80001de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001e2:	4770      	bx	lr
 80001e4:	20000040 	.word	0x20000040

080001e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim: TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80001e8:	b580      	push	{r7, lr}
 80001ea:	b082      	sub	sp, #8
 80001ec:	af00      	add	r7, sp, #0
 80001ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	691b      	ldr	r3, [r3, #16]
 80001f6:	f003 0302 	and.w	r3, r3, #2
 80001fa:	2b02      	cmp	r3, #2
 80001fc:	d122      	bne.n	8000244 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	68db      	ldr	r3, [r3, #12]
 8000204:	f003 0302 	and.w	r3, r3, #2
 8000208:	2b02      	cmp	r3, #2
 800020a:	d11b      	bne.n	8000244 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	681b      	ldr	r3, [r3, #0]
 8000210:	f06f 0202 	mvn.w	r2, #2
 8000214:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	2201      	movs	r2, #1
 800021a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	699b      	ldr	r3, [r3, #24]
 8000222:	f003 0303 	and.w	r3, r3, #3
 8000226:	2b00      	cmp	r3, #0
 8000228:	d003      	beq.n	8000232 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800022a:	6878      	ldr	r0, [r7, #4]
 800022c:	f000 f8ee 	bl	800040c <HAL_TIM_IC_CaptureCallback>
 8000230:	e005      	b.n	800023e <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000232:	6878      	ldr	r0, [r7, #4]
 8000234:	f000 f8e0 	bl	80003f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000238:	6878      	ldr	r0, [r7, #4]
 800023a:	f000 f8f1 	bl	8000420 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	2200      	movs	r2, #0
 8000242:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	691b      	ldr	r3, [r3, #16]
 800024a:	f003 0304 	and.w	r3, r3, #4
 800024e:	2b04      	cmp	r3, #4
 8000250:	d122      	bne.n	8000298 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	681b      	ldr	r3, [r3, #0]
 8000256:	68db      	ldr	r3, [r3, #12]
 8000258:	f003 0304 	and.w	r3, r3, #4
 800025c:	2b04      	cmp	r3, #4
 800025e:	d11b      	bne.n	8000298 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	f06f 0204 	mvn.w	r2, #4
 8000268:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	2202      	movs	r2, #2
 800026e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	699b      	ldr	r3, [r3, #24]
 8000276:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800027a:	2b00      	cmp	r3, #0
 800027c:	d003      	beq.n	8000286 <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800027e:	6878      	ldr	r0, [r7, #4]
 8000280:	f000 f8c4 	bl	800040c <HAL_TIM_IC_CaptureCallback>
 8000284:	e005      	b.n	8000292 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000286:	6878      	ldr	r0, [r7, #4]
 8000288:	f000 f8b6 	bl	80003f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800028c:	6878      	ldr	r0, [r7, #4]
 800028e:	f000 f8c7 	bl	8000420 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	2200      	movs	r2, #0
 8000296:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	691b      	ldr	r3, [r3, #16]
 800029e:	f003 0308 	and.w	r3, r3, #8
 80002a2:	2b08      	cmp	r3, #8
 80002a4:	d122      	bne.n	80002ec <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	681b      	ldr	r3, [r3, #0]
 80002aa:	68db      	ldr	r3, [r3, #12]
 80002ac:	f003 0308 	and.w	r3, r3, #8
 80002b0:	2b08      	cmp	r3, #8
 80002b2:	d11b      	bne.n	80002ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	f06f 0208 	mvn.w	r2, #8
 80002bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	2204      	movs	r2, #4
 80002c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	69db      	ldr	r3, [r3, #28]
 80002ca:	f003 0303 	and.w	r3, r3, #3
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d003      	beq.n	80002da <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80002d2:	6878      	ldr	r0, [r7, #4]
 80002d4:	f000 f89a 	bl	800040c <HAL_TIM_IC_CaptureCallback>
 80002d8:	e005      	b.n	80002e6 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80002da:	6878      	ldr	r0, [r7, #4]
 80002dc:	f000 f88c 	bl	80003f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80002e0:	6878      	ldr	r0, [r7, #4]
 80002e2:	f000 f89d 	bl	8000420 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	2200      	movs	r2, #0
 80002ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	691b      	ldr	r3, [r3, #16]
 80002f2:	f003 0310 	and.w	r3, r3, #16
 80002f6:	2b10      	cmp	r3, #16
 80002f8:	d122      	bne.n	8000340 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	68db      	ldr	r3, [r3, #12]
 8000300:	f003 0310 	and.w	r3, r3, #16
 8000304:	2b10      	cmp	r3, #16
 8000306:	d11b      	bne.n	8000340 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	f06f 0210 	mvn.w	r2, #16
 8000310:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	2208      	movs	r2, #8
 8000316:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	69db      	ldr	r3, [r3, #28]
 800031e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8000322:	2b00      	cmp	r3, #0
 8000324:	d003      	beq.n	800032e <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8000326:	6878      	ldr	r0, [r7, #4]
 8000328:	f000 f870 	bl	800040c <HAL_TIM_IC_CaptureCallback>
 800032c:	e005      	b.n	800033a <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800032e:	6878      	ldr	r0, [r7, #4]
 8000330:	f000 f862 	bl	80003f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000334:	6878      	ldr	r0, [r7, #4]
 8000336:	f000 f873 	bl	8000420 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	2200      	movs	r2, #0
 800033e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	691b      	ldr	r3, [r3, #16]
 8000346:	f003 0301 	and.w	r3, r3, #1
 800034a:	2b01      	cmp	r3, #1
 800034c:	d10e      	bne.n	800036c <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	681b      	ldr	r3, [r3, #0]
 8000352:	68db      	ldr	r3, [r3, #12]
 8000354:	f003 0301 	and.w	r3, r3, #1
 8000358:	2b01      	cmp	r3, #1
 800035a:	d107      	bne.n	800036c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	f06f 0201 	mvn.w	r2, #1
 8000364:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8000366:	6878      	ldr	r0, [r7, #4]
 8000368:	f000 f882 	bl	8000470 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	691b      	ldr	r3, [r3, #16]
 8000372:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000376:	2b80      	cmp	r3, #128	; 0x80
 8000378:	d10e      	bne.n	8000398 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	68db      	ldr	r3, [r3, #12]
 8000380:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000384:	2b80      	cmp	r3, #128	; 0x80
 8000386:	d107      	bne.n	8000398 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8000390:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8000392:	6878      	ldr	r0, [r7, #4]
 8000394:	f000 f862 	bl	800045c <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	691b      	ldr	r3, [r3, #16]
 800039e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80003a2:	2b40      	cmp	r3, #64	; 0x40
 80003a4:	d10e      	bne.n	80003c4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	68db      	ldr	r3, [r3, #12]
 80003ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80003b0:	2b40      	cmp	r3, #64	; 0x40
 80003b2:	d107      	bne.n	80003c4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80003bc:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80003be:	6878      	ldr	r0, [r7, #4]
 80003c0:	f000 f838 	bl	8000434 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	691b      	ldr	r3, [r3, #16]
 80003ca:	f003 0320 	and.w	r3, r3, #32
 80003ce:	2b20      	cmp	r3, #32
 80003d0:	d10e      	bne.n	80003f0 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	68db      	ldr	r3, [r3, #12]
 80003d8:	f003 0320 	and.w	r3, r3, #32
 80003dc:	2b20      	cmp	r3, #32
 80003de:	d107      	bne.n	80003f0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	f06f 0220 	mvn.w	r2, #32
 80003e8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80003ea:	6878      	ldr	r0, [r7, #4]
 80003ec:	f000 f82c 	bl	8000448 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80003f0:	bf00      	nop
 80003f2:	3708      	adds	r7, #8
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bd80      	pop	{r7, pc}

080003f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80003f8:	b480      	push	{r7}
 80003fa:	b083      	sub	sp, #12
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8000400:	bf00      	nop
 8000402:	370c      	adds	r7, #12
 8000404:	46bd      	mov	sp, r7
 8000406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040a:	4770      	bx	lr

0800040c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800040c:	b480      	push	{r7}
 800040e:	b083      	sub	sp, #12
 8000410:	af00      	add	r7, sp, #0
 8000412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8000414:	bf00      	nop
 8000416:	370c      	adds	r7, #12
 8000418:	46bd      	mov	sp, r7
 800041a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800041e:	4770      	bx	lr

08000420 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8000420:	b480      	push	{r7}
 8000422:	b083      	sub	sp, #12
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8000428:	bf00      	nop
 800042a:	370c      	adds	r7, #12
 800042c:	46bd      	mov	sp, r7
 800042e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000432:	4770      	bx	lr

08000434 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8000434:	b480      	push	{r7}
 8000436:	b083      	sub	sp, #12
 8000438:	af00      	add	r7, sp, #0
 800043a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800043c:	bf00      	nop
 800043e:	370c      	adds	r7, #12
 8000440:	46bd      	mov	sp, r7
 8000442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000446:	4770      	bx	lr

08000448 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8000448:	b480      	push	{r7}
 800044a:	b083      	sub	sp, #12
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8000450:	bf00      	nop
 8000452:	370c      	adds	r7, #12
 8000454:	46bd      	mov	sp, r7
 8000456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045a:	4770      	bx	lr

0800045c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800045c:	b480      	push	{r7}
 800045e:	b083      	sub	sp, #12
 8000460:	af00      	add	r7, sp, #0
 8000462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8000464:	bf00      	nop
 8000466:	370c      	adds	r7, #12
 8000468:	46bd      	mov	sp, r7
 800046a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046e:	4770      	bx	lr

08000470 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b082      	sub	sp, #8
 8000474:	af00      	add	r7, sp, #0
 8000476:	6078      	str	r0, [r7, #4]
  HAL_IncTick();
 8000478:	f7ff fea8 	bl	80001cc <HAL_IncTick>
}
 800047c:	bf00      	nop
 800047e:	3708      	adds	r7, #8
 8000480:	46bd      	mov	sp, r7
 8000482:	bd80      	pop	{r7, pc}

08000484 <TIM6_DAC_IRQHandler>:
  * @brief  This function handles TIM interrupt request.
  * @param  None
  * @retval None
  */
void TIM6_DAC_IRQHandler(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&TimHandle);
 8000488:	4802      	ldr	r0, [pc, #8]	; (8000494 <TIM6_DAC_IRQHandler+0x10>)
 800048a:	f7ff fead 	bl	80001e8 <HAL_TIM_IRQHandler>
}
 800048e:	bf00      	nop
 8000490:	bd80      	pop	{r7, pc}
 8000492:	bf00      	nop
 8000494:	20000044 	.word	0x20000044

08000498 <LL_I2C_Enable>:
  * @rmtoll CR1          PE            LL_I2C_Enable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
{
 8000498:	b480      	push	{r7}
 800049a:	b083      	sub	sp, #12
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	f043 0201 	orr.w	r2, r3, #1
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	601a      	str	r2, [r3, #0]
}
 80004ac:	bf00      	nop
 80004ae:	370c      	adds	r7, #12
 80004b0:	46bd      	mov	sp, r7
 80004b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b6:	4770      	bx	lr

080004b8 <LL_I2C_Disable>:
  * @rmtoll CR1          PE            LL_I2C_Disable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx)
{
 80004b8:	b480      	push	{r7}
 80004ba:	b083      	sub	sp, #12
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	f023 0201 	bic.w	r2, r3, #1
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	601a      	str	r2, [r3, #0]
}
 80004cc:	bf00      	nop
 80004ce:	370c      	adds	r7, #12
 80004d0:	46bd      	mov	sp, r7
 80004d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d6:	4770      	bx	lr

080004d8 <LL_I2C_ConfigFilters>:
  *         This parameter is used to configure the digital noise filter on SDA and SCL input.
  *         The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ConfigFilters(I2C_TypeDef *I2Cx, uint32_t AnalogFilter, uint32_t DigitalFilter)
{
 80004d8:	b480      	push	{r7}
 80004da:	b085      	sub	sp, #20
 80004dc:	af00      	add	r7, sp, #0
 80004de:	60f8      	str	r0, [r7, #12]
 80004e0:	60b9      	str	r1, [r7, #8]
 80004e2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 80004e4:	68fb      	ldr	r3, [r7, #12]
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	0219      	lsls	r1, r3, #8
 80004f0:	68bb      	ldr	r3, [r7, #8]
 80004f2:	430b      	orrs	r3, r1
 80004f4:	431a      	orrs	r2, r3
 80004f6:	68fb      	ldr	r3, [r7, #12]
 80004f8:	601a      	str	r2, [r3, #0]
}
 80004fa:	bf00      	nop
 80004fc:	3714      	adds	r7, #20
 80004fe:	46bd      	mov	sp, r7
 8000500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000504:	4770      	bx	lr

08000506 <LL_I2C_SetOwnAddress1>:
  *         @arg @ref LL_I2C_OWNADDRESS1_7BIT
  *         @arg @ref LL_I2C_OWNADDRESS1_10BIT
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress1(I2C_TypeDef *I2Cx, uint32_t OwnAddress1, uint32_t OwnAddrSize)
{
 8000506:	b480      	push	{r7}
 8000508:	b085      	sub	sp, #20
 800050a:	af00      	add	r7, sp, #0
 800050c:	60f8      	str	r0, [r7, #12]
 800050e:	60b9      	str	r1, [r7, #8]
 8000510:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 8000512:	68fb      	ldr	r3, [r7, #12]
 8000514:	689b      	ldr	r3, [r3, #8]
 8000516:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800051a:	f023 0307 	bic.w	r3, r3, #7
 800051e:	68b9      	ldr	r1, [r7, #8]
 8000520:	687a      	ldr	r2, [r7, #4]
 8000522:	430a      	orrs	r2, r1
 8000524:	431a      	orrs	r2, r3
 8000526:	68fb      	ldr	r3, [r7, #12]
 8000528:	609a      	str	r2, [r3, #8]
}
 800052a:	bf00      	nop
 800052c:	3714      	adds	r7, #20
 800052e:	46bd      	mov	sp, r7
 8000530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000534:	4770      	bx	lr

08000536 <LL_I2C_EnableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_EnableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableOwnAddress1(I2C_TypeDef *I2Cx)
{
 8000536:	b480      	push	{r7}
 8000538:	b083      	sub	sp, #12
 800053a:	af00      	add	r7, sp, #0
 800053c:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	689b      	ldr	r3, [r3, #8]
 8000542:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	609a      	str	r2, [r3, #8]
}
 800054a:	bf00      	nop
 800054c:	370c      	adds	r7, #12
 800054e:	46bd      	mov	sp, r7
 8000550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000554:	4770      	bx	lr

08000556 <LL_I2C_DisableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_DisableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress1(I2C_TypeDef *I2Cx)
{
 8000556:	b480      	push	{r7}
 8000558:	b083      	sub	sp, #12
 800055a:	af00      	add	r7, sp, #0
 800055c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	689b      	ldr	r3, [r3, #8]
 8000562:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	609a      	str	r2, [r3, #8]
}
 800056a:	bf00      	nop
 800056c:	370c      	adds	r7, #12
 800056e:	46bd      	mov	sp, r7
 8000570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000574:	4770      	bx	lr

08000576 <LL_I2C_SetTiming>:
  * @param  Timing This parameter must be a value between Min_Data=0 and Max_Data=0xFFFFFFFF.
  * @note   This parameter is computed with the STM32CubeMX Tool.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetTiming(I2C_TypeDef *I2Cx, uint32_t Timing)
{
 8000576:	b480      	push	{r7}
 8000578:	b083      	sub	sp, #12
 800057a:	af00      	add	r7, sp, #0
 800057c:	6078      	str	r0, [r7, #4]
 800057e:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	683a      	ldr	r2, [r7, #0]
 8000584:	611a      	str	r2, [r3, #16]
}
 8000586:	bf00      	nop
 8000588:	370c      	adds	r7, #12
 800058a:	46bd      	mov	sp, r7
 800058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000590:	4770      	bx	lr

08000592 <LL_I2C_SetMode>:
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
{
 8000592:	b480      	push	{r7}
 8000594:	b083      	sub	sp, #12
 8000596:	af00      	add	r7, sp, #0
 8000598:	6078      	str	r0, [r7, #4]
 800059a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	431a      	orrs	r2, r3
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	601a      	str	r2, [r3, #0]
}
 80005ac:	bf00      	nop
 80005ae:	370c      	adds	r7, #12
 80005b0:	46bd      	mov	sp, r7
 80005b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b6:	4770      	bx	lr

080005b8 <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 80005b8:	b480      	push	{r7}
 80005ba:	b083      	sub	sp, #12
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
 80005c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	685b      	ldr	r3, [r3, #4]
 80005c6:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80005ca:	683b      	ldr	r3, [r7, #0]
 80005cc:	431a      	orrs	r2, r3
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	605a      	str	r2, [r3, #4]
}
 80005d2:	bf00      	nop
 80005d4:	370c      	adds	r7, #12
 80005d6:	46bd      	mov	sp, r7
 80005d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005dc:	4770      	bx	lr

080005de <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 80005de:	b580      	push	{r7, lr}
 80005e0:	b082      	sub	sp, #8
 80005e2:	af00      	add	r7, sp, #0
 80005e4:	6078      	str	r0, [r7, #4]
 80005e6:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 80005e8:	6878      	ldr	r0, [r7, #4]
 80005ea:	f7ff ff65 	bl	80004b8 <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 80005ee:	683b      	ldr	r3, [r7, #0]
 80005f0:	6899      	ldr	r1, [r3, #8]
 80005f2:	683b      	ldr	r3, [r7, #0]
 80005f4:	68db      	ldr	r3, [r3, #12]
 80005f6:	461a      	mov	r2, r3
 80005f8:	6878      	ldr	r0, [r7, #4]
 80005fa:	f7ff ff6d 	bl	80004d8 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 80005fe:	683b      	ldr	r3, [r7, #0]
 8000600:	685b      	ldr	r3, [r3, #4]
 8000602:	4619      	mov	r1, r3
 8000604:	6878      	ldr	r0, [r7, #4]
 8000606:	f7ff ffb6 	bl	8000576 <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 800060a:	6878      	ldr	r0, [r7, #4]
 800060c:	f7ff ff44 	bl	8000498 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 8000610:	6878      	ldr	r0, [r7, #4]
 8000612:	f7ff ffa0 	bl	8000556 <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8000616:	683b      	ldr	r3, [r7, #0]
 8000618:	6919      	ldr	r1, [r3, #16]
 800061a:	683b      	ldr	r3, [r7, #0]
 800061c:	699b      	ldr	r3, [r3, #24]
 800061e:	461a      	mov	r2, r3
 8000620:	6878      	ldr	r0, [r7, #4]
 8000622:	f7ff ff70 	bl	8000506 <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 8000626:	683b      	ldr	r3, [r7, #0]
 8000628:	691b      	ldr	r3, [r3, #16]
 800062a:	2b00      	cmp	r3, #0
 800062c:	d002      	beq.n	8000634 <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 800062e:	6878      	ldr	r0, [r7, #4]
 8000630:	f7ff ff81 	bl	8000536 <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8000634:	683b      	ldr	r3, [r7, #0]
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	4619      	mov	r1, r3
 800063a:	6878      	ldr	r0, [r7, #4]
 800063c:	f7ff ffa9 	bl	8000592 <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8000640:	683b      	ldr	r3, [r7, #0]
 8000642:	695b      	ldr	r3, [r3, #20]
 8000644:	4619      	mov	r1, r3
 8000646:	6878      	ldr	r0, [r7, #4]
 8000648:	f7ff ffb6 	bl	80005b8 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 800064c:	2301      	movs	r3, #1
}
 800064e:	4618      	mov	r0, r3
 8000650:	3708      	adds	r7, #8
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
	...

08000658 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 800065c:	4b07      	ldr	r3, [pc, #28]	; (800067c <LL_RCC_HSI_IsReady+0x24>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000664:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000668:	bf0c      	ite	eq
 800066a:	2301      	moveq	r3, #1
 800066c:	2300      	movne	r3, #0
 800066e:	b2db      	uxtb	r3, r3
}
 8000670:	4618      	mov	r0, r3
 8000672:	46bd      	mov	sp, r7
 8000674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop
 800067c:	40021000 	.word	0x40021000

08000680 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8000684:	4b07      	ldr	r3, [pc, #28]	; (80006a4 <LL_RCC_LSE_IsReady+0x24>)
 8000686:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800068a:	f003 0302 	and.w	r3, r3, #2
 800068e:	2b02      	cmp	r3, #2
 8000690:	bf0c      	ite	eq
 8000692:	2301      	moveq	r3, #1
 8000694:	2300      	movne	r3, #0
 8000696:	b2db      	uxtb	r3, r3
}
 8000698:	4618      	mov	r0, r3
 800069a:	46bd      	mov	sp, r7
 800069c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	40021000 	.word	0x40021000

080006a8 <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL));
 80006ac:	4b06      	ldr	r3, [pc, #24]	; (80006c8 <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	f003 0308 	and.w	r3, r3, #8
 80006b4:	2b08      	cmp	r3, #8
 80006b6:	bf0c      	ite	eq
 80006b8:	2301      	moveq	r3, #1
 80006ba:	2300      	movne	r3, #0
 80006bc:	b2db      	uxtb	r3, r3
}
 80006be:	4618      	mov	r0, r3
 80006c0:	46bd      	mov	sp, r7
 80006c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c6:	4770      	bx	lr
 80006c8:	40021000 	.word	0x40021000

080006cc <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 80006d0:	4b04      	ldr	r3, [pc, #16]	; (80006e4 <LL_RCC_MSI_GetRange+0x18>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80006d8:	4618      	mov	r0, r3
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr
 80006e2:	bf00      	nop
 80006e4:	40021000 	.word	0x40021000

080006e8 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 80006e8:	b480      	push	{r7}
 80006ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 80006ec:	4b04      	ldr	r3, [pc, #16]	; (8000700 <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 80006ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80006f2:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 80006f6:	4618      	mov	r0, r3
 80006f8:	46bd      	mov	sp, r7
 80006fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fe:	4770      	bx	lr
 8000700:	40021000 	.word	0x40021000

08000704 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000708:	4b04      	ldr	r3, [pc, #16]	; (800071c <LL_RCC_GetSysClkSource+0x18>)
 800070a:	689b      	ldr	r3, [r3, #8]
 800070c:	f003 030c 	and.w	r3, r3, #12
}
 8000710:	4618      	mov	r0, r3
 8000712:	46bd      	mov	sp, r7
 8000714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	40021000 	.word	0x40021000

08000720 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8000724:	4b04      	ldr	r3, [pc, #16]	; (8000738 <LL_RCC_GetAHBPrescaler+0x18>)
 8000726:	689b      	ldr	r3, [r3, #8]
 8000728:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800072c:	4618      	mov	r0, r3
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop
 8000738:	40021000 	.word	0x40021000

0800073c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8000740:	4b04      	ldr	r3, [pc, #16]	; (8000754 <LL_RCC_GetAPB1Prescaler+0x18>)
 8000742:	689b      	ldr	r3, [r3, #8]
 8000744:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8000748:	4618      	mov	r0, r3
 800074a:	46bd      	mov	sp, r7
 800074c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop
 8000754:	40021000 	.word	0x40021000

08000758 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800075c:	4b04      	ldr	r3, [pc, #16]	; (8000770 <LL_RCC_GetAPB2Prescaler+0x18>)
 800075e:	689b      	ldr	r3, [r3, #8]
 8000760:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8000764:	4618      	mov	r0, r3
 8000766:	46bd      	mov	sp, r7
 8000768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076c:	4770      	bx	lr
 800076e:	bf00      	nop
 8000770:	40021000 	.word	0x40021000

08000774 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 800077c:	4b06      	ldr	r3, [pc, #24]	; (8000798 <LL_RCC_GetUSARTClockSource+0x24>)
 800077e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	401a      	ands	r2, r3
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	041b      	lsls	r3, r3, #16
 800078a:	4313      	orrs	r3, r2
}
 800078c:	4618      	mov	r0, r3
 800078e:	370c      	adds	r7, #12
 8000790:	46bd      	mov	sp, r7
 8000792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000796:	4770      	bx	lr
 8000798:	40021000 	.word	0x40021000

0800079c <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 8 and 86
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80007a0:	4b04      	ldr	r3, [pc, #16]	; (80007b4 <LL_RCC_PLL_GetN+0x18>)
 80007a2:	68db      	ldr	r3, [r3, #12]
 80007a4:	0a1b      	lsrs	r3, r3, #8
 80007a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80007aa:	4618      	mov	r0, r3
 80007ac:	46bd      	mov	sp, r7
 80007ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b2:	4770      	bx	lr
 80007b4:	40021000 	.word	0x40021000

080007b8 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_4
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80007bc:	4b04      	ldr	r3, [pc, #16]	; (80007d0 <LL_RCC_PLL_GetR+0x18>)
 80007be:	68db      	ldr	r3, [r3, #12]
 80007c0:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 80007c4:	4618      	mov	r0, r3
 80007c6:	46bd      	mov	sp, r7
 80007c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007cc:	4770      	bx	lr
 80007ce:	bf00      	nop
 80007d0:	40021000 	.word	0x40021000

080007d4 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80007d8:	4b04      	ldr	r3, [pc, #16]	; (80007ec <LL_RCC_PLL_GetMainSource+0x18>)
 80007da:	68db      	ldr	r3, [r3, #12]
 80007dc:	f003 0303 	and.w	r3, r3, #3
}
 80007e0:	4618      	mov	r0, r3
 80007e2:	46bd      	mov	sp, r7
 80007e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	40021000 	.word	0x40021000

080007f0 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_16 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80007f4:	4b04      	ldr	r3, [pc, #16]	; (8000808 <LL_RCC_PLL_GetDivider+0x18>)
 80007f6:	68db      	ldr	r3, [r3, #12]
 80007f8:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80007fc:	4618      	mov	r0, r3
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr
 8000806:	bf00      	nop
 8000808:	40021000 	.word	0x40021000

0800080c <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b084      	sub	sp, #16
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8000814:	2300      	movs	r3, #0
 8000816:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	2b03      	cmp	r3, #3
 800081c:	d12e      	bne.n	800087c <LL_RCC_GetUSARTClockFreq+0x70>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800081e:	6878      	ldr	r0, [r7, #4]
 8000820:	f7ff ffa8 	bl	8000774 <LL_RCC_GetUSARTClockSource>
 8000824:	4603      	mov	r3, r0
 8000826:	4a4f      	ldr	r2, [pc, #316]	; (8000964 <LL_RCC_GetUSARTClockFreq+0x158>)
 8000828:	4293      	cmp	r3, r2
 800082a:	d009      	beq.n	8000840 <LL_RCC_GetUSARTClockFreq+0x34>
 800082c:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8000830:	d00e      	beq.n	8000850 <LL_RCC_GetUSARTClockFreq+0x44>
 8000832:	4a4d      	ldr	r2, [pc, #308]	; (8000968 <LL_RCC_GetUSARTClockFreq+0x15c>)
 8000834:	4293      	cmp	r3, r2
 8000836:	d114      	bne.n	8000862 <LL_RCC_GetUSARTClockFreq+0x56>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8000838:	f000 f8a2 	bl	8000980 <RCC_GetSystemClockFreq>
 800083c:	60f8      	str	r0, [r7, #12]
        break;
 800083e:	e08b      	b.n	8000958 <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8000840:	f7ff ff0a 	bl	8000658 <LL_RCC_HSI_IsReady>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d07b      	beq.n	8000942 <LL_RCC_GetUSARTClockFreq+0x136>
        {
          usart_frequency = HSI_VALUE;
 800084a:	4b48      	ldr	r3, [pc, #288]	; (800096c <LL_RCC_GetUSARTClockFreq+0x160>)
 800084c:	60fb      	str	r3, [r7, #12]
        }
        break;
 800084e:	e078      	b.n	8000942 <LL_RCC_GetUSARTClockFreq+0x136>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8000850:	f7ff ff16 	bl	8000680 <LL_RCC_LSE_IsReady>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d075      	beq.n	8000946 <LL_RCC_GetUSARTClockFreq+0x13a>
        {
          usart_frequency = LSE_VALUE;
 800085a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800085e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8000860:	e071      	b.n	8000946 <LL_RCC_GetUSARTClockFreq+0x13a>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8000862:	f000 f88d 	bl	8000980 <RCC_GetSystemClockFreq>
 8000866:	4603      	mov	r3, r0
 8000868:	4618      	mov	r0, r3
 800086a:	f000 f91b 	bl	8000aa4 <RCC_GetHCLKClockFreq>
 800086e:	4603      	mov	r3, r0
 8000870:	4618      	mov	r0, r3
 8000872:	f000 f941 	bl	8000af8 <RCC_GetPCLK2ClockFreq>
 8000876:	60f8      	str	r0, [r7, #12]
        break;
 8000878:	bf00      	nop
 800087a:	e06d      	b.n	8000958 <LL_RCC_GetUSARTClockFreq+0x14c>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	2b0c      	cmp	r3, #12
 8000880:	d12e      	bne.n	80008e0 <LL_RCC_GetUSARTClockFreq+0xd4>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8000882:	6878      	ldr	r0, [r7, #4]
 8000884:	f7ff ff76 	bl	8000774 <LL_RCC_GetUSARTClockSource>
 8000888:	4603      	mov	r3, r0
 800088a:	4a39      	ldr	r2, [pc, #228]	; (8000970 <LL_RCC_GetUSARTClockFreq+0x164>)
 800088c:	4293      	cmp	r3, r2
 800088e:	d009      	beq.n	80008a4 <LL_RCC_GetUSARTClockFreq+0x98>
 8000890:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8000894:	d00e      	beq.n	80008b4 <LL_RCC_GetUSARTClockFreq+0xa8>
 8000896:	4a37      	ldr	r2, [pc, #220]	; (8000974 <LL_RCC_GetUSARTClockFreq+0x168>)
 8000898:	4293      	cmp	r3, r2
 800089a:	d114      	bne.n	80008c6 <LL_RCC_GetUSARTClockFreq+0xba>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800089c:	f000 f870 	bl	8000980 <RCC_GetSystemClockFreq>
 80008a0:	60f8      	str	r0, [r7, #12]
        break;
 80008a2:	e059      	b.n	8000958 <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 80008a4:	f7ff fed8 	bl	8000658 <LL_RCC_HSI_IsReady>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d04d      	beq.n	800094a <LL_RCC_GetUSARTClockFreq+0x13e>
        {
          usart_frequency = HSI_VALUE;
 80008ae:	4b2f      	ldr	r3, [pc, #188]	; (800096c <LL_RCC_GetUSARTClockFreq+0x160>)
 80008b0:	60fb      	str	r3, [r7, #12]
        }
        break;
 80008b2:	e04a      	b.n	800094a <LL_RCC_GetUSARTClockFreq+0x13e>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 80008b4:	f7ff fee4 	bl	8000680 <LL_RCC_LSE_IsReady>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d047      	beq.n	800094e <LL_RCC_GetUSARTClockFreq+0x142>
        {
          usart_frequency = LSE_VALUE;
 80008be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80008c2:	60fb      	str	r3, [r7, #12]
        }
        break;
 80008c4:	e043      	b.n	800094e <LL_RCC_GetUSARTClockFreq+0x142>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80008c6:	f000 f85b 	bl	8000980 <RCC_GetSystemClockFreq>
 80008ca:	4603      	mov	r3, r0
 80008cc:	4618      	mov	r0, r3
 80008ce:	f000 f8e9 	bl	8000aa4 <RCC_GetHCLKClockFreq>
 80008d2:	4603      	mov	r3, r0
 80008d4:	4618      	mov	r0, r3
 80008d6:	f000 f8fb 	bl	8000ad0 <RCC_GetPCLK1ClockFreq>
 80008da:	60f8      	str	r0, [r7, #12]
        break;
 80008dc:	bf00      	nop
 80008de:	e03b      	b.n	8000958 <LL_RCC_GetUSARTClockFreq+0x14c>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	2b30      	cmp	r3, #48	; 0x30
 80008e4:	d138      	bne.n	8000958 <LL_RCC_GetUSARTClockFreq+0x14c>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80008e6:	6878      	ldr	r0, [r7, #4]
 80008e8:	f7ff ff44 	bl	8000774 <LL_RCC_GetUSARTClockSource>
 80008ec:	4603      	mov	r3, r0
 80008ee:	4a22      	ldr	r2, [pc, #136]	; (8000978 <LL_RCC_GetUSARTClockFreq+0x16c>)
 80008f0:	4293      	cmp	r3, r2
 80008f2:	d009      	beq.n	8000908 <LL_RCC_GetUSARTClockFreq+0xfc>
 80008f4:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 80008f8:	d00e      	beq.n	8000918 <LL_RCC_GetUSARTClockFreq+0x10c>
 80008fa:	4a20      	ldr	r2, [pc, #128]	; (800097c <LL_RCC_GetUSARTClockFreq+0x170>)
 80008fc:	4293      	cmp	r3, r2
 80008fe:	d114      	bne.n	800092a <LL_RCC_GetUSARTClockFreq+0x11e>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8000900:	f000 f83e 	bl	8000980 <RCC_GetSystemClockFreq>
 8000904:	60f8      	str	r0, [r7, #12]
          break;
 8000906:	e027      	b.n	8000958 <LL_RCC_GetUSARTClockFreq+0x14c>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady())
 8000908:	f7ff fea6 	bl	8000658 <LL_RCC_HSI_IsReady>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d01f      	beq.n	8000952 <LL_RCC_GetUSARTClockFreq+0x146>
          {
            usart_frequency = HSI_VALUE;
 8000912:	4b16      	ldr	r3, [pc, #88]	; (800096c <LL_RCC_GetUSARTClockFreq+0x160>)
 8000914:	60fb      	str	r3, [r7, #12]
          }
          break;
 8000916:	e01c      	b.n	8000952 <LL_RCC_GetUSARTClockFreq+0x146>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady())
 8000918:	f7ff feb2 	bl	8000680 <LL_RCC_LSE_IsReady>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d019      	beq.n	8000956 <LL_RCC_GetUSARTClockFreq+0x14a>
          {
            usart_frequency = LSE_VALUE;
 8000922:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000926:	60fb      	str	r3, [r7, #12]
          }
          break;
 8000928:	e015      	b.n	8000956 <LL_RCC_GetUSARTClockFreq+0x14a>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800092a:	f000 f829 	bl	8000980 <RCC_GetSystemClockFreq>
 800092e:	4603      	mov	r3, r0
 8000930:	4618      	mov	r0, r3
 8000932:	f000 f8b7 	bl	8000aa4 <RCC_GetHCLKClockFreq>
 8000936:	4603      	mov	r3, r0
 8000938:	4618      	mov	r0, r3
 800093a:	f000 f8c9 	bl	8000ad0 <RCC_GetPCLK1ClockFreq>
 800093e:	60f8      	str	r0, [r7, #12]
          break;
 8000940:	e00a      	b.n	8000958 <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 8000942:	bf00      	nop
 8000944:	e008      	b.n	8000958 <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 8000946:	bf00      	nop
 8000948:	e006      	b.n	8000958 <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 800094a:	bf00      	nop
 800094c:	e004      	b.n	8000958 <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 800094e:	bf00      	nop
 8000950:	e002      	b.n	8000958 <LL_RCC_GetUSARTClockFreq+0x14c>
          break;
 8000952:	bf00      	nop
 8000954:	e000      	b.n	8000958 <LL_RCC_GetUSARTClockFreq+0x14c>
          break;
 8000956:	bf00      	nop
      }
    }
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 8000958:	68fb      	ldr	r3, [r7, #12]
}
 800095a:	4618      	mov	r0, r3
 800095c:	3710      	adds	r7, #16
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	00030002 	.word	0x00030002
 8000968:	00030001 	.word	0x00030001
 800096c:	00f42400 	.word	0x00f42400
 8000970:	000c0008 	.word	0x000c0008
 8000974:	000c0004 	.word	0x000c0004
 8000978:	00300020 	.word	0x00300020
 800097c:	00300010 	.word	0x00300010

08000980 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8000986:	2300      	movs	r3, #0
 8000988:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800098a:	f7ff febb 	bl	8000704 <LL_RCC_GetSysClkSource>
 800098e:	4603      	mov	r3, r0
 8000990:	2b0c      	cmp	r3, #12
 8000992:	d851      	bhi.n	8000a38 <RCC_GetSystemClockFreq+0xb8>
 8000994:	a201      	add	r2, pc, #4	; (adr r2, 800099c <RCC_GetSystemClockFreq+0x1c>)
 8000996:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800099a:	bf00      	nop
 800099c:	080009d1 	.word	0x080009d1
 80009a0:	08000a39 	.word	0x08000a39
 80009a4:	08000a39 	.word	0x08000a39
 80009a8:	08000a39 	.word	0x08000a39
 80009ac:	08000a25 	.word	0x08000a25
 80009b0:	08000a39 	.word	0x08000a39
 80009b4:	08000a39 	.word	0x08000a39
 80009b8:	08000a39 	.word	0x08000a39
 80009bc:	08000a2b 	.word	0x08000a2b
 80009c0:	08000a39 	.word	0x08000a39
 80009c4:	08000a39 	.word	0x08000a39
 80009c8:	08000a39 	.word	0x08000a39
 80009cc:	08000a31 	.word	0x08000a31
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80009d0:	f7ff fe6a 	bl	80006a8 <LL_RCC_MSI_IsEnabledRangeSelect>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d111      	bne.n	80009fe <RCC_GetSystemClockFreq+0x7e>
 80009da:	f7ff fe65 	bl	80006a8 <LL_RCC_MSI_IsEnabledRangeSelect>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d004      	beq.n	80009ee <RCC_GetSystemClockFreq+0x6e>
 80009e4:	f7ff fe72 	bl	80006cc <LL_RCC_MSI_GetRange>
 80009e8:	4603      	mov	r3, r0
 80009ea:	0a1b      	lsrs	r3, r3, #8
 80009ec:	e003      	b.n	80009f6 <RCC_GetSystemClockFreq+0x76>
 80009ee:	f7ff fe7b 	bl	80006e8 <LL_RCC_MSI_GetRangeAfterStandby>
 80009f2:	4603      	mov	r3, r0
 80009f4:	0a1b      	lsrs	r3, r3, #8
 80009f6:	4a28      	ldr	r2, [pc, #160]	; (8000a98 <RCC_GetSystemClockFreq+0x118>)
 80009f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009fc:	e010      	b.n	8000a20 <RCC_GetSystemClockFreq+0xa0>
 80009fe:	f7ff fe53 	bl	80006a8 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d004      	beq.n	8000a12 <RCC_GetSystemClockFreq+0x92>
 8000a08:	f7ff fe60 	bl	80006cc <LL_RCC_MSI_GetRange>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	091b      	lsrs	r3, r3, #4
 8000a10:	e003      	b.n	8000a1a <RCC_GetSystemClockFreq+0x9a>
 8000a12:	f7ff fe69 	bl	80006e8 <LL_RCC_MSI_GetRangeAfterStandby>
 8000a16:	4603      	mov	r3, r0
 8000a18:	091b      	lsrs	r3, r3, #4
 8000a1a:	4a1f      	ldr	r2, [pc, #124]	; (8000a98 <RCC_GetSystemClockFreq+0x118>)
 8000a1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a20:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8000a22:	e033      	b.n	8000a8c <RCC_GetSystemClockFreq+0x10c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8000a24:	4b1d      	ldr	r3, [pc, #116]	; (8000a9c <RCC_GetSystemClockFreq+0x11c>)
 8000a26:	607b      	str	r3, [r7, #4]
      break;
 8000a28:	e030      	b.n	8000a8c <RCC_GetSystemClockFreq+0x10c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8000a2a:	4b1d      	ldr	r3, [pc, #116]	; (8000aa0 <RCC_GetSystemClockFreq+0x120>)
 8000a2c:	607b      	str	r3, [r7, #4]
      break;
 8000a2e:	e02d      	b.n	8000a8c <RCC_GetSystemClockFreq+0x10c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8000a30:	f000 f876 	bl	8000b20 <RCC_PLL_GetFreqDomain_SYS>
 8000a34:	6078      	str	r0, [r7, #4]
      break;
 8000a36:	e029      	b.n	8000a8c <RCC_GetSystemClockFreq+0x10c>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8000a38:	f7ff fe36 	bl	80006a8 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d111      	bne.n	8000a66 <RCC_GetSystemClockFreq+0xe6>
 8000a42:	f7ff fe31 	bl	80006a8 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d004      	beq.n	8000a56 <RCC_GetSystemClockFreq+0xd6>
 8000a4c:	f7ff fe3e 	bl	80006cc <LL_RCC_MSI_GetRange>
 8000a50:	4603      	mov	r3, r0
 8000a52:	0a1b      	lsrs	r3, r3, #8
 8000a54:	e003      	b.n	8000a5e <RCC_GetSystemClockFreq+0xde>
 8000a56:	f7ff fe47 	bl	80006e8 <LL_RCC_MSI_GetRangeAfterStandby>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	0a1b      	lsrs	r3, r3, #8
 8000a5e:	4a0e      	ldr	r2, [pc, #56]	; (8000a98 <RCC_GetSystemClockFreq+0x118>)
 8000a60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a64:	e010      	b.n	8000a88 <RCC_GetSystemClockFreq+0x108>
 8000a66:	f7ff fe1f 	bl	80006a8 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d004      	beq.n	8000a7a <RCC_GetSystemClockFreq+0xfa>
 8000a70:	f7ff fe2c 	bl	80006cc <LL_RCC_MSI_GetRange>
 8000a74:	4603      	mov	r3, r0
 8000a76:	091b      	lsrs	r3, r3, #4
 8000a78:	e003      	b.n	8000a82 <RCC_GetSystemClockFreq+0x102>
 8000a7a:	f7ff fe35 	bl	80006e8 <LL_RCC_MSI_GetRangeAfterStandby>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	091b      	lsrs	r3, r3, #4
 8000a82:	4a05      	ldr	r2, [pc, #20]	; (8000a98 <RCC_GetSystemClockFreq+0x118>)
 8000a84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a88:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8000a8a:	bf00      	nop
  }

  return frequency;
 8000a8c:	687b      	ldr	r3, [r7, #4]
}
 8000a8e:	4618      	mov	r0, r3
 8000a90:	3708      	adds	r7, #8
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	08002b68 	.word	0x08002b68
 8000a9c:	00f42400 	.word	0x00f42400
 8000aa0:	007a1200 	.word	0x007a1200

08000aa4 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8000aac:	f7ff fe38 	bl	8000720 <LL_RCC_GetAHBPrescaler>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	091b      	lsrs	r3, r3, #4
 8000ab4:	f003 030f 	and.w	r3, r3, #15
 8000ab8:	4a04      	ldr	r2, [pc, #16]	; (8000acc <RCC_GetHCLKClockFreq+0x28>)
 8000aba:	5cd3      	ldrb	r3, [r2, r3]
 8000abc:	461a      	mov	r2, r3
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	40d3      	lsrs	r3, r2
}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	3708      	adds	r7, #8
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	08002b50 	.word	0x08002b50

08000ad0 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8000ad8:	f7ff fe30 	bl	800073c <LL_RCC_GetAPB1Prescaler>
 8000adc:	4603      	mov	r3, r0
 8000ade:	0a1b      	lsrs	r3, r3, #8
 8000ae0:	4a04      	ldr	r2, [pc, #16]	; (8000af4 <RCC_GetPCLK1ClockFreq+0x24>)
 8000ae2:	5cd3      	ldrb	r3, [r2, r3]
 8000ae4:	461a      	mov	r2, r3
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	40d3      	lsrs	r3, r2
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	3708      	adds	r7, #8
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	08002b60 	.word	0x08002b60

08000af8 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8000b00:	f7ff fe2a 	bl	8000758 <LL_RCC_GetAPB2Prescaler>
 8000b04:	4603      	mov	r3, r0
 8000b06:	0adb      	lsrs	r3, r3, #11
 8000b08:	4a04      	ldr	r2, [pc, #16]	; (8000b1c <RCC_GetPCLK2ClockFreq+0x24>)
 8000b0a:	5cd3      	ldrb	r3, [r2, r3]
 8000b0c:	461a      	mov	r2, r3
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	40d3      	lsrs	r3, r2
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	3708      	adds	r7, #8
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	08002b60 	.word	0x08002b60

08000b20 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8000b20:	b590      	push	{r4, r7, lr}
 8000b22:	b083      	sub	sp, #12
 8000b24:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8000b26:	2300      	movs	r3, #0
 8000b28:	607b      	str	r3, [r7, #4]
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8000b2e:	f7ff fe51 	bl	80007d4 <LL_RCC_PLL_GetMainSource>
 8000b32:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	2b02      	cmp	r3, #2
 8000b38:	d02d      	beq.n	8000b96 <RCC_PLL_GetFreqDomain_SYS+0x76>
 8000b3a:	2b03      	cmp	r3, #3
 8000b3c:	d02e      	beq.n	8000b9c <RCC_PLL_GetFreqDomain_SYS+0x7c>
 8000b3e:	2b01      	cmp	r3, #1
 8000b40:	d12f      	bne.n	8000ba2 <RCC_PLL_GetFreqDomain_SYS+0x82>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8000b42:	f7ff fdb1 	bl	80006a8 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d111      	bne.n	8000b70 <RCC_PLL_GetFreqDomain_SYS+0x50>
 8000b4c:	f7ff fdac 	bl	80006a8 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d004      	beq.n	8000b60 <RCC_PLL_GetFreqDomain_SYS+0x40>
 8000b56:	f7ff fdb9 	bl	80006cc <LL_RCC_MSI_GetRange>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	0a1b      	lsrs	r3, r3, #8
 8000b5e:	e003      	b.n	8000b68 <RCC_PLL_GetFreqDomain_SYS+0x48>
 8000b60:	f7ff fdc2 	bl	80006e8 <LL_RCC_MSI_GetRangeAfterStandby>
 8000b64:	4603      	mov	r3, r0
 8000b66:	0a1b      	lsrs	r3, r3, #8
 8000b68:	4a2f      	ldr	r2, [pc, #188]	; (8000c28 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 8000b6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b6e:	e010      	b.n	8000b92 <RCC_PLL_GetFreqDomain_SYS+0x72>
 8000b70:	f7ff fd9a 	bl	80006a8 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d004      	beq.n	8000b84 <RCC_PLL_GetFreqDomain_SYS+0x64>
 8000b7a:	f7ff fda7 	bl	80006cc <LL_RCC_MSI_GetRange>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	091b      	lsrs	r3, r3, #4
 8000b82:	e003      	b.n	8000b8c <RCC_PLL_GetFreqDomain_SYS+0x6c>
 8000b84:	f7ff fdb0 	bl	80006e8 <LL_RCC_MSI_GetRangeAfterStandby>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	091b      	lsrs	r3, r3, #4
 8000b8c:	4a26      	ldr	r2, [pc, #152]	; (8000c28 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 8000b8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b92:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8000b94:	e02f      	b.n	8000bf6 <RCC_PLL_GetFreqDomain_SYS+0xd6>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8000b96:	4b25      	ldr	r3, [pc, #148]	; (8000c2c <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8000b98:	607b      	str	r3, [r7, #4]
      break;
 8000b9a:	e02c      	b.n	8000bf6 <RCC_PLL_GetFreqDomain_SYS+0xd6>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8000b9c:	4b24      	ldr	r3, [pc, #144]	; (8000c30 <RCC_PLL_GetFreqDomain_SYS+0x110>)
 8000b9e:	607b      	str	r3, [r7, #4]
      break;
 8000ba0:	e029      	b.n	8000bf6 <RCC_PLL_GetFreqDomain_SYS+0xd6>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8000ba2:	f7ff fd81 	bl	80006a8 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d111      	bne.n	8000bd0 <RCC_PLL_GetFreqDomain_SYS+0xb0>
 8000bac:	f7ff fd7c 	bl	80006a8 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d004      	beq.n	8000bc0 <RCC_PLL_GetFreqDomain_SYS+0xa0>
 8000bb6:	f7ff fd89 	bl	80006cc <LL_RCC_MSI_GetRange>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	0a1b      	lsrs	r3, r3, #8
 8000bbe:	e003      	b.n	8000bc8 <RCC_PLL_GetFreqDomain_SYS+0xa8>
 8000bc0:	f7ff fd92 	bl	80006e8 <LL_RCC_MSI_GetRangeAfterStandby>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	0a1b      	lsrs	r3, r3, #8
 8000bc8:	4a17      	ldr	r2, [pc, #92]	; (8000c28 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 8000bca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bce:	e010      	b.n	8000bf2 <RCC_PLL_GetFreqDomain_SYS+0xd2>
 8000bd0:	f7ff fd6a 	bl	80006a8 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d004      	beq.n	8000be4 <RCC_PLL_GetFreqDomain_SYS+0xc4>
 8000bda:	f7ff fd77 	bl	80006cc <LL_RCC_MSI_GetRange>
 8000bde:	4603      	mov	r3, r0
 8000be0:	091b      	lsrs	r3, r3, #4
 8000be2:	e003      	b.n	8000bec <RCC_PLL_GetFreqDomain_SYS+0xcc>
 8000be4:	f7ff fd80 	bl	80006e8 <LL_RCC_MSI_GetRangeAfterStandby>
 8000be8:	4603      	mov	r3, r0
 8000bea:	091b      	lsrs	r3, r3, #4
 8000bec:	4a0e      	ldr	r2, [pc, #56]	; (8000c28 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 8000bee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bf2:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8000bf4:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8000bf6:	f7ff fdfb 	bl	80007f0 <LL_RCC_PLL_GetDivider>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	091b      	lsrs	r3, r3, #4
 8000bfe:	3301      	adds	r3, #1
 8000c00:	687a      	ldr	r2, [r7, #4]
 8000c02:	fbb2 f4f3 	udiv	r4, r2, r3
 8000c06:	f7ff fdc9 	bl	800079c <LL_RCC_PLL_GetN>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	fb03 f404 	mul.w	r4, r3, r4
 8000c10:	f7ff fdd2 	bl	80007b8 <LL_RCC_PLL_GetR>
 8000c14:	4603      	mov	r3, r0
 8000c16:	0e5b      	lsrs	r3, r3, #25
 8000c18:	3301      	adds	r3, #1
 8000c1a:	005b      	lsls	r3, r3, #1
 8000c1c:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	370c      	adds	r7, #12
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd90      	pop	{r4, r7, pc}
 8000c28:	08002b68 	.word	0x08002b68
 8000c2c:	00f42400 	.word	0x00f42400
 8000c30:	007a1200 	.word	0x007a1200

08000c34 <LL_SPI_IsEnabled>:
  * @rmtoll CR1          SPE           LL_SPI_IsEnabled
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b083      	sub	sp, #12
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE));
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c44:	2b40      	cmp	r3, #64	; 0x40
 8000c46:	bf0c      	ite	eq
 8000c48:	2301      	moveq	r3, #1
 8000c4a:	2300      	movne	r3, #0
 8000c4c:	b2db      	uxtb	r3, r3
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	370c      	adds	r7, #12
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr

08000c5a <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 8000c5a:	b480      	push	{r7}
 8000c5c:	b083      	sub	sp, #12
 8000c5e:	af00      	add	r7, sp, #0
 8000c60:	6078      	str	r0, [r7, #4]
 8000c62:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	b29b      	uxth	r3, r3
 8000c68:	461a      	mov	r2, r3
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	611a      	str	r2, [r3, #16]
}
 8000c6e:	bf00      	nop
 8000c70:	370c      	adds	r7, #12
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr

08000c7a <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8000c7a:	b580      	push	{r7, lr}
 8000c7c:	b084      	sub	sp, #16
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	6078      	str	r0, [r7, #4]
 8000c82:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8000c84:	2300      	movs	r3, #0
 8000c86:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8000c88:	6878      	ldr	r0, [r7, #4]
 8000c8a:	f7ff ffd3 	bl	8000c34 <LL_SPI_IsEnabled>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d13b      	bne.n	8000d0c <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000c9c:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8000ca0:	683a      	ldr	r2, [r7, #0]
 8000ca2:	6811      	ldr	r1, [r2, #0]
 8000ca4:	683a      	ldr	r2, [r7, #0]
 8000ca6:	6852      	ldr	r2, [r2, #4]
 8000ca8:	4311      	orrs	r1, r2
 8000caa:	683a      	ldr	r2, [r7, #0]
 8000cac:	68d2      	ldr	r2, [r2, #12]
 8000cae:	4311      	orrs	r1, r2
 8000cb0:	683a      	ldr	r2, [r7, #0]
 8000cb2:	6912      	ldr	r2, [r2, #16]
 8000cb4:	4311      	orrs	r1, r2
 8000cb6:	683a      	ldr	r2, [r7, #0]
 8000cb8:	6952      	ldr	r2, [r2, #20]
 8000cba:	4311      	orrs	r1, r2
 8000cbc:	683a      	ldr	r2, [r7, #0]
 8000cbe:	6992      	ldr	r2, [r2, #24]
 8000cc0:	4311      	orrs	r1, r2
 8000cc2:	683a      	ldr	r2, [r7, #0]
 8000cc4:	69d2      	ldr	r2, [r2, #28]
 8000cc6:	4311      	orrs	r1, r2
 8000cc8:	683a      	ldr	r2, [r7, #0]
 8000cca:	6a12      	ldr	r2, [r2, #32]
 8000ccc:	430a      	orrs	r2, r1
 8000cce:	431a      	orrs	r2, r3
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	685b      	ldr	r3, [r3, #4]
 8000cd8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000cdc:	f023 0304 	bic.w	r3, r3, #4
 8000ce0:	683a      	ldr	r2, [r7, #0]
 8000ce2:	6891      	ldr	r1, [r2, #8]
 8000ce4:	683a      	ldr	r2, [r7, #0]
 8000ce6:	6952      	ldr	r2, [r2, #20]
 8000ce8:	0c12      	lsrs	r2, r2, #16
 8000cea:	430a      	orrs	r2, r1
 8000cec:	431a      	orrs	r2, r3
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	6a1b      	ldr	r3, [r3, #32]
 8000cf6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000cfa:	d105      	bne.n	8000d08 <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d00:	4619      	mov	r1, r3
 8000d02:	6878      	ldr	r0, [r7, #4]
 8000d04:	f7ff ffa9 	bl	8000c5a <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8000d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	3710      	adds	r7, #16
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}

08000d16 <LL_TIM_StructInit>:
  *         to their default values.
  * @param  TIM_InitStruct pointer to a @ref LL_TIM_InitTypeDef structure (time base unit configuration data structure)
  * @retval None
  */
void LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8000d16:	b480      	push	{r7}
 8000d18:	b083      	sub	sp, #12
 8000d1a:	af00      	add	r7, sp, #0
 8000d1c:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_InitStruct->Prescaler         = (uint16_t)0x0000U;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	2200      	movs	r2, #0
 8000d22:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct->CounterMode       = LL_TIM_COUNTERMODE_UP;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	2200      	movs	r2, #0
 8000d28:	605a      	str	r2, [r3, #4]
  TIM_InitStruct->Autoreload        = 0xFFFFFFFFU;
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	f04f 32ff 	mov.w	r2, #4294967295
 8000d30:	609a      	str	r2, [r3, #8]
  TIM_InitStruct->ClockDivision     = LL_TIM_CLOCKDIVISION_DIV1;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2200      	movs	r2, #0
 8000d36:	60da      	str	r2, [r3, #12]
  TIM_InitStruct->RepetitionCounter = (uint8_t)0x00U;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	741a      	strb	r2, [r3, #16]
}
 8000d3e:	bf00      	nop
 8000d40:	370c      	adds	r7, #12
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr

08000d4a <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 8000d4a:	b480      	push	{r7}
 8000d4c:	b083      	sub	sp, #12
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	f003 0301 	and.w	r3, r3, #1
 8000d5a:	2b01      	cmp	r3, #1
 8000d5c:	bf0c      	ite	eq
 8000d5e:	2301      	moveq	r3, #1
 8000d60:	2300      	movne	r3, #0
 8000d62:	b2db      	uxtb	r3, r3
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	370c      	adds	r7, #12
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr

08000d70 <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
 8000d78:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	431a      	orrs	r2, r3
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	605a      	str	r2, [r3, #4]
}
 8000d8a:	bf00      	nop
 8000d8c:	370c      	adds	r7, #12
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr

08000d96 <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 8000d96:	b480      	push	{r7}
 8000d98:	b083      	sub	sp, #12
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	6078      	str	r0, [r7, #4]
 8000d9e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	689b      	ldr	r3, [r3, #8]
 8000da4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	431a      	orrs	r2, r3
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	609a      	str	r2, [r3, #8]
}
 8000db0:	bf00      	nop
 8000db2:	370c      	adds	r7, #12
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr

08000dbc <LL_USART_SetBaudRate>:
                                          uint32_t BaudRate)
#else
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
#endif
{
 8000dbc:	b4b0      	push	{r4, r5, r7}
 8000dbe:	b085      	sub	sp, #20
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	60f8      	str	r0, [r7, #12]
 8000dc4:	60b9      	str	r1, [r7, #8]
 8000dc6:	607a      	str	r2, [r7, #4]
 8000dc8:	603b      	str	r3, [r7, #0]
  register uint32_t usartdiv = 0x0U;
 8000dca:	2500      	movs	r5, #0
  register uint32_t brrtemp = 0x0U;
 8000dcc:	2400      	movs	r4, #0

  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000dd4:	d114      	bne.n	8000e00 <LL_USART_SetBaudRate+0x44>
  {
#if defined(USART_PRESC_PRESCALER)
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, PrescalerValue, BaudRate));
#else
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8000dd6:	68bb      	ldr	r3, [r7, #8]
 8000dd8:	005a      	lsls	r2, r3, #1
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	085b      	lsrs	r3, r3, #1
 8000dde:	441a      	add	r2, r3
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000de6:	b29b      	uxth	r3, r3
 8000de8:	461d      	mov	r5, r3
#endif
    brrtemp = usartdiv & 0xFFF0U;
 8000dea:	f64f 74f0 	movw	r4, #65520	; 0xfff0
 8000dee:	402c      	ands	r4, r5
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8000df0:	086b      	lsrs	r3, r5, #1
 8000df2:	b29b      	uxth	r3, r3
 8000df4:	f003 0307 	and.w	r3, r3, #7
 8000df8:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	60dc      	str	r4, [r3, #12]
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, PrescalerValue, BaudRate));
#else
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
#endif
  }
}
 8000dfe:	e00a      	b.n	8000e16 <LL_USART_SetBaudRate+0x5a>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	085a      	lsrs	r2, r3, #1
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	441a      	add	r2, r3
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e0e:	b29b      	uxth	r3, r3
 8000e10:	461a      	mov	r2, r3
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	60da      	str	r2, [r3, #12]
}
 8000e16:	bf00      	nop
 8000e18:	3714      	adds	r7, #20
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bcb0      	pop	{r4, r5, r7}
 8000e1e:	4770      	bx	lr

08000e20 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b084      	sub	sp, #16
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
 8000e28:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8000e32:	6878      	ldr	r0, [r7, #4]
 8000e34:	f7ff ff89 	bl	8000d4a <LL_USART_IsEnabled>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d148      	bne.n	8000ed0 <LL_USART_Init+0xb0>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681a      	ldr	r2, [r3, #0]
 8000e42:	4b26      	ldr	r3, [pc, #152]	; (8000edc <LL_USART_Init+0xbc>)
 8000e44:	4013      	ands	r3, r2
 8000e46:	683a      	ldr	r2, [r7, #0]
 8000e48:	6851      	ldr	r1, [r2, #4]
 8000e4a:	683a      	ldr	r2, [r7, #0]
 8000e4c:	68d2      	ldr	r2, [r2, #12]
 8000e4e:	4311      	orrs	r1, r2
 8000e50:	683a      	ldr	r2, [r7, #0]
 8000e52:	6912      	ldr	r2, [r2, #16]
 8000e54:	4311      	orrs	r1, r2
 8000e56:	683a      	ldr	r2, [r7, #0]
 8000e58:	6992      	ldr	r2, [r2, #24]
 8000e5a:	430a      	orrs	r2, r1
 8000e5c:	431a      	orrs	r2, r3
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	689b      	ldr	r3, [r3, #8]
 8000e66:	4619      	mov	r1, r3
 8000e68:	6878      	ldr	r0, [r7, #4]
 8000e6a:	f7ff ff81 	bl	8000d70 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	695b      	ldr	r3, [r3, #20]
 8000e72:	4619      	mov	r1, r3
 8000e74:	6878      	ldr	r0, [r7, #4]
 8000e76:	f7ff ff8e 	bl	8000d96 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	4a18      	ldr	r2, [pc, #96]	; (8000ee0 <LL_USART_Init+0xc0>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d104      	bne.n	8000e8c <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8000e82:	2003      	movs	r0, #3
 8000e84:	f7ff fcc2 	bl	800080c <LL_RCC_GetUSARTClockFreq>
 8000e88:	60b8      	str	r0, [r7, #8]
 8000e8a:	e010      	b.n	8000eae <LL_USART_Init+0x8e>
    }
    else if (USARTx == USART2)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	4a15      	ldr	r2, [pc, #84]	; (8000ee4 <LL_USART_Init+0xc4>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d104      	bne.n	8000e9e <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8000e94:	200c      	movs	r0, #12
 8000e96:	f7ff fcb9 	bl	800080c <LL_RCC_GetUSARTClockFreq>
 8000e9a:	60b8      	str	r0, [r7, #8]
 8000e9c:	e007      	b.n	8000eae <LL_USART_Init+0x8e>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	4a11      	ldr	r2, [pc, #68]	; (8000ee8 <LL_USART_Init+0xc8>)
 8000ea2:	4293      	cmp	r3, r2
 8000ea4:	d103      	bne.n	8000eae <LL_USART_Init+0x8e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8000ea6:	2030      	movs	r0, #48	; 0x30
 8000ea8:	f7ff fcb0 	bl	800080c <LL_RCC_GetUSARTClockFreq>
 8000eac:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
#endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8000eae:	68bb      	ldr	r3, [r7, #8]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d00d      	beq.n	8000ed0 <LL_USART_Init+0xb0>
        && (USART_InitStruct->BaudRate != 0U))
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d009      	beq.n	8000ed0 <LL_USART_Init+0xb0>
    {
      status = SUCCESS;
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	699a      	ldr	r2, [r3, #24]
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	68b9      	ldr	r1, [r7, #8]
 8000eca:	6878      	ldr	r0, [r7, #4]
 8000ecc:	f7ff ff76 	bl	8000dbc <LL_USART_SetBaudRate>
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
#endif
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8000ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3710      	adds	r7, #16
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	efff69f3 	.word	0xefff69f3
 8000ee0:	40013800 	.word	0x40013800
 8000ee4:	40004400 	.word	0x40004400
 8000ee8:	40004800 	.word	0x40004800

08000eec <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ef0:	4b04      	ldr	r3, [pc, #16]	; (8000f04 <NVIC_GetPriorityGrouping+0x18>)
 8000ef2:	68db      	ldr	r3, [r3, #12]
 8000ef4:	0a1b      	lsrs	r3, r3, #8
 8000ef6:	f003 0307 	and.w	r3, r3, #7
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr
 8000f04:	e000ed00 	.word	0xe000ed00

08000f08 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b083      	sub	sp, #12
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	4603      	mov	r3, r0
 8000f10:	6039      	str	r1, [r7, #0]
 8000f12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000f14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	da0b      	bge.n	8000f34 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f1c:	490d      	ldr	r1, [pc, #52]	; (8000f54 <NVIC_SetPriority+0x4c>)
 8000f1e:	79fb      	ldrb	r3, [r7, #7]
 8000f20:	f003 030f 	and.w	r3, r3, #15
 8000f24:	3b04      	subs	r3, #4
 8000f26:	683a      	ldr	r2, [r7, #0]
 8000f28:	b2d2      	uxtb	r2, r2
 8000f2a:	0112      	lsls	r2, r2, #4
 8000f2c:	b2d2      	uxtb	r2, r2
 8000f2e:	440b      	add	r3, r1
 8000f30:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f32:	e009      	b.n	8000f48 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f34:	4908      	ldr	r1, [pc, #32]	; (8000f58 <NVIC_SetPriority+0x50>)
 8000f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3a:	683a      	ldr	r2, [r7, #0]
 8000f3c:	b2d2      	uxtb	r2, r2
 8000f3e:	0112      	lsls	r2, r2, #4
 8000f40:	b2d2      	uxtb	r2, r2
 8000f42:	440b      	add	r3, r1
 8000f44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000f48:	bf00      	nop
 8000f4a:	370c      	adds	r7, #12
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr
 8000f54:	e000ed00 	.word	0xe000ed00
 8000f58:	e000e100 	.word	0xe000e100

08000f5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b089      	sub	sp, #36	; 0x24
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	60f8      	str	r0, [r7, #12]
 8000f64:	60b9      	str	r1, [r7, #8]
 8000f66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	f003 0307 	and.w	r3, r3, #7
 8000f6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f70:	69fb      	ldr	r3, [r7, #28]
 8000f72:	f1c3 0307 	rsb	r3, r3, #7
 8000f76:	2b04      	cmp	r3, #4
 8000f78:	bf28      	it	cs
 8000f7a:	2304      	movcs	r3, #4
 8000f7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f7e:	69fb      	ldr	r3, [r7, #28]
 8000f80:	3304      	adds	r3, #4
 8000f82:	2b06      	cmp	r3, #6
 8000f84:	d902      	bls.n	8000f8c <NVIC_EncodePriority+0x30>
 8000f86:	69fb      	ldr	r3, [r7, #28]
 8000f88:	3b03      	subs	r3, #3
 8000f8a:	e000      	b.n	8000f8e <NVIC_EncodePriority+0x32>
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f90:	2201      	movs	r2, #1
 8000f92:	69bb      	ldr	r3, [r7, #24]
 8000f94:	fa02 f303 	lsl.w	r3, r2, r3
 8000f98:	1e5a      	subs	r2, r3, #1
 8000f9a:	68bb      	ldr	r3, [r7, #8]
 8000f9c:	401a      	ands	r2, r3
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fa2:	2101      	movs	r1, #1
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8000faa:	1e59      	subs	r1, r3, #1
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fb0:	4313      	orrs	r3, r2
         );
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3724      	adds	r7, #36	; 0x24
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
	...

08000fc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	3b01      	subs	r3, #1
 8000fcc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fd0:	d301      	bcc.n	8000fd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e00f      	b.n	8000ff6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fd6:	4a0a      	ldr	r2, [pc, #40]	; (8001000 <SysTick_Config+0x40>)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	3b01      	subs	r3, #1
 8000fdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fde:	210f      	movs	r1, #15
 8000fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8000fe4:	f7ff ff90 	bl	8000f08 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fe8:	4b05      	ldr	r3, [pc, #20]	; (8001000 <SysTick_Config+0x40>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fee:	4b04      	ldr	r3, [pc, #16]	; (8001000 <SysTick_Config+0x40>)
 8000ff0:	2207      	movs	r2, #7
 8000ff2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ff4:	2300      	movs	r3, #0
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	e000e010 	.word	0xe000e010

08001004 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
 800100c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	689b      	ldr	r3, [r3, #8]
 8001012:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	431a      	orrs	r2, r3
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	609a      	str	r2, [r3, #8]
}
 800101e:	bf00      	nop
 8001020:	370c      	adds	r7, #12
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr

0800102a <LL_ADC_SetResolution>:
  *         @arg @ref LL_ADC_RESOLUTION_8B
  *         @arg @ref LL_ADC_RESOLUTION_6B
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
{
 800102a:	b480      	push	{r7}
 800102c:	b083      	sub	sp, #12
 800102e:	af00      	add	r7, sp, #0
 8001030:	6078      	str	r0, [r7, #4]
 8001032:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_RES, Resolution);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	68db      	ldr	r3, [r3, #12]
 8001038:	f023 0218 	bic.w	r2, r3, #24
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	431a      	orrs	r2, r3
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	60da      	str	r2, [r3, #12]
}
 8001044:	bf00      	nop
 8001046:	370c      	adds	r7, #12
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr

08001050 <LL_ADC_SetDataAlignment>:
  *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
  *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment)
{
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_ALIGN, DataAlignment);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	68db      	ldr	r3, [r3, #12]
 800105e:	f023 0220 	bic.w	r2, r3, #32
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	431a      	orrs	r2, r3
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	60da      	str	r2, [r3, #12]
}
 800106a:	bf00      	nop
 800106c:	370c      	adds	r7, #12
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr

08001076 <LL_ADC_REG_SetTriggerSource>:
  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO
  *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
{
 8001076:	b480      	push	{r7}
 8001078:	b083      	sub	sp, #12
 800107a:	af00      	add	r7, sp, #0
 800107c:	6078      	str	r0, [r7, #4]
 800107e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN | ADC_CFGR_EXTSEL, TriggerSource);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	68db      	ldr	r3, [r3, #12]
 8001084:	f423 627c 	bic.w	r2, r3, #4032	; 0xfc0
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	431a      	orrs	r2, r3
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	60da      	str	r2, [r3, #12]
}
 8001090:	bf00      	nop
 8001092:	370c      	adds	r7, #12
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr

0800109c <LL_ADC_REG_SetSequencerLength>:
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
 80010a4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010aa:	f023 020f 	bic.w	r2, r3, #15
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	431a      	orrs	r2, r3
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80010b6:	bf00      	nop
 80010b8:	370c      	adds	r7, #12
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr

080010c2 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80010c2:	b490      	push	{r4, r7}
 80010c4:	b086      	sub	sp, #24
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	60f8      	str	r0, [r7, #12]
 80010ca:	60b9      	str	r1, [r7, #8]
 80010cc:	607a      	str	r2, [r7, #4]
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
#if defined(CORE_CM0PLUS)
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
#else
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	3330      	adds	r3, #48	; 0x30
 80010d2:	4619      	mov	r1, r3
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80010da:	f44f 7340 	mov.w	r3, #768	; 0x300
 80010de:	617b      	str	r3, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	fa93 f3a3 	rbit	r3, r3
 80010e6:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80010e8:	693b      	ldr	r3, [r7, #16]
 80010ea:	fab3 f383 	clz	r3, r3
 80010ee:	fa22 f303 	lsr.w	r3, r2, r3
 80010f2:	009b      	lsls	r3, r3, #2
 80010f4:	440b      	add	r3, r1
 80010f6:	461c      	mov	r4, r3
#endif
  
  MODIFY_REG(*preg,
 80010f8:	6822      	ldr	r2, [r4, #0]
 80010fa:	68bb      	ldr	r3, [r7, #8]
 80010fc:	f003 031f 	and.w	r3, r3, #31
 8001100:	211f      	movs	r1, #31
 8001102:	fa01 f303 	lsl.w	r3, r1, r3
 8001106:	43db      	mvns	r3, r3
 8001108:	401a      	ands	r2, r3
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	0e9b      	lsrs	r3, r3, #26
 800110e:	f003 011f 	and.w	r1, r3, #31
 8001112:	68bb      	ldr	r3, [r7, #8]
 8001114:	f003 031f 	and.w	r3, r3, #31
 8001118:	fa01 f303 	lsl.w	r3, r1, r3
 800111c:	4313      	orrs	r3, r2
 800111e:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001120:	bf00      	nop
 8001122:	3718      	adds	r7, #24
 8001124:	46bd      	mov	sp, r7
 8001126:	bc90      	pop	{r4, r7}
 8001128:	4770      	bx	lr

0800112a <LL_ADC_REG_SetContinuousMode>:
  *         @arg @ref LL_ADC_REG_CONV_SINGLE
  *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous)
{
 800112a:	b480      	push	{r7}
 800112c:	b083      	sub	sp, #12
 800112e:	af00      	add	r7, sp, #0
 8001130:	6078      	str	r0, [r7, #4]
 8001132:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_CONT, Continuous);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	68db      	ldr	r3, [r3, #12]
 8001138:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	431a      	orrs	r2, r3
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	60da      	str	r2, [r3, #12]
}
 8001144:	bf00      	nop
 8001146:	370c      	adds	r7, #12
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr

08001150 <LL_ADC_REG_SetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMAEN | ADC_CFGR_DMACFG, DMATransfer);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	68db      	ldr	r3, [r3, #12]
 800115e:	f023 0203 	bic.w	r2, r3, #3
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	431a      	orrs	r2, r3
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	60da      	str	r2, [r3, #12]
}
 800116a:	bf00      	nop
 800116c:	370c      	adds	r7, #12
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr

08001176 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001176:	b490      	push	{r4, r7}
 8001178:	b08a      	sub	sp, #40	; 0x28
 800117a:	af00      	add	r7, sp, #0
 800117c:	60f8      	str	r0, [r7, #12]
 800117e:	60b9      	str	r1, [r7, #8]
 8001180:	607a      	str	r2, [r7, #4]
  
  MODIFY_REG(*preg,
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#else
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	3314      	adds	r3, #20
 8001186:	4619      	mov	r1, r3
 8001188:	68bb      	ldr	r3, [r7, #8]
 800118a:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800118e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001192:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	fa93 f3a3 	rbit	r3, r3
 800119a:	613b      	str	r3, [r7, #16]
  return(result);
 800119c:	693b      	ldr	r3, [r7, #16]
 800119e:	fab3 f383 	clz	r3, r3
 80011a2:	fa22 f303 	lsr.w	r3, r2, r3
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	440b      	add	r3, r1
 80011aa:	461c      	mov	r4, r3
  
  MODIFY_REG(*preg,
 80011ac:	6822      	ldr	r2, [r4, #0]
 80011ae:	68bb      	ldr	r3, [r7, #8]
 80011b0:	f003 71f8 	and.w	r1, r3, #32505856	; 0x1f00000
 80011b4:	f04f 73f8 	mov.w	r3, #32505856	; 0x1f00000
 80011b8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	fa93 f3a3 	rbit	r3, r3
 80011c0:	61bb      	str	r3, [r7, #24]
  return(result);
 80011c2:	69bb      	ldr	r3, [r7, #24]
 80011c4:	fab3 f383 	clz	r3, r3
 80011c8:	fa21 f303 	lsr.w	r3, r1, r3
 80011cc:	2107      	movs	r1, #7
 80011ce:	fa01 f303 	lsl.w	r3, r1, r3
 80011d2:	43db      	mvns	r3, r3
 80011d4:	401a      	ands	r2, r3
 80011d6:	68bb      	ldr	r3, [r7, #8]
 80011d8:	f003 71f8 	and.w	r1, r3, #32505856	; 0x1f00000
 80011dc:	f04f 73f8 	mov.w	r3, #32505856	; 0x1f00000
 80011e0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e4:	fa93 f3a3 	rbit	r3, r3
 80011e8:	623b      	str	r3, [r7, #32]
  return(result);
 80011ea:	6a3b      	ldr	r3, [r7, #32]
 80011ec:	fab3 f383 	clz	r3, r3
 80011f0:	fa21 f303 	lsr.w	r3, r1, r3
 80011f4:	6879      	ldr	r1, [r7, #4]
 80011f6:	fa01 f303 	lsl.w	r3, r1, r3
 80011fa:	4313      	orrs	r3, r2
 80011fc:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
#endif
}
 80011fe:	bf00      	nop
 8001200:	3728      	adds	r7, #40	; 0x28
 8001202:	46bd      	mov	sp, r7
 8001204:	bc90      	pop	{r4, r7}
 8001206:	4770      	bx	lr

08001208 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001208:	b480      	push	{r7}
 800120a:	b085      	sub	sp, #20
 800120c:	af00      	add	r7, sp, #0
 800120e:	60f8      	str	r0, [r7, #12]
 8001210:	60b9      	str	r1, [r7, #8]
 8001212:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001220:	43db      	mvns	r3, r3
 8001222:	401a      	ands	r2, r3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	f003 0320 	and.w	r3, r3, #32
 800122a:	4908      	ldr	r1, [pc, #32]	; (800124c <LL_ADC_SetChannelSingleDiff+0x44>)
 800122c:	4099      	lsls	r1, r3
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	400b      	ands	r3, r1
 8001232:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001236:	431a      	orrs	r2, r3
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL << (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800123e:	bf00      	nop
 8001240:	3714      	adds	r7, #20
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	0007ffff 	.word	0x0007ffff

08001250 <LL_ADC_REG_SetTrigSource>:
  * @{
  */
/* Old functions name kept for legacy purpose, to be replaced by the          */
/* current functions name.                                                    */
__STATIC_INLINE void LL_ADC_REG_SetTrigSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
 8001258:	6039      	str	r1, [r7, #0]
  LL_ADC_REG_SetTriggerSource(ADCx, TriggerSource);
 800125a:	6839      	ldr	r1, [r7, #0]
 800125c:	6878      	ldr	r0, [r7, #4]
 800125e:	f7ff ff0a 	bl	8001076 <LL_ADC_REG_SetTriggerSource>
}
 8001262:	bf00      	nop
 8001264:	3708      	adds	r7, #8
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}

0800126a <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800126a:	b480      	push	{r7}
 800126c:	b083      	sub	sp, #12
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	689b      	ldr	r3, [r3, #8]
 8001276:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800127a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800127e:	687a      	ldr	r2, [r7, #4]
 8001280:	6093      	str	r3, [r2, #8]
}
 8001282:	bf00      	nop
 8001284:	370c      	adds	r7, #12
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr

0800128e <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800128e:	b480      	push	{r7}
 8001290:	b083      	sub	sp, #12
 8001292:	af00      	add	r7, sp, #0
 8001294:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	689b      	ldr	r3, [r3, #8]
 800129a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800129e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80012a2:	f043 0201 	orr.w	r2, r3, #1
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80012aa:	bf00      	nop
 80012ac:	370c      	adds	r7, #12
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr

080012b6 <LL_ADC_StartCalibration>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
{
 80012b6:	b480      	push	{r7}
 80012b8:	b083      	sub	sp, #12
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	6078      	str	r0, [r7, #4]
 80012be:	6039      	str	r1, [r7, #0]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	689b      	ldr	r3, [r3, #8]
 80012c4:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80012c8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80012cc:	683a      	ldr	r2, [r7, #0]
 80012ce:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80012d2:	4313      	orrs	r3, r2
 80012d4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	609a      	str	r2, [r3, #8]
             ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
}
 80012dc:	bf00      	nop
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr

080012e8 <LL_ADC_IsActiveFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f003 0301 	and.w	r3, r3, #1
 80012f8:	2b01      	cmp	r3, #1
 80012fa:	bf0c      	ite	eq
 80012fc:	2301      	moveq	r3, #1
 80012fe:	2300      	movne	r3, #0
 8001300:	b2db      	uxtb	r3, r3
}
 8001302:	4618      	mov	r0, r3
 8001304:	370c      	adds	r7, #12
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr

0800130e <LL_ADC_ClearFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_ClearFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_ADRDY(ADC_TypeDef *ADCx)
{
 800130e:	b480      	push	{r7}
 8001310:	b083      	sub	sp, #12
 8001312:	af00      	add	r7, sp, #0
 8001314:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_ADRDY);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2201      	movs	r2, #1
 800131a:	601a      	str	r2, [r3, #0]
}
 800131c:	bf00      	nop
 800131e:	370c      	adds	r7, #12
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr

08001328 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001328:	b480      	push	{r7}
 800132a:	b085      	sub	sp, #20
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001330:	4908      	ldr	r1, [pc, #32]	; (8001354 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001332:	4b08      	ldr	r3, [pc, #32]	; (8001354 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001334:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4313      	orrs	r3, r2
 800133a:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800133c:	4b05      	ldr	r3, [pc, #20]	; (8001354 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800133e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	4013      	ands	r3, r2
 8001344:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001346:	68fb      	ldr	r3, [r7, #12]
}
 8001348:	bf00      	nop
 800134a:	3714      	adds	r7, #20
 800134c:	46bd      	mov	sp, r7
 800134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001352:	4770      	bx	lr
 8001354:	40021000 	.word	0x40021000

08001358 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001358:	b480      	push	{r7}
 800135a:	b085      	sub	sp, #20
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001360:	4908      	ldr	r1, [pc, #32]	; (8001384 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001362:	4b08      	ldr	r3, [pc, #32]	; (8001384 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001364:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	4313      	orrs	r3, r2
 800136a:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800136c:	4b05      	ldr	r3, [pc, #20]	; (8001384 <LL_APB1_GRP1_EnableClock+0x2c>)
 800136e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	4013      	ands	r3, r2
 8001374:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001376:	68fb      	ldr	r3, [r7, #12]
}
 8001378:	bf00      	nop
 800137a:	3714      	adds	r7, #20
 800137c:	46bd      	mov	sp, r7
 800137e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001382:	4770      	bx	lr
 8001384:	40021000 	.word	0x40021000

08001388 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001388:	b480      	push	{r7}
 800138a:	b085      	sub	sp, #20
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001390:	4908      	ldr	r1, [pc, #32]	; (80013b4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001392:	4b08      	ldr	r3, [pc, #32]	; (80013b4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001394:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	4313      	orrs	r3, r2
 800139a:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800139c:	4b05      	ldr	r3, [pc, #20]	; (80013b4 <LL_APB2_GRP1_EnableClock+0x2c>)
 800139e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	4013      	ands	r3, r2
 80013a4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013a6:	68fb      	ldr	r3, [r7, #12]
}
 80013a8:	bf00      	nop
 80013aa:	3714      	adds	r7, #20
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr
 80013b4:	40021000 	.word	0x40021000

080013b8 <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2b04      	cmp	r3, #4
 80013c4:	d106      	bne.n	80013d4 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 80013c6:	4a09      	ldr	r2, [pc, #36]	; (80013ec <LL_SYSTICK_SetClkSource+0x34>)
 80013c8:	4b08      	ldr	r3, [pc, #32]	; (80013ec <LL_SYSTICK_SetClkSource+0x34>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f043 0304 	orr.w	r3, r3, #4
 80013d0:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 80013d2:	e005      	b.n	80013e0 <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 80013d4:	4a05      	ldr	r2, [pc, #20]	; (80013ec <LL_SYSTICK_SetClkSource+0x34>)
 80013d6:	4b05      	ldr	r3, [pc, #20]	; (80013ec <LL_SYSTICK_SetClkSource+0x34>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f023 0304 	bic.w	r3, r3, #4
 80013de:	6013      	str	r3, [r2, #0]
}
 80013e0:	bf00      	nop
 80013e2:	370c      	adds	r7, #12
 80013e4:	46bd      	mov	sp, r7
 80013e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ea:	4770      	bx	lr
 80013ec:	e000e010 	.word	0xe000e010

080013f0 <LL_SYSTICK_DisableIT>:
  * @brief  Disable SysTick exception request
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_DisableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_DisableIT(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80013f4:	4a05      	ldr	r2, [pc, #20]	; (800140c <LL_SYSTICK_DisableIT+0x1c>)
 80013f6:	4b05      	ldr	r3, [pc, #20]	; (800140c <LL_SYSTICK_DisableIT+0x1c>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f023 0302 	bic.w	r3, r3, #2
 80013fe:	6013      	str	r3, [r2, #0]
}
 8001400:	bf00      	nop
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop
 800140c:	e000e010 	.word	0xe000e010

08001410 <LL_RCC_HSE_EnableBypass>:
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001414:	4a05      	ldr	r2, [pc, #20]	; (800142c <LL_RCC_HSE_EnableBypass+0x1c>)
 8001416:	4b05      	ldr	r3, [pc, #20]	; (800142c <LL_RCC_HSE_EnableBypass+0x1c>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800141e:	6013      	str	r3, [r2, #0]
}
 8001420:	bf00      	nop
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	40021000 	.word	0x40021000

08001430 <LL_RCC_HSE_Enable>:
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001434:	4a05      	ldr	r2, [pc, #20]	; (800144c <LL_RCC_HSE_Enable+0x1c>)
 8001436:	4b05      	ldr	r3, [pc, #20]	; (800144c <LL_RCC_HSE_Enable+0x1c>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800143e:	6013      	str	r3, [r2, #0]
}
 8001440:	bf00      	nop
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	40021000 	.word	0x40021000

08001450 <LL_RCC_HSE_IsReady>:
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8001454:	4b07      	ldr	r3, [pc, #28]	; (8001474 <LL_RCC_HSE_IsReady+0x24>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800145c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001460:	bf0c      	ite	eq
 8001462:	2301      	moveq	r3, #1
 8001464:	2300      	movne	r3, #0
 8001466:	b2db      	uxtb	r3, r3
}
 8001468:	4618      	mov	r0, r3
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
 8001472:	bf00      	nop
 8001474:	40021000 	.word	0x40021000

08001478 <LL_RCC_SetSysClkSource>:
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001480:	4906      	ldr	r1, [pc, #24]	; (800149c <LL_RCC_SetSysClkSource+0x24>)
 8001482:	4b06      	ldr	r3, [pc, #24]	; (800149c <LL_RCC_SetSysClkSource+0x24>)
 8001484:	689b      	ldr	r3, [r3, #8]
 8001486:	f023 0203 	bic.w	r2, r3, #3
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4313      	orrs	r3, r2
 800148e:	608b      	str	r3, [r1, #8]
}
 8001490:	bf00      	nop
 8001492:	370c      	adds	r7, #12
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr
 800149c:	40021000 	.word	0x40021000

080014a0 <LL_RCC_GetSysClkSource>:
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80014a4:	4b04      	ldr	r3, [pc, #16]	; (80014b8 <LL_RCC_GetSysClkSource+0x18>)
 80014a6:	689b      	ldr	r3, [r3, #8]
 80014a8:	f003 030c 	and.w	r3, r3, #12
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	40021000 	.word	0x40021000

080014bc <LL_RCC_SetAHBPrescaler>:
{
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80014c4:	4906      	ldr	r1, [pc, #24]	; (80014e0 <LL_RCC_SetAHBPrescaler+0x24>)
 80014c6:	4b06      	ldr	r3, [pc, #24]	; (80014e0 <LL_RCC_SetAHBPrescaler+0x24>)
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	4313      	orrs	r3, r2
 80014d2:	608b      	str	r3, [r1, #8]
}
 80014d4:	bf00      	nop
 80014d6:	370c      	adds	r7, #12
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr
 80014e0:	40021000 	.word	0x40021000

080014e4 <LL_RCC_SetAPB1Prescaler>:
{
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80014ec:	4906      	ldr	r1, [pc, #24]	; (8001508 <LL_RCC_SetAPB1Prescaler+0x24>)
 80014ee:	4b06      	ldr	r3, [pc, #24]	; (8001508 <LL_RCC_SetAPB1Prescaler+0x24>)
 80014f0:	689b      	ldr	r3, [r3, #8]
 80014f2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	4313      	orrs	r3, r2
 80014fa:	608b      	str	r3, [r1, #8]
}
 80014fc:	bf00      	nop
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr
 8001508:	40021000 	.word	0x40021000

0800150c <LL_RCC_SetAPB2Prescaler>:
{
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001514:	4906      	ldr	r1, [pc, #24]	; (8001530 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001516:	4b06      	ldr	r3, [pc, #24]	; (8001530 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001518:	689b      	ldr	r3, [r3, #8]
 800151a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4313      	orrs	r3, r2
 8001522:	608b      	str	r3, [r1, #8]
}
 8001524:	bf00      	nop
 8001526:	370c      	adds	r7, #12
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr
 8001530:	40021000 	.word	0x40021000

08001534 <LL_RCC_ConfigMCO>:
{
 8001534:	b480      	push	{r7}
 8001536:	b083      	sub	sp, #12
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
 800153e:	4808      	ldr	r0, [pc, #32]	; (8001560 <LL_RCC_ConfigMCO+0x2c>)
 8001540:	4b07      	ldr	r3, [pc, #28]	; (8001560 <LL_RCC_ConfigMCO+0x2c>)
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001548:	6879      	ldr	r1, [r7, #4]
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	430b      	orrs	r3, r1
 800154e:	4313      	orrs	r3, r2
 8001550:	6083      	str	r3, [r0, #8]
}
 8001552:	bf00      	nop
 8001554:	370c      	adds	r7, #12
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	40021000 	.word	0x40021000

08001564 <LL_RCC_SetI2CClockSource>:
{
 8001564:	b480      	push	{r7}
 8001566:	b085      	sub	sp, #20
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2CxSource >> 24U)); 
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	0e1a      	lsrs	r2, r3, #24
 8001570:	4b0e      	ldr	r3, [pc, #56]	; (80015ac <LL_RCC_SetI2CClockSource+0x48>)
 8001572:	4413      	add	r3, r2
 8001574:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(*reg, 3U << ((I2CxSource & 0x00FF0000U) >> 16U), ((I2CxSource & 0x000000FFU) << ((I2CxSource & 0x00FF0000U) >> 16U)));
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	0c1b      	lsrs	r3, r3, #16
 800157e:	b2db      	uxtb	r3, r3
 8001580:	2103      	movs	r1, #3
 8001582:	fa01 f303 	lsl.w	r3, r1, r3
 8001586:	43db      	mvns	r3, r3
 8001588:	401a      	ands	r2, r3
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	b2d9      	uxtb	r1, r3
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	0c1b      	lsrs	r3, r3, #16
 8001592:	b2db      	uxtb	r3, r3
 8001594:	fa01 f303 	lsl.w	r3, r1, r3
 8001598:	431a      	orrs	r2, r3
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	601a      	str	r2, [r3, #0]
}
 800159e:	bf00      	nop
 80015a0:	3714      	adds	r7, #20
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	40021088 	.word	0x40021088

080015b0 <LL_RCC_SetADCClockSource>:
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80015b8:	4907      	ldr	r1, [pc, #28]	; (80015d8 <LL_RCC_SetADCClockSource+0x28>)
 80015ba:	4b07      	ldr	r3, [pc, #28]	; (80015d8 <LL_RCC_SetADCClockSource+0x28>)
 80015bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015c0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	4313      	orrs	r3, r2
 80015c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80015cc:	bf00      	nop
 80015ce:	370c      	adds	r7, #12
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr
 80015d8:	40021000 	.word	0x40021000

080015dc <LL_RCC_PLL_Enable>:
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80015e0:	4a05      	ldr	r2, [pc, #20]	; (80015f8 <LL_RCC_PLL_Enable+0x1c>)
 80015e2:	4b05      	ldr	r3, [pc, #20]	; (80015f8 <LL_RCC_PLL_Enable+0x1c>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80015ea:	6013      	str	r3, [r2, #0]
}
 80015ec:	bf00      	nop
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	40021000 	.word	0x40021000

080015fc <LL_RCC_PLL_IsReady>:
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001600:	4b07      	ldr	r3, [pc, #28]	; (8001620 <LL_RCC_PLL_IsReady+0x24>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001608:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800160c:	bf0c      	ite	eq
 800160e:	2301      	moveq	r3, #1
 8001610:	2300      	movne	r3, #0
 8001612:	b2db      	uxtb	r3, r3
}
 8001614:	4618      	mov	r0, r3
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	40021000 	.word	0x40021000

08001624 <LL_RCC_PLL_ConfigDomain_SYS>:
{
 8001624:	b480      	push	{r7}
 8001626:	b085      	sub	sp, #20
 8001628:	af00      	add	r7, sp, #0
 800162a:	60f8      	str	r0, [r7, #12]
 800162c:	60b9      	str	r1, [r7, #8]
 800162e:	607a      	str	r2, [r7, #4]
 8001630:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8001632:	480a      	ldr	r0, [pc, #40]	; (800165c <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8001634:	4b09      	ldr	r3, [pc, #36]	; (800165c <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8001636:	68da      	ldr	r2, [r3, #12]
 8001638:	4b09      	ldr	r3, [pc, #36]	; (8001660 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 800163a:	4013      	ands	r3, r2
 800163c:	68f9      	ldr	r1, [r7, #12]
 800163e:	68ba      	ldr	r2, [r7, #8]
 8001640:	4311      	orrs	r1, r2
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	0212      	lsls	r2, r2, #8
 8001646:	4311      	orrs	r1, r2
 8001648:	683a      	ldr	r2, [r7, #0]
 800164a:	430a      	orrs	r2, r1
 800164c:	4313      	orrs	r3, r2
 800164e:	60c3      	str	r3, [r0, #12]
}
 8001650:	bf00      	nop
 8001652:	3714      	adds	r7, #20
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr
 800165c:	40021000 	.word	0x40021000
 8001660:	f9ff808c 	.word	0xf9ff808c

08001664 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8001668:	4a05      	ldr	r2, [pc, #20]	; (8001680 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 800166a:	4b05      	ldr	r3, [pc, #20]	; (8001680 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 800166c:	68db      	ldr	r3, [r3, #12]
 800166e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001672:	60d3      	str	r3, [r2, #12]
}
 8001674:	bf00      	nop
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	40021000 	.word	0x40021000

08001684 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8001684:	b480      	push	{r7}
 8001686:	b089      	sub	sp, #36	; 0x24
 8001688:	af00      	add	r7, sp, #0
 800168a:	60f8      	str	r0, [r7, #12]
 800168c:	60b9      	str	r1, [r7, #8]
 800168e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	fa93 f3a3 	rbit	r3, r3
 800169e:	613b      	str	r3, [r7, #16]
  return(result);
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	fab3 f383 	clz	r3, r3
 80016a6:	005b      	lsls	r3, r3, #1
 80016a8:	2103      	movs	r1, #3
 80016aa:	fa01 f303 	lsl.w	r3, r1, r3
 80016ae:	43db      	mvns	r3, r3
 80016b0:	401a      	ands	r2, r3
 80016b2:	68bb      	ldr	r3, [r7, #8]
 80016b4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016b6:	69fb      	ldr	r3, [r7, #28]
 80016b8:	fa93 f3a3 	rbit	r3, r3
 80016bc:	61bb      	str	r3, [r7, #24]
  return(result);
 80016be:	69bb      	ldr	r3, [r7, #24]
 80016c0:	fab3 f383 	clz	r3, r3
 80016c4:	005b      	lsls	r3, r3, #1
 80016c6:	6879      	ldr	r1, [r7, #4]
 80016c8:	fa01 f303 	lsl.w	r3, r1, r3
 80016cc:	431a      	orrs	r2, r3
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	601a      	str	r2, [r3, #0]
}
 80016d2:	bf00      	nop
 80016d4:	3724      	adds	r7, #36	; 0x24
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr

080016de <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 80016de:	b480      	push	{r7}
 80016e0:	b085      	sub	sp, #20
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	60f8      	str	r0, [r7, #12]
 80016e6:	60b9      	str	r1, [r7, #8]
 80016e8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	685a      	ldr	r2, [r3, #4]
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	43db      	mvns	r3, r3
 80016f2:	401a      	ands	r2, r3
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	6879      	ldr	r1, [r7, #4]
 80016f8:	fb01 f303 	mul.w	r3, r1, r3
 80016fc:	431a      	orrs	r2, r3
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	605a      	str	r2, [r3, #4]
}
 8001702:	bf00      	nop
 8001704:	3714      	adds	r7, #20
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr

0800170e <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 800170e:	b480      	push	{r7}
 8001710:	b089      	sub	sp, #36	; 0x24
 8001712:	af00      	add	r7, sp, #0
 8001714:	60f8      	str	r0, [r7, #12]
 8001716:	60b9      	str	r1, [r7, #8]
 8001718:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	689a      	ldr	r2, [r3, #8]
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	fa93 f3a3 	rbit	r3, r3
 8001728:	613b      	str	r3, [r7, #16]
  return(result);
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	fab3 f383 	clz	r3, r3
 8001730:	005b      	lsls	r3, r3, #1
 8001732:	2103      	movs	r1, #3
 8001734:	fa01 f303 	lsl.w	r3, r1, r3
 8001738:	43db      	mvns	r3, r3
 800173a:	401a      	ands	r2, r3
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	fa93 f3a3 	rbit	r3, r3
 8001746:	61bb      	str	r3, [r7, #24]
  return(result);
 8001748:	69bb      	ldr	r3, [r7, #24]
 800174a:	fab3 f383 	clz	r3, r3
 800174e:	005b      	lsls	r3, r3, #1
 8001750:	6879      	ldr	r1, [r7, #4]
 8001752:	fa01 f303 	lsl.w	r3, r1, r3
 8001756:	431a      	orrs	r2, r3
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 800175c:	bf00      	nop
 800175e:	3724      	adds	r7, #36	; 0x24
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr

08001768 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8001768:	b480      	push	{r7}
 800176a:	b089      	sub	sp, #36	; 0x24
 800176c:	af00      	add	r7, sp, #0
 800176e:	60f8      	str	r0, [r7, #12]
 8001770:	60b9      	str	r1, [r7, #8]
 8001772:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	68da      	ldr	r2, [r3, #12]
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	fa93 f3a3 	rbit	r3, r3
 8001782:	613b      	str	r3, [r7, #16]
  return(result);
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	fab3 f383 	clz	r3, r3
 800178a:	005b      	lsls	r3, r3, #1
 800178c:	2103      	movs	r1, #3
 800178e:	fa01 f303 	lsl.w	r3, r1, r3
 8001792:	43db      	mvns	r3, r3
 8001794:	401a      	ands	r2, r3
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800179a:	69fb      	ldr	r3, [r7, #28]
 800179c:	fa93 f3a3 	rbit	r3, r3
 80017a0:	61bb      	str	r3, [r7, #24]
  return(result);
 80017a2:	69bb      	ldr	r3, [r7, #24]
 80017a4:	fab3 f383 	clz	r3, r3
 80017a8:	005b      	lsls	r3, r3, #1
 80017aa:	6879      	ldr	r1, [r7, #4]
 80017ac:	fa01 f303 	lsl.w	r3, r1, r3
 80017b0:	431a      	orrs	r2, r3
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	60da      	str	r2, [r3, #12]
}
 80017b6:	bf00      	nop
 80017b8:	3724      	adds	r7, #36	; 0x24
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr

080017c2 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80017c2:	b480      	push	{r7}
 80017c4:	b089      	sub	sp, #36	; 0x24
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	60f8      	str	r0, [r7, #12]
 80017ca:	60b9      	str	r1, [r7, #8]
 80017cc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	6a1a      	ldr	r2, [r3, #32]
 80017d2:	68bb      	ldr	r3, [r7, #8]
 80017d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	fa93 f3a3 	rbit	r3, r3
 80017dc:	613b      	str	r3, [r7, #16]
  return(result);
 80017de:	693b      	ldr	r3, [r7, #16]
 80017e0:	fab3 f383 	clz	r3, r3
 80017e4:	009b      	lsls	r3, r3, #2
 80017e6:	210f      	movs	r1, #15
 80017e8:	fa01 f303 	lsl.w	r3, r1, r3
 80017ec:	43db      	mvns	r3, r3
 80017ee:	401a      	ands	r2, r3
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f4:	69fb      	ldr	r3, [r7, #28]
 80017f6:	fa93 f3a3 	rbit	r3, r3
 80017fa:	61bb      	str	r3, [r7, #24]
  return(result);
 80017fc:	69bb      	ldr	r3, [r7, #24]
 80017fe:	fab3 f383 	clz	r3, r3
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	6879      	ldr	r1, [r7, #4]
 8001806:	fa01 f303 	lsl.w	r3, r1, r3
 800180a:	431a      	orrs	r2, r3
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8001810:	bf00      	nop
 8001812:	3724      	adds	r7, #36	; 0x24
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr

0800181c <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800181c:	b480      	push	{r7}
 800181e:	b089      	sub	sp, #36	; 0x24
 8001820:	af00      	add	r7, sp, #0
 8001822:	60f8      	str	r0, [r7, #12]
 8001824:	60b9      	str	r1, [r7, #8]
 8001826:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800182c:	68bb      	ldr	r3, [r7, #8]
 800182e:	0a1b      	lsrs	r3, r3, #8
 8001830:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	fa93 f3a3 	rbit	r3, r3
 8001838:	613b      	str	r3, [r7, #16]
  return(result);
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	fab3 f383 	clz	r3, r3
 8001840:	009b      	lsls	r3, r3, #2
 8001842:	210f      	movs	r1, #15
 8001844:	fa01 f303 	lsl.w	r3, r1, r3
 8001848:	43db      	mvns	r3, r3
 800184a:	401a      	ands	r2, r3
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	0a1b      	lsrs	r3, r3, #8
 8001850:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	fa93 f3a3 	rbit	r3, r3
 8001858:	61bb      	str	r3, [r7, #24]
  return(result);
 800185a:	69bb      	ldr	r3, [r7, #24]
 800185c:	fab3 f383 	clz	r3, r3
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	6879      	ldr	r1, [r7, #4]
 8001864:	fa01 f303 	lsl.w	r3, r1, r3
 8001868:	431a      	orrs	r2, r3
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 800186e:	bf00      	nop
 8001870:	3724      	adds	r7, #36	; 0x24
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr

0800187a <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800187a:	b480      	push	{r7}
 800187c:	b083      	sub	sp, #12
 800187e:	af00      	add	r7, sp, #0
 8001880:	6078      	str	r0, [r7, #4]
 8001882:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	683a      	ldr	r2, [r7, #0]
 8001888:	619a      	str	r2, [r3, #24]
}
 800188a:	bf00      	nop
 800188c:	370c      	adds	r7, #12
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr

08001896 <LL_SPI_Enable>:
{
 8001896:	b480      	push	{r7}
 8001898:	b083      	sub	sp, #12
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	601a      	str	r2, [r3, #0]
}
 80018aa:	bf00      	nop
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr

080018b6 <LL_SPI_SetRxFIFOThreshold>:
{
 80018b6:	b480      	push	{r7}
 80018b8:	b083      	sub	sp, #12
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
 80018be:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	431a      	orrs	r2, r3
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	605a      	str	r2, [r3, #4]
}
 80018d0:	bf00      	nop
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <LL_I2C_Enable>:
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f043 0201 	orr.w	r2, r3, #1
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	601a      	str	r2, [r3, #0]
}
 80018f0:	bf00      	nop
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr

080018fc <LL_I2C_Disable>:
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f023 0201 	bic.w	r2, r3, #1
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	601a      	str	r2, [r3, #0]
}
 8001910:	bf00      	nop
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr

0800191c <LL_USART_Enable>:
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f043 0201 	orr.w	r2, r3, #1
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	601a      	str	r2, [r3, #0]
}
 8001930:	bf00      	nop
 8001932:	370c      	adds	r7, #12
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr

0800193c <LL_USART_DisableSCLKOutput>:
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, USART_CR2_CLKEN);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	605a      	str	r2, [r3, #4]
}
 8001950:	bf00      	nop
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr

0800195c <SystemClock_Config>:
#include "Periph_Init.h"
#include "TomLib_SYS.h"

void SystemClock_Config(void) {
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001960:	2001      	movs	r0, #1
 8001962:	f7ff fd11 	bl	8001388 <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001966:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800196a:	f7ff fcf5 	bl	8001358 <LL_APB1_GRP1_EnableClock>

	LL_RCC_HSE_Enable();
 800196e:	f7ff fd5f 	bl	8001430 <LL_RCC_HSE_Enable>
	LL_RCC_HSE_EnableBypass();
 8001972:	f7ff fd4d 	bl	8001410 <LL_RCC_HSE_EnableBypass>

	while (LL_RCC_HSE_IsReady() != 1) {}
 8001976:	bf00      	nop
 8001978:	f7ff fd6a 	bl	8001450 <LL_RCC_HSE_IsReady>
 800197c:	4603      	mov	r3, r0
 800197e:	2b01      	cmp	r3, #1
 8001980:	d1fa      	bne.n	8001978 <SystemClock_Config+0x1c>

	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_1, 16,LL_RCC_PLLR_DIV_4);
 8001982:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001986:	2210      	movs	r2, #16
 8001988:	2100      	movs	r1, #0
 800198a:	2003      	movs	r0, #3
 800198c:	f7ff fe4a 	bl	8001624 <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLL_EnableDomain_SYS();
 8001990:	f7ff fe68 	bl	8001664 <LL_RCC_PLL_EnableDomain_SYS>
	LL_RCC_PLL_Enable();
 8001994:	f7ff fe22 	bl	80015dc <LL_RCC_PLL_Enable>

	while (LL_RCC_PLL_IsReady() != 1) {}
 8001998:	bf00      	nop
 800199a:	f7ff fe2f 	bl	80015fc <LL_RCC_PLL_IsReady>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d1fa      	bne.n	800199a <SystemClock_Config+0x3e>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80019a4:	2003      	movs	r0, #3
 80019a6:	f7ff fd67 	bl	8001478 <LL_RCC_SetSysClkSource>

	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) {}
 80019aa:	bf00      	nop
 80019ac:	f7ff fd78 	bl	80014a0 <LL_RCC_GetSysClkSource>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b0c      	cmp	r3, #12
 80019b4:	d1fa      	bne.n	80019ac <SystemClock_Config+0x50>
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80019b6:	2000      	movs	r0, #0
 80019b8:	f7ff fd80 	bl	80014bc <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80019bc:	2000      	movs	r0, #0
 80019be:	f7ff fd91 	bl	80014e4 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 80019c2:	2000      	movs	r0, #0
 80019c4:	f7ff fda2 	bl	800150c <LL_RCC_SetAPB2Prescaler>
	LL_RCC_SetI2CClockSource(LL_RCC_I2C2_CLKSOURCE_PCLK1);
 80019c8:	f44f 2060 	mov.w	r0, #917504	; 0xe0000
 80019cc:	f7ff fdca 	bl	8001564 <LL_RCC_SetI2CClockSource>

	LL_RCC_ConfigMCO(LL_RCC_MCO1SOURCE_SYSCLK, LL_RCC_MCO1_DIV_1);
 80019d0:	2100      	movs	r1, #0
 80019d2:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 80019d6:	f7ff fdad 	bl	8001534 <LL_RCC_ConfigMCO>

	SystemCoreClockUpdate();
 80019da:	f000 ffa5 	bl	8002928 <SystemCoreClockUpdate>

	LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 80019de:	2004      	movs	r0, #4
 80019e0:	f7ff fcea 	bl	80013b8 <LL_SYSTICK_SetClkSource>
	SysTick_Config(SystemCoreClock / 100000);
 80019e4:	4b0f      	ldr	r3, [pc, #60]	; (8001a24 <SystemClock_Config+0xc8>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	095b      	lsrs	r3, r3, #5
 80019ea:	4a0f      	ldr	r2, [pc, #60]	; (8001a28 <SystemClock_Config+0xcc>)
 80019ec:	fba2 2303 	umull	r2, r3, r2, r3
 80019f0:	09db      	lsrs	r3, r3, #7
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7ff fae4 	bl	8000fc0 <SysTick_Config>
	NVIC_SetPriority(SysTick_IRQn,NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
 80019f8:	f7ff fa78 	bl	8000eec <NVIC_GetPriorityGrouping>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2200      	movs	r2, #0
 8001a00:	2100      	movs	r1, #0
 8001a02:	4618      	mov	r0, r3
 8001a04:	f7ff faaa 	bl	8000f5c <NVIC_EncodePriority>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a10:	f7ff fa7a 	bl	8000f08 <NVIC_SetPriority>
	LL_SYSTICK_DisableIT();
 8001a14:	f7ff fcec 	bl	80013f0 <LL_SYSTICK_DisableIT>
	LL_RCC_SetADCClockSource(LL_RCC_ADC_CLKSOURCE_SYSCLK);
 8001a18:	f04f 5040 	mov.w	r0, #805306368	; 0x30000000
 8001a1c:	f7ff fdc8 	bl	80015b0 <LL_RCC_SetADCClockSource>


}
 8001a20:	bf00      	nop
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	20000020 	.word	0x20000020
 8001a28:	0a7c5ac5 	.word	0x0a7c5ac5

08001a2c <GPIO_Init>:


void GPIO_Init(void)
{ 	/*Povolen hodin do GPIO periferi*/
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
	WRITE_REG(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN | RCC_AHB2ENR_GPIOBEN | RCC_AHB2ENR_GPIOCEN) ;
 8001a30:	4b9c      	ldr	r3, [pc, #624]	; (8001ca4 <GPIO_Init+0x278>)
 8001a32:	2207      	movs	r2, #7
 8001a34:	64da      	str	r2, [r3, #76]	; 0x4c


	/*USBPWREN Init*/
	LL_GPIO_SetPinMode(GPIOA,USBPWREN,LL_GPIO_MODE_INPUT);
 8001a36:	2200      	movs	r2, #0
 8001a38:	2101      	movs	r1, #1
 8001a3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a3e:	f7ff fe21 	bl	8001684 <LL_GPIO_SetPinMode>

	/*USART2 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,USART2_TX,LL_GPIO_MODE_ALTERNATE);
 8001a42:	2202      	movs	r2, #2
 8001a44:	2104      	movs	r1, #4
 8001a46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a4a:	f7ff fe1b 	bl	8001684 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,USART2_RX,LL_GPIO_MODE_ALTERNATE);
 8001a4e:	2202      	movs	r2, #2
 8001a50:	2108      	movs	r1, #8
 8001a52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a56:	f7ff fe15 	bl	8001684 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,USART2_TX,LL_GPIO_SPEED_FREQ_MEDIUM);
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	2104      	movs	r1, #4
 8001a5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a62:	f7ff fe54 	bl	800170e <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOA,USART2_RX,LL_GPIO_SPEED_FREQ_MEDIUM);
 8001a66:	2201      	movs	r2, #1
 8001a68:	2108      	movs	r1, #8
 8001a6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a6e:	f7ff fe4e 	bl	800170e <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetAFPin_0_7(GPIOA,USART2_TX,LL_GPIO_AF_7);
 8001a72:	2207      	movs	r2, #7
 8001a74:	2104      	movs	r1, #4
 8001a76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a7a:	f7ff fea2 	bl	80017c2 <LL_GPIO_SetAFPin_0_7>
	LL_GPIO_SetAFPin_0_7(GPIOA,USART2_RX,LL_GPIO_AF_7);
 8001a7e:	2207      	movs	r2, #7
 8001a80:	2108      	movs	r1, #8
 8001a82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a86:	f7ff fe9c 	bl	80017c2 <LL_GPIO_SetAFPin_0_7>

	/*Analog SENS GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,SENS1,LL_GPIO_MODE_ANALOG);
 8001a8a:	2203      	movs	r2, #3
 8001a8c:	2110      	movs	r1, #16
 8001a8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a92:	f7ff fdf7 	bl	8001684 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,SENS2,LL_GPIO_MODE_ANALOG);
 8001a96:	2203      	movs	r2, #3
 8001a98:	2120      	movs	r1, #32
 8001a9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a9e:	f7ff fdf1 	bl	8001684 <LL_GPIO_SetPinMode>

	/*Power EN GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,_5V_EN,LL_GPIO_MODE_OUTPUT);
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	2180      	movs	r1, #128	; 0x80
 8001aa6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001aaa:	f7ff fdeb 	bl	8001684 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,_3V3_EN,LL_GPIO_MODE_OUTPUT);
 8001aae:	2201      	movs	r2, #1
 8001ab0:	2140      	movs	r1, #64	; 0x40
 8001ab2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ab6:	f7ff fde5 	bl	8001684 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,_5V_EN,LL_GPIO_SPEED_FREQ_LOW);
 8001aba:	2200      	movs	r2, #0
 8001abc:	2180      	movs	r1, #128	; 0x80
 8001abe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ac2:	f7ff fe24 	bl	800170e <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOA,_3V3_EN,LL_GPIO_SPEED_FREQ_LOW);
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	2140      	movs	r1, #64	; 0x40
 8001aca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ace:	f7ff fe1e 	bl	800170e <LL_GPIO_SetPinSpeed>

	/*MCO Init*/
	LL_GPIO_SetPinMode(GPIOA,MCO,LL_GPIO_MODE_ALTERNATE);
 8001ad2:	2202      	movs	r2, #2
 8001ad4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ad8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001adc:	f7ff fdd2 	bl	8001684 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,MCO,LL_GPIO_SPEED_FREQ_VERY_HIGH);
 8001ae0:	2203      	movs	r2, #3
 8001ae2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ae6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001aea:	f7ff fe10 	bl	800170e <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetAFPin_0_7(GPIOA,MCO,LL_GPIO_AF_0);
 8001aee:	2200      	movs	r2, #0
 8001af0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001af4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001af8:	f7ff fe63 	bl	80017c2 <LL_GPIO_SetAFPin_0_7>

	/*USART1 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,USART1_TX,LL_GPIO_MODE_ALTERNATE);
 8001afc:	2202      	movs	r2, #2
 8001afe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b06:	f7ff fdbd 	bl	8001684 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,USART1_RX,LL_GPIO_MODE_ALTERNATE);
 8001b0a:	2202      	movs	r2, #2
 8001b0c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b14:	f7ff fdb6 	bl	8001684 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,USART1_TX,LL_GPIO_SPEED_FREQ_MEDIUM);
 8001b18:	2201      	movs	r2, #1
 8001b1a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b22:	f7ff fdf4 	bl	800170e <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOA,USART1_RX,LL_GPIO_SPEED_FREQ_MEDIUM);
 8001b26:	2201      	movs	r2, #1
 8001b28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b30:	f7ff fded 	bl	800170e <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetAFPin_0_7(GPIOA,USART1_TX,LL_GPIO_AF_7);
 8001b34:	2207      	movs	r2, #7
 8001b36:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b3e:	f7ff fe40 	bl	80017c2 <LL_GPIO_SetAFPin_0_7>
	LL_GPIO_SetAFPin_0_7(GPIOA,USART1_RX,LL_GPIO_AF_7);
 8001b42:	2207      	movs	r2, #7
 8001b44:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b4c:	f7ff fe39 	bl	80017c2 <LL_GPIO_SetAFPin_0_7>

	/*ALERT Init*/
	LL_GPIO_SetPinMode(GPIOB,ALERT,LL_GPIO_MODE_INPUT);
 8001b50:	2200      	movs	r2, #0
 8001b52:	2102      	movs	r1, #2
 8001b54:	4854      	ldr	r0, [pc, #336]	; (8001ca8 <GPIO_Init+0x27c>)
 8001b56:	f7ff fd95 	bl	8001684 <LL_GPIO_SetPinMode>

	/*WP Init*/
	LL_GPIO_SetPinMode(GPIOB,WP,LL_GPIO_MODE_OUTPUT);
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	2104      	movs	r1, #4
 8001b5e:	4852      	ldr	r0, [pc, #328]	; (8001ca8 <GPIO_Init+0x27c>)
 8001b60:	f7ff fd90 	bl	8001684 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinOutputType(GPIOB,WP,LL_GPIO_OUTPUT_PUSHPULL);
 8001b64:	2200      	movs	r2, #0
 8001b66:	2104      	movs	r1, #4
 8001b68:	484f      	ldr	r0, [pc, #316]	; (8001ca8 <GPIO_Init+0x27c>)
 8001b6a:	f7ff fdb8 	bl	80016de <LL_GPIO_SetPinOutputType>
	LL_GPIO_SetPinSpeed(GPIOB,WP,LL_GPIO_SPEED_FREQ_MEDIUM);
 8001b6e:	2201      	movs	r2, #1
 8001b70:	2104      	movs	r1, #4
 8001b72:	484d      	ldr	r0, [pc, #308]	; (8001ca8 <GPIO_Init+0x27c>)
 8001b74:	f7ff fdcb 	bl	800170e <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetOutputPin(GPIOB,WP);
 8001b78:	2104      	movs	r1, #4
 8001b7a:	484b      	ldr	r0, [pc, #300]	; (8001ca8 <GPIO_Init+0x27c>)
 8001b7c:	f7ff fe7d 	bl	800187a <LL_GPIO_SetOutputPin>

	/*I2C2 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOB,I2C2_SCL,LL_GPIO_MODE_ALTERNATE);
 8001b80:	2202      	movs	r2, #2
 8001b82:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b86:	4848      	ldr	r0, [pc, #288]	; (8001ca8 <GPIO_Init+0x27c>)
 8001b88:	f7ff fd7c 	bl	8001684 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOB,I2C2_SDA,LL_GPIO_MODE_ALTERNATE);
 8001b8c:	2202      	movs	r2, #2
 8001b8e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b92:	4845      	ldr	r0, [pc, #276]	; (8001ca8 <GPIO_Init+0x27c>)
 8001b94:	f7ff fd76 	bl	8001684 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOB,I2C2_SCL,LL_GPIO_SPEED_FREQ_HIGH);
 8001b98:	2202      	movs	r2, #2
 8001b9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b9e:	4842      	ldr	r0, [pc, #264]	; (8001ca8 <GPIO_Init+0x27c>)
 8001ba0:	f7ff fdb5 	bl	800170e <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOB,I2C2_SDA,LL_GPIO_SPEED_FREQ_HIGH);
 8001ba4:	2202      	movs	r2, #2
 8001ba6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001baa:	483f      	ldr	r0, [pc, #252]	; (8001ca8 <GPIO_Init+0x27c>)
 8001bac:	f7ff fdaf 	bl	800170e <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinOutputType(GPIOB,I2C2_SCL,LL_GPIO_OUTPUT_OPENDRAIN);
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001bb6:	483c      	ldr	r0, [pc, #240]	; (8001ca8 <GPIO_Init+0x27c>)
 8001bb8:	f7ff fd91 	bl	80016de <LL_GPIO_SetPinOutputType>
	LL_GPIO_SetPinOutputType(GPIOB,I2C2_SDA,LL_GPIO_OUTPUT_OPENDRAIN);
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bc2:	4839      	ldr	r0, [pc, #228]	; (8001ca8 <GPIO_Init+0x27c>)
 8001bc4:	f7ff fd8b 	bl	80016de <LL_GPIO_SetPinOutputType>
	LL_GPIO_SetAFPin_8_15(GPIOB,I2C2_SCL,LL_GPIO_AF_4);
 8001bc8:	2204      	movs	r2, #4
 8001bca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001bce:	4836      	ldr	r0, [pc, #216]	; (8001ca8 <GPIO_Init+0x27c>)
 8001bd0:	f7ff fe24 	bl	800181c <LL_GPIO_SetAFPin_8_15>
	LL_GPIO_SetAFPin_8_15(GPIOB,I2C2_SDA,LL_GPIO_AF_4);
 8001bd4:	2204      	movs	r2, #4
 8001bd6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bda:	4833      	ldr	r0, [pc, #204]	; (8001ca8 <GPIO_Init+0x27c>)
 8001bdc:	f7ff fe1e 	bl	800181c <LL_GPIO_SetAFPin_8_15>

	/*LGHTNG_CS Init*/
	LL_GPIO_SetPinMode(GPIOB,LGHTNG_CS,LL_GPIO_MODE_OUTPUT);
 8001be0:	2201      	movs	r2, #1
 8001be2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001be6:	4830      	ldr	r0, [pc, #192]	; (8001ca8 <GPIO_Init+0x27c>)
 8001be8:	f7ff fd4c 	bl	8001684 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOB,LGHTNG_CS,LL_GPIO_SPEED_FREQ_MEDIUM);
 8001bec:	2201      	movs	r2, #1
 8001bee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001bf2:	482d      	ldr	r0, [pc, #180]	; (8001ca8 <GPIO_Init+0x27c>)
 8001bf4:	f7ff fd8b 	bl	800170e <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetOutputPin(GPIOB,LGHTNG_CS);
 8001bf8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001bfc:	482a      	ldr	r0, [pc, #168]	; (8001ca8 <GPIO_Init+0x27c>)
 8001bfe:	f7ff fe3c 	bl	800187a <LL_GPIO_SetOutputPin>

	/*SPI2 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOB,SPI2_SCK,LL_GPIO_MODE_ALTERNATE);
 8001c02:	2202      	movs	r2, #2
 8001c04:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c08:	4827      	ldr	r0, [pc, #156]	; (8001ca8 <GPIO_Init+0x27c>)
 8001c0a:	f7ff fd3b 	bl	8001684 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOB,SPI2_MISO,LL_GPIO_MODE_ALTERNATE);
 8001c0e:	2202      	movs	r2, #2
 8001c10:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c14:	4824      	ldr	r0, [pc, #144]	; (8001ca8 <GPIO_Init+0x27c>)
 8001c16:	f7ff fd35 	bl	8001684 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOB,SPI2_MOSI,LL_GPIO_MODE_ALTERNATE);
 8001c1a:	2202      	movs	r2, #2
 8001c1c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c20:	4821      	ldr	r0, [pc, #132]	; (8001ca8 <GPIO_Init+0x27c>)
 8001c22:	f7ff fd2f 	bl	8001684 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOB,SPI2_SCK,LL_GPIO_SPEED_FREQ_HIGH);
 8001c26:	2202      	movs	r2, #2
 8001c28:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c2c:	481e      	ldr	r0, [pc, #120]	; (8001ca8 <GPIO_Init+0x27c>)
 8001c2e:	f7ff fd6e 	bl	800170e <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOB,SPI2_MISO,LL_GPIO_SPEED_FREQ_HIGH);
 8001c32:	2202      	movs	r2, #2
 8001c34:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c38:	481b      	ldr	r0, [pc, #108]	; (8001ca8 <GPIO_Init+0x27c>)
 8001c3a:	f7ff fd68 	bl	800170e <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOB,SPI2_MOSI,LL_GPIO_SPEED_FREQ_HIGH);
 8001c3e:	2202      	movs	r2, #2
 8001c40:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c44:	4818      	ldr	r0, [pc, #96]	; (8001ca8 <GPIO_Init+0x27c>)
 8001c46:	f7ff fd62 	bl	800170e <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetAFPin_8_15(GPIOB,SPI2_SCK,LL_GPIO_AF_5);
 8001c4a:	2205      	movs	r2, #5
 8001c4c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c50:	4815      	ldr	r0, [pc, #84]	; (8001ca8 <GPIO_Init+0x27c>)
 8001c52:	f7ff fde3 	bl	800181c <LL_GPIO_SetAFPin_8_15>
	LL_GPIO_SetAFPin_8_15(GPIOB,SPI2_MISO,LL_GPIO_AF_5);
 8001c56:	2205      	movs	r2, #5
 8001c58:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c5c:	4812      	ldr	r0, [pc, #72]	; (8001ca8 <GPIO_Init+0x27c>)
 8001c5e:	f7ff fddd 	bl	800181c <LL_GPIO_SetAFPin_8_15>
	LL_GPIO_SetAFPin_8_15(GPIOB,SPI2_MOSI,LL_GPIO_AF_5);
 8001c62:	2205      	movs	r2, #5
 8001c64:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c68:	480f      	ldr	r0, [pc, #60]	; (8001ca8 <GPIO_Init+0x27c>)
 8001c6a:	f7ff fdd7 	bl	800181c <LL_GPIO_SetAFPin_8_15>

	/*ULED1 */
	LL_GPIO_SetPinMode(GPIOC,ULED1,LL_GPIO_MODE_OUTPUT);
 8001c6e:	2201      	movs	r2, #1
 8001c70:	2110      	movs	r1, #16
 8001c72:	480e      	ldr	r0, [pc, #56]	; (8001cac <GPIO_Init+0x280>)
 8001c74:	f7ff fd06 	bl	8001684 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOC,ULED1,LL_GPIO_SPEED_FREQ_LOW);
 8001c78:	2200      	movs	r2, #0
 8001c7a:	2110      	movs	r1, #16
 8001c7c:	480b      	ldr	r0, [pc, #44]	; (8001cac <GPIO_Init+0x280>)
 8001c7e:	f7ff fd46 	bl	800170e <LL_GPIO_SetPinSpeed>

	/*ULED2 */
	LL_GPIO_SetPinMode(GPIOC,ULED2,LL_GPIO_MODE_OUTPUT);
 8001c82:	2201      	movs	r2, #1
 8001c84:	2120      	movs	r1, #32
 8001c86:	4809      	ldr	r0, [pc, #36]	; (8001cac <GPIO_Init+0x280>)
 8001c88:	f7ff fcfc 	bl	8001684 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOC,ULED2,LL_GPIO_SPEED_FREQ_LOW);
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	2120      	movs	r1, #32
 8001c90:	4806      	ldr	r0, [pc, #24]	; (8001cac <GPIO_Init+0x280>)
 8001c92:	f7ff fd3c 	bl	800170e <LL_GPIO_SetPinSpeed>

	/*LGHTNG_IRQ*/
	LL_GPIO_SetPinMode(GPIOC,LGHTNG_IRQ,LL_GPIO_MODE_INPUT);
 8001c96:	2200      	movs	r2, #0
 8001c98:	2140      	movs	r1, #64	; 0x40
 8001c9a:	4804      	ldr	r0, [pc, #16]	; (8001cac <GPIO_Init+0x280>)
 8001c9c:	f7ff fcf2 	bl	8001684 <LL_GPIO_SetPinMode>


}
 8001ca0:	bf00      	nop
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	40021000 	.word	0x40021000
 8001ca8:	48000400 	.word	0x48000400
 8001cac:	48000800 	.word	0x48000800

08001cb0 <SPI2_Init>:

void SPI2_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b08a      	sub	sp, #40	; 0x28
 8001cb4:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct;
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8001cb6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001cba:	f7ff fb4d 	bl	8001358 <LL_APB1_GRP1_EnableClock>
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	603b      	str	r3, [r7, #0]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001cc2:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001cc6:	607b      	str	r3, [r7, #4]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001cc8:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001ccc:	60bb      	str	r3, [r7, #8]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	60fb      	str	r3, [r7, #12]
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	613b      	str	r3, [r7, #16]
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001cd6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cda:	617b      	str	r3, [r7, #20]
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV64;
 8001cdc:	2328      	movs	r3, #40	; 0x28
 8001cde:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.CRCPoly = 7;
 8001ce8:	2307      	movs	r3, #7
 8001cea:	627b      	str	r3, [r7, #36]	; 0x24
  LL_SPI_SetRxFIFOThreshold(SPI2,LL_SPI_RX_FIFO_TH_QUARTER);
 8001cec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001cf0:	4807      	ldr	r0, [pc, #28]	; (8001d10 <SPI2_Init+0x60>)
 8001cf2:	f7ff fde0 	bl	80018b6 <LL_SPI_SetRxFIFOThreshold>
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8001cf6:	463b      	mov	r3, r7
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	4805      	ldr	r0, [pc, #20]	; (8001d10 <SPI2_Init+0x60>)
 8001cfc:	f7fe ffbd 	bl	8000c7a <LL_SPI_Init>
  LL_SPI_Enable(SPI2);
 8001d00:	4803      	ldr	r0, [pc, #12]	; (8001d10 <SPI2_Init+0x60>)
 8001d02:	f7ff fdc8 	bl	8001896 <LL_SPI_Enable>

}
 8001d06:	bf00      	nop
 8001d08:	3728      	adds	r7, #40	; 0x28
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	40003800 	.word	0x40003800

08001d14 <USART2_Init>:

void USART2_Init(void){
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b088      	sub	sp, #32
 8001d18:	af00      	add	r7, sp, #0

	LL_USART_InitTypeDef USART_InitStruct;
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8001d1a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001d1e:	f7ff fb1b 	bl	8001358 <LL_APB1_GRP1_EnableClock>

	USART_InitStruct.BaudRate=115200;
 8001d22:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001d26:	607b      	str	r3, [r7, #4]
	USART_InitStruct.DataWidth=LL_USART_DATAWIDTH_8B;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	60bb      	str	r3, [r7, #8]
	USART_InitStruct.HardwareFlowControl=LL_USART_HWCONTROL_NONE;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	61bb      	str	r3, [r7, #24]
	USART_InitStruct.OverSampling=LL_USART_OVERSAMPLING_8;
 8001d30:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001d34:	61fb      	str	r3, [r7, #28]
	USART_InitStruct.Parity=LL_USART_PARITY_NONE;
 8001d36:	2300      	movs	r3, #0
 8001d38:	613b      	str	r3, [r7, #16]
	USART_InitStruct.StopBits=LL_USART_STOPBITS_1;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	60fb      	str	r3, [r7, #12]
	USART_InitStruct.TransferDirection=LL_USART_DIRECTION_TX_RX;
 8001d3e:	230c      	movs	r3, #12
 8001d40:	617b      	str	r3, [r7, #20]
	LL_USART_DisableSCLKOutput(USART2);
 8001d42:	4807      	ldr	r0, [pc, #28]	; (8001d60 <USART2_Init+0x4c>)
 8001d44:	f7ff fdfa 	bl	800193c <LL_USART_DisableSCLKOutput>
	LL_USART_Init(USART2,&USART_InitStruct);
 8001d48:	1d3b      	adds	r3, r7, #4
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	4804      	ldr	r0, [pc, #16]	; (8001d60 <USART2_Init+0x4c>)
 8001d4e:	f7ff f867 	bl	8000e20 <LL_USART_Init>
	LL_USART_Enable(USART2);
 8001d52:	4803      	ldr	r0, [pc, #12]	; (8001d60 <USART2_Init+0x4c>)
 8001d54:	f7ff fde2 	bl	800191c <LL_USART_Enable>

}
 8001d58:	bf00      	nop
 8001d5a:	3720      	adds	r7, #32
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	40004400 	.word	0x40004400

08001d64 <I2C2_Init>:

void I2C2_Init(void){
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b088      	sub	sp, #32
 8001d68:	af00      	add	r7, sp, #0
	LL_I2C_InitTypeDef I2C_InitStruct;
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C2);
 8001d6a:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001d6e:	f7ff faf3 	bl	8001358 <LL_APB1_GRP1_EnableClock>
	LL_I2C_Disable(I2C2);
 8001d72:	480f      	ldr	r0, [pc, #60]	; (8001db0 <I2C2_Init+0x4c>)
 8001d74:	f7ff fdc2 	bl	80018fc <LL_I2C_Disable>
	I2C_InitStruct.AnalogFilter=LL_I2C_ANALOGFILTER_ENABLE;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	60fb      	str	r3, [r7, #12]
	I2C_InitStruct.DigitalFilter=0x00;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	613b      	str	r3, [r7, #16]
	I2C_InitStruct.OwnAddrSize=LL_I2C_OWNADDRESS1_7BIT;
 8001d80:	2300      	movs	r3, #0
 8001d82:	61fb      	str	r3, [r7, #28]
	I2C_InitStruct.OwnAddress1=0x02;
 8001d84:	2302      	movs	r3, #2
 8001d86:	617b      	str	r3, [r7, #20]
	I2C_InitStruct.PeripheralMode=LL_I2C_MODE_I2C;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	607b      	str	r3, [r7, #4]
	I2C_InitStruct.Timing=0x00B07CB4;
 8001d8c:	4b09      	ldr	r3, [pc, #36]	; (8001db4 <I2C2_Init+0x50>)
 8001d8e:	60bb      	str	r3, [r7, #8]
	I2C_InitStruct.TypeAcknowledge=LL_I2C_NACK;
 8001d90:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001d94:	61bb      	str	r3, [r7, #24]
	LL_I2C_Init(I2C2,&I2C_InitStruct);
 8001d96:	1d3b      	adds	r3, r7, #4
 8001d98:	4619      	mov	r1, r3
 8001d9a:	4805      	ldr	r0, [pc, #20]	; (8001db0 <I2C2_Init+0x4c>)
 8001d9c:	f7fe fc1f 	bl	80005de <LL_I2C_Init>
	LL_I2C_Enable(I2C2);
 8001da0:	4803      	ldr	r0, [pc, #12]	; (8001db0 <I2C2_Init+0x4c>)
 8001da2:	f7ff fd9b 	bl	80018dc <LL_I2C_Enable>

}
 8001da6:	bf00      	nop
 8001da8:	3720      	adds	r7, #32
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	40005800 	.word	0x40005800
 8001db4:	00b07cb4 	.word	0x00b07cb4

08001db8 <ADC_Init>:

void ADC_Init(){
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8001dbc:	2004      	movs	r0, #4
 8001dbe:	f7ff fab3 	bl	8001328 <LL_AHB2_GRP1_EnableClock>
	LL_GPIO_SetPinMode(GPIOC,LL_GPIO_PIN_0,LL_GPIO_MODE_ANALOG);
 8001dc2:	2203      	movs	r2, #3
 8001dc4:	2101      	movs	r1, #1
 8001dc6:	483c      	ldr	r0, [pc, #240]	; (8001eb8 <ADC_Init+0x100>)
 8001dc8:	f7ff fc5c 	bl	8001684 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinPull(GPIOC,LL_GPIO_PIN_0,LL_GPIO_PULL_NO);
 8001dcc:	2200      	movs	r2, #0
 8001dce:	2101      	movs	r1, #1
 8001dd0:	4839      	ldr	r0, [pc, #228]	; (8001eb8 <ADC_Init+0x100>)
 8001dd2:	f7ff fcc9 	bl	8001768 <LL_GPIO_SetPinPull>

	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC);
 8001dd6:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001dda:	f7ff faa5 	bl	8001328 <LL_AHB2_GRP1_EnableClock>
	//ADC_COMMON je base adresa registr kter je spolen pro vechny prvky ADC pevodnku
	//zde se definuje prescaler a clock

	LL_ADC_DisableDeepPowerDown(ADC1);
 8001dde:	4837      	ldr	r0, [pc, #220]	; (8001ebc <ADC_Init+0x104>)
 8001de0:	f7ff fa43 	bl	800126a <LL_ADC_DisableDeepPowerDown>
	ADC1->CR|=ADC_CR_ADVREGEN ;
 8001de4:	4a35      	ldr	r2, [pc, #212]	; (8001ebc <ADC_Init+0x104>)
 8001de6:	4b35      	ldr	r3, [pc, #212]	; (8001ebc <ADC_Init+0x104>)
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dee:	6093      	str	r3, [r2, #8]
	TL_TIM6_Delay(10);
 8001df0:	200a      	movs	r0, #10
 8001df2:	f000 fcbb 	bl	800276c <TL_TIM6_Delay>
	LL_ADC_StartCalibration(ADC1,LL_ADC_SINGLE_ENDED);
 8001df6:	217f      	movs	r1, #127	; 0x7f
 8001df8:	4830      	ldr	r0, [pc, #192]	; (8001ebc <ADC_Init+0x104>)
 8001dfa:	f7ff fa5c 	bl	80012b6 <LL_ADC_StartCalibration>
	while(READ_BIT(ADC1->CR,ADC_CR_ADCAL));
 8001dfe:	bf00      	nop
 8001e00:	4b2e      	ldr	r3, [pc, #184]	; (8001ebc <ADC_Init+0x104>)
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	dbfb      	blt.n	8001e00 <ADC_Init+0x48>


	ADC1_COMMON->CCR=ADC_CCR_PRESC_0;
 8001e08:	4b2d      	ldr	r3, [pc, #180]	; (8001ec0 <ADC_Init+0x108>)
 8001e0a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001e0e:	609a      	str	r2, [r3, #8]
	LL_ADC_SetDataAlignment(ADC1,LL_ADC_DATA_ALIGN_RIGHT);
 8001e10:	2100      	movs	r1, #0
 8001e12:	482a      	ldr	r0, [pc, #168]	; (8001ebc <ADC_Init+0x104>)
 8001e14:	f7ff f91c 	bl	8001050 <LL_ADC_SetDataAlignment>
	LL_ADC_SetResolution(ADC1,LL_ADC_RESOLUTION_12B);
 8001e18:	2100      	movs	r1, #0
 8001e1a:	4828      	ldr	r0, [pc, #160]	; (8001ebc <ADC_Init+0x104>)
 8001e1c:	f7ff f905 	bl	800102a <LL_ADC_SetResolution>
	LL_ADC_REG_SetContinuousMode(ADC1,LL_ADC_REG_CONV_SINGLE);
 8001e20:	2100      	movs	r1, #0
 8001e22:	4826      	ldr	r0, [pc, #152]	; (8001ebc <ADC_Init+0x104>)
 8001e24:	f7ff f981 	bl	800112a <LL_ADC_REG_SetContinuousMode>
	LL_ADC_REG_SetTrigSource(ADC1,LL_ADC_REG_TRIG_SW_START);
 8001e28:	2100      	movs	r1, #0
 8001e2a:	4824      	ldr	r0, [pc, #144]	; (8001ebc <ADC_Init+0x104>)
 8001e2c:	f7ff fa10 	bl	8001250 <LL_ADC_REG_SetTrigSource>
	LL_ADC_REG_SetSequencerLength(ADC1,LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS);
 8001e30:	2102      	movs	r1, #2
 8001e32:	4822      	ldr	r0, [pc, #136]	; (8001ebc <ADC_Init+0x104>)
 8001e34:	f7ff f932 	bl	800109c <LL_ADC_REG_SetSequencerLength>
	LL_ADC_REG_SetDMATransfer(ADC1,LL_ADC_REG_DMA_TRANSFER_NONE);
 8001e38:	2100      	movs	r1, #0
 8001e3a:	4820      	ldr	r0, [pc, #128]	; (8001ebc <ADC_Init+0x104>)
 8001e3c:	f7ff f988 	bl	8001150 <LL_ADC_REG_SetDMATransfer>

	//vrefin
	LL_ADC_SetCommonPathInternalCh(ADC1_COMMON,LL_ADC_PATH_INTERNAL_VREFINT);
 8001e40:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8001e44:	481e      	ldr	r0, [pc, #120]	; (8001ec0 <ADC_Init+0x108>)
 8001e46:	f7ff f8dd 	bl	8001004 <LL_ADC_SetCommonPathInternalCh>
	LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_0);
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	2106      	movs	r1, #6
 8001e4e:	481b      	ldr	r0, [pc, #108]	; (8001ebc <ADC_Init+0x104>)
 8001e50:	f7ff f937 	bl	80010c2 <LL_ADC_REG_SetSequencerRanks>
	LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_0, LL_ADC_SAMPLINGTIME_247CYCLES_5);
 8001e54:	2206      	movs	r2, #6
 8001e56:	2101      	movs	r1, #1
 8001e58:	4818      	ldr	r0, [pc, #96]	; (8001ebc <ADC_Init+0x104>)
 8001e5a:	f7ff f98c 	bl	8001176 <LL_ADC_SetChannelSamplingTime>

	//set channel pin
	LL_ADC_SetChannelSingleDiff(ADC1,LL_ADC_CHANNEL_9,LL_ADC_SINGLE_ENDED);
 8001e5e:	227f      	movs	r2, #127	; 0x7f
 8001e60:	4918      	ldr	r1, [pc, #96]	; (8001ec4 <ADC_Init+0x10c>)
 8001e62:	4816      	ldr	r0, [pc, #88]	; (8001ebc <ADC_Init+0x104>)
 8001e64:	f7ff f9d0 	bl	8001208 <LL_ADC_SetChannelSingleDiff>
	LL_ADC_REG_SetSequencerRanks(ADC1,LL_ADC_REG_RANK_2,LL_ADC_CHANNEL_9);
 8001e68:	4a16      	ldr	r2, [pc, #88]	; (8001ec4 <ADC_Init+0x10c>)
 8001e6a:	210c      	movs	r1, #12
 8001e6c:	4813      	ldr	r0, [pc, #76]	; (8001ebc <ADC_Init+0x104>)
 8001e6e:	f7ff f928 	bl	80010c2 <LL_ADC_REG_SetSequencerRanks>
	LL_ADC_SetChannelSamplingTime(ADC1,LL_ADC_CHANNEL_9,LL_ADC_SAMPLINGTIME_640CYCLES_5);
 8001e72:	2207      	movs	r2, #7
 8001e74:	4913      	ldr	r1, [pc, #76]	; (8001ec4 <ADC_Init+0x10c>)
 8001e76:	4811      	ldr	r0, [pc, #68]	; (8001ebc <ADC_Init+0x104>)
 8001e78:	f7ff f97d 	bl	8001176 <LL_ADC_SetChannelSamplingTime>

	LL_ADC_SetChannelSingleDiff(ADC1,LL_ADC_CHANNEL_10,LL_ADC_SINGLE_ENDED);
 8001e7c:	227f      	movs	r2, #127	; 0x7f
 8001e7e:	4912      	ldr	r1, [pc, #72]	; (8001ec8 <ADC_Init+0x110>)
 8001e80:	480e      	ldr	r0, [pc, #56]	; (8001ebc <ADC_Init+0x104>)
 8001e82:	f7ff f9c1 	bl	8001208 <LL_ADC_SetChannelSingleDiff>
	LL_ADC_REG_SetSequencerRanks(ADC1,LL_ADC_REG_RANK_3,LL_ADC_CHANNEL_10);
 8001e86:	4a10      	ldr	r2, [pc, #64]	; (8001ec8 <ADC_Init+0x110>)
 8001e88:	2112      	movs	r1, #18
 8001e8a:	480c      	ldr	r0, [pc, #48]	; (8001ebc <ADC_Init+0x104>)
 8001e8c:	f7ff f919 	bl	80010c2 <LL_ADC_REG_SetSequencerRanks>
	LL_ADC_SetChannelSamplingTime(ADC1,LL_ADC_CHANNEL_10,LL_ADC_SAMPLINGTIME_640CYCLES_5);
 8001e90:	2207      	movs	r2, #7
 8001e92:	490d      	ldr	r1, [pc, #52]	; (8001ec8 <ADC_Init+0x110>)
 8001e94:	4809      	ldr	r0, [pc, #36]	; (8001ebc <ADC_Init+0x104>)
 8001e96:	f7ff f96e 	bl	8001176 <LL_ADC_SetChannelSamplingTime>


	LL_ADC_ClearFlag_ADRDY(ADC1);
 8001e9a:	4808      	ldr	r0, [pc, #32]	; (8001ebc <ADC_Init+0x104>)
 8001e9c:	f7ff fa37 	bl	800130e <LL_ADC_ClearFlag_ADRDY>
	LL_ADC_Enable(ADC1);
 8001ea0:	4806      	ldr	r0, [pc, #24]	; (8001ebc <ADC_Init+0x104>)
 8001ea2:	f7ff f9f4 	bl	800128e <LL_ADC_Enable>
	while(LL_ADC_IsActiveFlag_ADRDY(ADC1)==RESET);
 8001ea6:	bf00      	nop
 8001ea8:	4804      	ldr	r0, [pc, #16]	; (8001ebc <ADC_Init+0x104>)
 8001eaa:	f7ff fa1d 	bl	80012e8 <LL_ADC_IsActiveFlag_ADRDY>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d0f9      	beq.n	8001ea8 <ADC_Init+0xf0>


}
 8001eb4:	bf00      	nop
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	48000800 	.word	0x48000800
 8001ebc:	50040000 	.word	0x50040000
 8001ec0:	50040300 	.word	0x50040300
 8001ec4:	25b00200 	.word	0x25b00200
 8001ec8:	2a000400 	.word	0x2a000400

08001ecc <LL_GPIO_SetOutputPin>:
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
 8001ed4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	683a      	ldr	r2, [r7, #0]
 8001eda:	619a      	str	r2, [r3, #24]
}
 8001edc:	bf00      	nop
 8001ede:	370c      	adds	r7, #12
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
 8001ef0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	683a      	ldr	r2, [r7, #0]
 8001ef6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ef8:	bf00      	nop
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr

08001f04 <LL_I2C_IsActiveFlag_TC>:
{
 8001f04:	b480      	push	{r7}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_TC) == (I2C_ISR_TC));
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	699b      	ldr	r3, [r3, #24]
 8001f10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f14:	2b40      	cmp	r3, #64	; 0x40
 8001f16:	bf0c      	ite	eq
 8001f18:	2301      	moveq	r3, #1
 8001f1a:	2300      	movne	r3, #0
 8001f1c:	b2db      	uxtb	r3, r3
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	370c      	adds	r7, #12
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr

08001f2a <LL_I2C_ClearFlag_STOP>:
{
 8001f2a:	b480      	push	{r7}
 8001f2c:	b083      	sub	sp, #12
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	69db      	ldr	r3, [r3, #28]
 8001f36:	f043 0220 	orr.w	r2, r3, #32
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	61da      	str	r2, [r3, #28]
}
 8001f3e:	bf00      	nop
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr

08001f4a <LL_I2C_DisableAutoEndMode>:
{
 8001f4a:	b480      	push	{r7}
 8001f4c:	b083      	sub	sp, #12
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	605a      	str	r2, [r3, #4]
}
 8001f5e:	bf00      	nop
 8001f60:	370c      	adds	r7, #12
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr

08001f6a <LL_I2C_SetTransferSize>:
{
 8001f6a:	b480      	push	{r7}
 8001f6c:	b083      	sub	sp, #12
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	6078      	str	r0, [r7, #4]
 8001f72:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NBYTES, TransferSize << I2C_CR2_NBYTES_Pos);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	041b      	lsls	r3, r3, #16
 8001f80:	431a      	orrs	r2, r3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	605a      	str	r2, [r3, #4]
}
 8001f86:	bf00      	nop
 8001f88:	370c      	adds	r7, #12
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr

08001f92 <LL_I2C_SetTransferRequest>:
  *         @arg @ref LL_I2C_REQUEST_WRITE
  *         @arg @ref LL_I2C_REQUEST_READ
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetTransferRequest(I2C_TypeDef *I2Cx, uint32_t TransferRequest)
{
 8001f92:	b480      	push	{r7}
 8001f94:	b083      	sub	sp, #12
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	6078      	str	r0, [r7, #4]
 8001f9a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_RD_WRN, TransferRequest);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	431a      	orrs	r2, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	605a      	str	r2, [r3, #4]
}
 8001fac:	bf00      	nop
 8001fae:	370c      	adds	r7, #12
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr

08001fb8 <ADC_CALIB_REF_Read>:
#include "TomLib_I2C.h"


uint32_t calib_val;

uint32_t ADC_CALIB_REF_Read() {
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
	return *VREFINT_CAL_ADDR;
 8001fbc:	4b03      	ldr	r3, [pc, #12]	; (8001fcc <ADC_CALIB_REF_Read+0x14>)
 8001fbe:	881b      	ldrh	r3, [r3, #0]
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	1fff75aa 	.word	0x1fff75aa

08001fd0 <EEPROM_Write>:
	*temp=(((uint16_t)data[0]<<4) | (data[1]>>4))*0.0625;
}


/*EEPROM*/
void EEPROM_Write(uint8_t *data[]){
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
	LL_GPIO_ResetOutputPin(GPIOB,WP);
 8001fd8:	2104      	movs	r1, #4
 8001fda:	4809      	ldr	r0, [pc, #36]	; (8002000 <EEPROM_Write+0x30>)
 8001fdc:	f7ff ff84 	bl	8001ee8 <LL_GPIO_ResetOutputPin>
	TL_I2C_SendData(I2C2,EEPROM_Addr,*data,6);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	2306      	movs	r3, #6
 8001fe6:	21a0      	movs	r1, #160	; 0xa0
 8001fe8:	4806      	ldr	r0, [pc, #24]	; (8002004 <EEPROM_Write+0x34>)
 8001fea:	f000 fa08 	bl	80023fe <TL_I2C_SendData>
	LL_GPIO_SetOutputPin(GPIOB,WP);
 8001fee:	2104      	movs	r1, #4
 8001ff0:	4803      	ldr	r0, [pc, #12]	; (8002000 <EEPROM_Write+0x30>)
 8001ff2:	f7ff ff6b 	bl	8001ecc <LL_GPIO_SetOutputPin>

}
 8001ff6:	bf00      	nop
 8001ff8:	3708      	adds	r7, #8
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	48000400 	.word	0x48000400
 8002004:	40005800 	.word	0x40005800

08002008 <EEPROM_Read>:


void EEPROM_Read(uint8_t *data,uint8_t size){
 8002008:	b590      	push	{r4, r7, lr}
 800200a:	b085      	sub	sp, #20
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
 8002010:	460b      	mov	r3, r1
 8002012:	70fb      	strb	r3, [r7, #3]
		LL_GPIO_SetOutputPin(GPIOB,WP);
 8002014:	2104      	movs	r1, #4
 8002016:	4827      	ldr	r0, [pc, #156]	; (80020b4 <EEPROM_Read+0xac>)
 8002018:	f7ff ff58 	bl	8001ecc <LL_GPIO_SetOutputPin>
		LL_I2C_DisableAutoEndMode(I2C2);
 800201c:	4826      	ldr	r0, [pc, #152]	; (80020b8 <EEPROM_Read+0xb0>)
 800201e:	f7ff ff94 	bl	8001f4a <LL_I2C_DisableAutoEndMode>
		LL_I2C_SetTransferRequest(I2C2, LL_I2C_REQUEST_WRITE);
 8002022:	2100      	movs	r1, #0
 8002024:	4824      	ldr	r0, [pc, #144]	; (80020b8 <EEPROM_Read+0xb0>)
 8002026:	f7ff ffb4 	bl	8001f92 <LL_I2C_SetTransferRequest>
		TL_I2C_SetSlaveAddress(I2C2, EEPROM_Addr);
 800202a:	21a0      	movs	r1, #160	; 0xa0
 800202c:	4822      	ldr	r0, [pc, #136]	; (80020b8 <EEPROM_Read+0xb0>)
 800202e:	f000 f998 	bl	8002362 <TL_I2C_SetSlaveAddress>
		LL_I2C_SetTransferSize(I2C2, 1);
 8002032:	2101      	movs	r1, #1
 8002034:	4820      	ldr	r0, [pc, #128]	; (80020b8 <EEPROM_Read+0xb0>)
 8002036:	f7ff ff98 	bl	8001f6a <LL_I2C_SetTransferSize>
		TL_I2C_Start(I2C2);
 800203a:	481f      	ldr	r0, [pc, #124]	; (80020b8 <EEPROM_Read+0xb0>)
 800203c:	f000 f9a0 	bl	8002380 <TL_I2C_Start>
		TL_I2C_WriteByte(I2C2, 0x01);
 8002040:	2101      	movs	r1, #1
 8002042:	481d      	ldr	r0, [pc, #116]	; (80020b8 <EEPROM_Read+0xb0>)
 8002044:	f000 f9b2 	bl	80023ac <TL_I2C_WriteByte>
		LL_I2C_ClearFlag_STOP(I2C2);
 8002048:	481b      	ldr	r0, [pc, #108]	; (80020b8 <EEPROM_Read+0xb0>)
 800204a:	f7ff ff6e 	bl	8001f2a <LL_I2C_ClearFlag_STOP>
		while(LL_I2C_IsActiveFlag_TC(I2C2)==0){}
 800204e:	bf00      	nop
 8002050:	4819      	ldr	r0, [pc, #100]	; (80020b8 <EEPROM_Read+0xb0>)
 8002052:	f7ff ff57 	bl	8001f04 <LL_I2C_IsActiveFlag_TC>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d0f9      	beq.n	8002050 <EEPROM_Read+0x48>
		LL_I2C_DisableAutoEndMode(I2C2);
 800205c:	4816      	ldr	r0, [pc, #88]	; (80020b8 <EEPROM_Read+0xb0>)
 800205e:	f7ff ff74 	bl	8001f4a <LL_I2C_DisableAutoEndMode>
		LL_I2C_SetTransferRequest(I2C2, LL_I2C_REQUEST_READ);
 8002062:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002066:	4814      	ldr	r0, [pc, #80]	; (80020b8 <EEPROM_Read+0xb0>)
 8002068:	f7ff ff93 	bl	8001f92 <LL_I2C_SetTransferRequest>
		LL_I2C_SetTransferSize(I2C2,size);
 800206c:	78fb      	ldrb	r3, [r7, #3]
 800206e:	4619      	mov	r1, r3
 8002070:	4811      	ldr	r0, [pc, #68]	; (80020b8 <EEPROM_Read+0xb0>)
 8002072:	f7ff ff7a 	bl	8001f6a <LL_I2C_SetTransferSize>
		TL_I2C_Start(I2C2);
 8002076:	4810      	ldr	r0, [pc, #64]	; (80020b8 <EEPROM_Read+0xb0>)
 8002078:	f000 f982 	bl	8002380 <TL_I2C_Start>
		for(uint8_t y=0;y<size;y++){
 800207c:	2300      	movs	r3, #0
 800207e:	73fb      	strb	r3, [r7, #15]
 8002080:	e00a      	b.n	8002098 <EEPROM_Read+0x90>
		data[y]=TL_I2C_ReadByte(I2C2);
 8002082:	7bfb      	ldrb	r3, [r7, #15]
 8002084:	687a      	ldr	r2, [r7, #4]
 8002086:	18d4      	adds	r4, r2, r3
 8002088:	480b      	ldr	r0, [pc, #44]	; (80020b8 <EEPROM_Read+0xb0>)
 800208a:	f000 f9a5 	bl	80023d8 <TL_I2C_ReadByte>
 800208e:	4603      	mov	r3, r0
 8002090:	7023      	strb	r3, [r4, #0]
		for(uint8_t y=0;y<size;y++){
 8002092:	7bfb      	ldrb	r3, [r7, #15]
 8002094:	3301      	adds	r3, #1
 8002096:	73fb      	strb	r3, [r7, #15]
 8002098:	7bfa      	ldrb	r2, [r7, #15]
 800209a:	78fb      	ldrb	r3, [r7, #3]
 800209c:	429a      	cmp	r2, r3
 800209e:	d3f0      	bcc.n	8002082 <EEPROM_Read+0x7a>
		}
		TL_I2C_Stop(I2C2);
 80020a0:	4805      	ldr	r0, [pc, #20]	; (80020b8 <EEPROM_Read+0xb0>)
 80020a2:	f000 f978 	bl	8002396 <TL_I2C_Stop>
		LL_I2C_ClearFlag_STOP(I2C2);
 80020a6:	4804      	ldr	r0, [pc, #16]	; (80020b8 <EEPROM_Read+0xb0>)
 80020a8:	f7ff ff3f 	bl	8001f2a <LL_I2C_ClearFlag_STOP>
		//while(LL_I2C_IsActiveFlag_TC(I2C2)==1){}
}
 80020ac:	bf00      	nop
 80020ae:	3714      	adds	r7, #20
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd90      	pop	{r4, r7, pc}
 80020b4:	48000400 	.word	0x48000400
 80020b8:	40005800 	.word	0x40005800

080020bc <AS3935_REG_Read>:


/*LIGHTNING*/
uint8_t AS3935_REG_Read(uint8_t reg){
 80020bc:	b580      	push	{r7, lr}
 80020be:	b084      	sub	sp, #16
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	4603      	mov	r3, r0
 80020c4:	71fb      	strb	r3, [r7, #7]
	uint8_t dummy = 0x00;
 80020c6:	2300      	movs	r3, #0
 80020c8:	73fb      	strb	r3, [r7, #15]
	uint8_t r_data;
	TL_SPI_Reset_CSN(LGHTNG_CS);
 80020ca:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80020ce:	f000 fa63 	bl	8002598 <TL_SPI_Reset_CSN>
	TL_SPI_Transmit_Byte(SPI2,R_REG(reg));
 80020d2:	79fb      	ldrb	r3, [r7, #7]
 80020d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	4619      	mov	r1, r3
 80020dc:	4809      	ldr	r0, [pc, #36]	; (8002104 <AS3935_REG_Read+0x48>)
 80020de:	f000 fa69 	bl	80025b4 <TL_SPI_Transmit_Byte>
	r_data=TL_SPI_ReceiveTransmit_Byte(SPI2,dummy);
 80020e2:	7bfb      	ldrb	r3, [r7, #15]
 80020e4:	4619      	mov	r1, r3
 80020e6:	4807      	ldr	r0, [pc, #28]	; (8002104 <AS3935_REG_Read+0x48>)
 80020e8:	f000 fa84 	bl	80025f4 <TL_SPI_ReceiveTransmit_Byte>
 80020ec:	4603      	mov	r3, r0
 80020ee:	73bb      	strb	r3, [r7, #14]
	TL_SPI_Set_CSN(LGHTNG_CS);
 80020f0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80020f4:	f000 fa42 	bl	800257c <TL_SPI_Set_CSN>
	return r_data;
 80020f8:	7bbb      	ldrb	r3, [r7, #14]
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3710      	adds	r7, #16
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	40003800 	.word	0x40003800

08002108 <AS3935_REG_Write>:

void AS3935_REG_Write(uint8_t reg,uint8_t data){
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	4603      	mov	r3, r0
 8002110:	460a      	mov	r2, r1
 8002112:	71fb      	strb	r3, [r7, #7]
 8002114:	4613      	mov	r3, r2
 8002116:	71bb      	strb	r3, [r7, #6]
	TL_SPI_Reset_CSN(LGHTNG_CS);
 8002118:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800211c:	f000 fa3c 	bl	8002598 <TL_SPI_Reset_CSN>
	TL_SPI_Transmit_Byte(SPI2,W_REG(reg));
 8002120:	79fb      	ldrb	r3, [r7, #7]
 8002122:	4619      	mov	r1, r3
 8002124:	4807      	ldr	r0, [pc, #28]	; (8002144 <AS3935_REG_Write+0x3c>)
 8002126:	f000 fa45 	bl	80025b4 <TL_SPI_Transmit_Byte>
	TL_SPI_Transmit_Byte(SPI2,data);
 800212a:	79bb      	ldrb	r3, [r7, #6]
 800212c:	4619      	mov	r1, r3
 800212e:	4805      	ldr	r0, [pc, #20]	; (8002144 <AS3935_REG_Write+0x3c>)
 8002130:	f000 fa40 	bl	80025b4 <TL_SPI_Transmit_Byte>
	TL_SPI_Set_CSN(LGHTNG_CS);
 8002134:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002138:	f000 fa20 	bl	800257c <TL_SPI_Set_CSN>
}
 800213c:	bf00      	nop
 800213e:	3708      	adds	r7, #8
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	40003800 	.word	0x40003800

08002148 <AS3935_REG_SetDef>:

void AS3935_REG_SetDef(){
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
	TL_SPI_Reset_CSN(LGHTNG_CS);
 800214c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002150:	f000 fa22 	bl	8002598 <TL_SPI_Reset_CSN>
	TL_SPI_Transmit_Byte(SPI2,W_REG(0x3C));
 8002154:	213c      	movs	r1, #60	; 0x3c
 8002156:	4806      	ldr	r0, [pc, #24]	; (8002170 <AS3935_REG_SetDef+0x28>)
 8002158:	f000 fa2c 	bl	80025b4 <TL_SPI_Transmit_Byte>
	TL_SPI_Transmit_Byte(SPI2,0x96);
 800215c:	2196      	movs	r1, #150	; 0x96
 800215e:	4804      	ldr	r0, [pc, #16]	; (8002170 <AS3935_REG_SetDef+0x28>)
 8002160:	f000 fa28 	bl	80025b4 <TL_SPI_Transmit_Byte>
	TL_SPI_Set_CSN(LGHTNG_CS);
 8002164:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002168:	f000 fa08 	bl	800257c <TL_SPI_Set_CSN>
}
 800216c:	bf00      	nop
 800216e:	bd80      	pop	{r7, pc}
 8002170:	40003800 	.word	0x40003800

08002174 <LL_I2C_IsActiveFlag_TXE>:
{
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_TXE) == (I2C_ISR_TXE));
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	699b      	ldr	r3, [r3, #24]
 8002180:	f003 0301 	and.w	r3, r3, #1
 8002184:	2b01      	cmp	r3, #1
 8002186:	bf0c      	ite	eq
 8002188:	2301      	moveq	r3, #1
 800218a:	2300      	movne	r3, #0
 800218c:	b2db      	uxtb	r3, r3
}
 800218e:	4618      	mov	r0, r3
 8002190:	370c      	adds	r7, #12
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr

0800219a <LL_I2C_IsActiveFlag_TXIS>:
{
 800219a:	b480      	push	{r7}
 800219c:	b083      	sub	sp, #12
 800219e:	af00      	add	r7, sp, #0
 80021a0:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS));
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	699b      	ldr	r3, [r3, #24]
 80021a6:	f003 0302 	and.w	r3, r3, #2
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	bf0c      	ite	eq
 80021ae:	2301      	moveq	r3, #1
 80021b0:	2300      	movne	r3, #0
 80021b2:	b2db      	uxtb	r3, r3
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	370c      	adds	r7, #12
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr

080021c0 <LL_I2C_IsActiveFlag_RXNE>:
{
 80021c0:	b480      	push	{r7}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE));
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	699b      	ldr	r3, [r3, #24]
 80021cc:	f003 0304 	and.w	r3, r3, #4
 80021d0:	2b04      	cmp	r3, #4
 80021d2:	bf0c      	ite	eq
 80021d4:	2301      	moveq	r3, #1
 80021d6:	2300      	movne	r3, #0
 80021d8:	b2db      	uxtb	r3, r3
}
 80021da:	4618      	mov	r0, r3
 80021dc:	370c      	adds	r7, #12
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr

080021e6 <LL_I2C_IsActiveFlag_NACK>:
{
 80021e6:	b480      	push	{r7}
 80021e8:	b083      	sub	sp, #12
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_NACKF) == (I2C_ISR_NACKF));
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	699b      	ldr	r3, [r3, #24]
 80021f2:	f003 0310 	and.w	r3, r3, #16
 80021f6:	2b10      	cmp	r3, #16
 80021f8:	bf0c      	ite	eq
 80021fa:	2301      	moveq	r3, #1
 80021fc:	2300      	movne	r3, #0
 80021fe:	b2db      	uxtb	r3, r3
}
 8002200:	4618      	mov	r0, r3
 8002202:	370c      	adds	r7, #12
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <LL_I2C_IsActiveFlag_TC>:
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_TC) == (I2C_ISR_TC));
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	699b      	ldr	r3, [r3, #24]
 8002218:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800221c:	2b40      	cmp	r3, #64	; 0x40
 800221e:	bf0c      	ite	eq
 8002220:	2301      	moveq	r3, #1
 8002222:	2300      	movne	r3, #0
 8002224:	b2db      	uxtb	r3, r3
}
 8002226:	4618      	mov	r0, r3
 8002228:	370c      	adds	r7, #12
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr

08002232 <LL_I2C_ClearFlag_STOP>:
{
 8002232:	b480      	push	{r7}
 8002234:	b083      	sub	sp, #12
 8002236:	af00      	add	r7, sp, #0
 8002238:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	69db      	ldr	r3, [r3, #28]
 800223e:	f043 0220 	orr.w	r2, r3, #32
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	61da      	str	r2, [r3, #28]
}
 8002246:	bf00      	nop
 8002248:	370c      	adds	r7, #12
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr

08002252 <LL_I2C_EnableAutoEndMode>:
{
 8002252:	b480      	push	{r7}
 8002254:	b083      	sub	sp, #12
 8002256:	af00      	add	r7, sp, #0
 8002258:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	605a      	str	r2, [r3, #4]
}
 8002266:	bf00      	nop
 8002268:	370c      	adds	r7, #12
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr

08002272 <LL_I2C_SetTransferSize>:
{
 8002272:	b480      	push	{r7}
 8002274:	b083      	sub	sp, #12
 8002276:	af00      	add	r7, sp, #0
 8002278:	6078      	str	r0, [r7, #4]
 800227a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NBYTES, TransferSize << I2C_CR2_NBYTES_Pos);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	041b      	lsls	r3, r3, #16
 8002288:	431a      	orrs	r2, r3
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	605a      	str	r2, [r3, #4]
}
 800228e:	bf00      	nop
 8002290:	370c      	adds	r7, #12
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr

0800229a <LL_I2C_GenerateStartCondition>:
{
 800229a:	b480      	push	{r7}
 800229c:	b083      	sub	sp, #12
 800229e:	af00      	add	r7, sp, #0
 80022a0:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_START);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	605a      	str	r2, [r3, #4]
}
 80022ae:	bf00      	nop
 80022b0:	370c      	adds	r7, #12
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr

080022ba <LL_I2C_GenerateStopCondition>:
{
 80022ba:	b480      	push	{r7}
 80022bc:	b083      	sub	sp, #12
 80022be:	af00      	add	r7, sp, #0
 80022c0:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_STOP);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	605a      	str	r2, [r3, #4]
}
 80022ce:	bf00      	nop
 80022d0:	370c      	adds	r7, #12
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr

080022da <LL_I2C_SetTransferRequest>:
{
 80022da:	b480      	push	{r7}
 80022dc:	b083      	sub	sp, #12
 80022de:	af00      	add	r7, sp, #0
 80022e0:	6078      	str	r0, [r7, #4]
 80022e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_RD_WRN, TransferRequest);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	431a      	orrs	r2, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	605a      	str	r2, [r3, #4]
}
 80022f4:	bf00      	nop
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <LL_I2C_SetSlaveAddr>:
  * @param  I2Cx I2C Instance.
  * @param  SlaveAddr This parameter must be a value between Min_Data=0x00 and Max_Data=0x3F.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetSlaveAddr(I2C_TypeDef *I2Cx, uint32_t SlaveAddr)
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD, SlaveAddr);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002312:	f023 0303 	bic.w	r3, r3, #3
 8002316:	683a      	ldr	r2, [r7, #0]
 8002318:	431a      	orrs	r2, r3
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	605a      	str	r2, [r3, #4]
}
 800231e:	bf00      	nop
 8002320:	370c      	adds	r7, #12
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr

0800232a <LL_I2C_ReceiveData8>:
  * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx)
{
 800232a:	b480      	push	{r7}
 800232c:	b083      	sub	sp, #12
 800232e:	af00      	add	r7, sp, #0
 8002330:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002336:	b2db      	uxtb	r3, r3
}
 8002338:	4618      	mov	r0, r3
 800233a:	370c      	adds	r7, #12
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr

08002344 <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	460b      	mov	r3, r1
 800234e:	70fb      	strb	r3, [r7, #3]
  WRITE_REG(I2Cx->TXDR, Data);
 8002350:	78fa      	ldrb	r2, [r7, #3]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002356:	bf00      	nop
 8002358:	370c      	adds	r7, #12
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr

08002362 <TL_I2C_SetSlaveAddress>:
 *
 *************************************************************************************************/

#include "TomLib_I2c.h"

void TL_I2C_SetSlaveAddress(I2C_TypeDef *I2C, uint8_t address) {
 8002362:	b580      	push	{r7, lr}
 8002364:	b082      	sub	sp, #8
 8002366:	af00      	add	r7, sp, #0
 8002368:	6078      	str	r0, [r7, #4]
 800236a:	460b      	mov	r3, r1
 800236c:	70fb      	strb	r3, [r7, #3]
	LL_I2C_SetSlaveAddr(I2C, address);
 800236e:	78fb      	ldrb	r3, [r7, #3]
 8002370:	4619      	mov	r1, r3
 8002372:	6878      	ldr	r0, [r7, #4]
 8002374:	f7ff ffc4 	bl	8002300 <LL_I2C_SetSlaveAddr>
}
 8002378:	bf00      	nop
 800237a:	3708      	adds	r7, #8
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}

08002380 <TL_I2C_Start>:

void TL_I2C_Start(I2C_TypeDef *I2C) {
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
	LL_I2C_GenerateStartCondition(I2C);
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	f7ff ff86 	bl	800229a <LL_I2C_GenerateStartCondition>
}
 800238e:	bf00      	nop
 8002390:	3708      	adds	r7, #8
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}

08002396 <TL_I2C_Stop>:

void TL_I2C_Stop(I2C_TypeDef *I2C) {
 8002396:	b580      	push	{r7, lr}
 8002398:	b082      	sub	sp, #8
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
	LL_I2C_GenerateStopCondition(I2C);
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f7ff ff8b 	bl	80022ba <LL_I2C_GenerateStopCondition>
}
 80023a4:	bf00      	nop
 80023a6:	3708      	adds	r7, #8
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}

080023ac <TL_I2C_WriteByte>:
void TL_I2C_InitConfig(I2C_TypeDef *I2C) {
	LL_I2C_SetMasterAddressingMode(I2C, LL_I2C_ADDRESSING_MODE_7BIT);
	LL_I2C_EnableAutoEndMode(I2C);
}

void TL_I2C_WriteByte(I2C_TypeDef *I2C, uint8_t data) {
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	460b      	mov	r3, r1
 80023b6:	70fb      	strb	r3, [r7, #3]
	while (LL_I2C_IsActiveFlag_TXE(I2C) == 0) {
 80023b8:	bf00      	nop
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f7ff feda 	bl	8002174 <LL_I2C_IsActiveFlag_TXE>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d0f9      	beq.n	80023ba <TL_I2C_WriteByte+0xe>
	}
	LL_I2C_TransmitData8(I2C, data);
 80023c6:	78fb      	ldrb	r3, [r7, #3]
 80023c8:	4619      	mov	r1, r3
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	f7ff ffba 	bl	8002344 <LL_I2C_TransmitData8>
}
 80023d0:	bf00      	nop
 80023d2:	3708      	adds	r7, #8
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <TL_I2C_ReadByte>:

uint8_t TL_I2C_ReadByte(I2C_TypeDef *I2C) {
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
	while (LL_I2C_IsActiveFlag_RXNE(I2C) == 0) {
 80023e0:	bf00      	nop
 80023e2:	6878      	ldr	r0, [r7, #4]
 80023e4:	f7ff feec 	bl	80021c0 <LL_I2C_IsActiveFlag_RXNE>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d0f9      	beq.n	80023e2 <TL_I2C_ReadByte+0xa>

	}
	return LL_I2C_ReceiveData8(I2C);
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f7ff ff9b 	bl	800232a <LL_I2C_ReceiveData8>
 80023f4:	4603      	mov	r3, r0
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3708      	adds	r7, #8
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}

080023fe <TL_I2C_SendData>:

I2C_result TL_I2C_SendData(I2C_TypeDef *I2C, uint8_t addr, uint8_t data[],uint8_t size) {
 80023fe:	b580      	push	{r7, lr}
 8002400:	b086      	sub	sp, #24
 8002402:	af00      	add	r7, sp, #0
 8002404:	60f8      	str	r0, [r7, #12]
 8002406:	607a      	str	r2, [r7, #4]
 8002408:	461a      	mov	r2, r3
 800240a:	460b      	mov	r3, r1
 800240c:	72fb      	strb	r3, [r7, #11]
 800240e:	4613      	mov	r3, r2
 8002410:	72bb      	strb	r3, [r7, #10]
	LL_I2C_EnableAutoEndMode(I2C);
 8002412:	68f8      	ldr	r0, [r7, #12]
 8002414:	f7ff ff1d 	bl	8002252 <LL_I2C_EnableAutoEndMode>
	LL_I2C_SetTransferRequest(I2C, LL_I2C_REQUEST_WRITE);
 8002418:	2100      	movs	r1, #0
 800241a:	68f8      	ldr	r0, [r7, #12]
 800241c:	f7ff ff5d 	bl	80022da <LL_I2C_SetTransferRequest>
	TL_I2C_SetSlaveAddress(I2C, addr);
 8002420:	7afb      	ldrb	r3, [r7, #11]
 8002422:	4619      	mov	r1, r3
 8002424:	68f8      	ldr	r0, [r7, #12]
 8002426:	f7ff ff9c 	bl	8002362 <TL_I2C_SetSlaveAddress>
	LL_I2C_SetTransferSize(I2C, size);
 800242a:	7abb      	ldrb	r3, [r7, #10]
 800242c:	4619      	mov	r1, r3
 800242e:	68f8      	ldr	r0, [r7, #12]
 8002430:	f7ff ff1f 	bl	8002272 <LL_I2C_SetTransferSize>
	TL_I2C_Start(I2C);
 8002434:	68f8      	ldr	r0, [r7, #12]
 8002436:	f7ff ffa3 	bl	8002380 <TL_I2C_Start>
	for (uint8_t count = 0; count < size; count++) {
 800243a:	2300      	movs	r3, #0
 800243c:	75fb      	strb	r3, [r7, #23]
 800243e:	e018      	b.n	8002472 <TL_I2C_SendData+0x74>

		while (LL_I2C_IsActiveFlag_TXIS(I2C) == 0) {
			if(LL_I2C_IsActiveFlag_NACK(I2C)){
 8002440:	68f8      	ldr	r0, [r7, #12]
 8002442:	f7ff fed0 	bl	80021e6 <LL_I2C_IsActiveFlag_NACK>
 8002446:	4603      	mov	r3, r0
 8002448:	2b00      	cmp	r3, #0
 800244a:	d001      	beq.n	8002450 <TL_I2C_SendData+0x52>
				return I2C_NOK;
 800244c:	2301      	movs	r3, #1
 800244e:	e01f      	b.n	8002490 <TL_I2C_SendData+0x92>
		while (LL_I2C_IsActiveFlag_TXIS(I2C) == 0) {
 8002450:	68f8      	ldr	r0, [r7, #12]
 8002452:	f7ff fea2 	bl	800219a <LL_I2C_IsActiveFlag_TXIS>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d0f1      	beq.n	8002440 <TL_I2C_SendData+0x42>
			}
		}
		TL_I2C_WriteByte(I2C, data[count]);
 800245c:	7dfb      	ldrb	r3, [r7, #23]
 800245e:	687a      	ldr	r2, [r7, #4]
 8002460:	4413      	add	r3, r2
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	4619      	mov	r1, r3
 8002466:	68f8      	ldr	r0, [r7, #12]
 8002468:	f7ff ffa0 	bl	80023ac <TL_I2C_WriteByte>
	for (uint8_t count = 0; count < size; count++) {
 800246c:	7dfb      	ldrb	r3, [r7, #23]
 800246e:	3301      	adds	r3, #1
 8002470:	75fb      	strb	r3, [r7, #23]
 8002472:	7dfa      	ldrb	r2, [r7, #23]
 8002474:	7abb      	ldrb	r3, [r7, #10]
 8002476:	429a      	cmp	r2, r3
 8002478:	d3ea      	bcc.n	8002450 <TL_I2C_SendData+0x52>
	}
	LL_I2C_ClearFlag_STOP(I2C);
 800247a:	68f8      	ldr	r0, [r7, #12]
 800247c:	f7ff fed9 	bl	8002232 <LL_I2C_ClearFlag_STOP>
	while(LL_I2C_IsActiveFlag_TC(I2C)==1){}
 8002480:	bf00      	nop
 8002482:	68f8      	ldr	r0, [r7, #12]
 8002484:	f7ff fec2 	bl	800220c <LL_I2C_IsActiveFlag_TC>
 8002488:	4603      	mov	r3, r0
 800248a:	2b01      	cmp	r3, #1
 800248c:	d0f9      	beq.n	8002482 <TL_I2C_SendData+0x84>
	//while (LL_I2C_IsActiveFlag_BUSY(I2C) == 1) {}
	return I2C_OK;
 800248e:	2300      	movs	r3, #0
}
 8002490:	4618      	mov	r0, r3
 8002492:	3718      	adds	r7, #24
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}

08002498 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE));
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	f003 0301 	and.w	r3, r3, #1
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	bf0c      	ite	eq
 80024ac:	2301      	moveq	r3, #1
 80024ae:	2300      	movne	r3, #0
 80024b0:	b2db      	uxtb	r3, r3
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	370c      	adds	r7, #12
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr

080024be <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 80024be:	b480      	push	{r7}
 80024c0:	b083      	sub	sp, #12
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	6078      	str	r0, [r7, #4]
  return (READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE));
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f003 0302 	and.w	r3, r3, #2
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	bf0c      	ite	eq
 80024d2:	2301      	moveq	r3, #1
 80024d4:	2300      	movne	r3, #0
 80024d6:	b2db      	uxtb	r3, r3
}
 80024d8:	4618      	mov	r0, r3
 80024da:	370c      	adds	r7, #12
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <LL_SPI_IsActiveFlag_BSY>:
  * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  return (READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY));
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024f4:	2b80      	cmp	r3, #128	; 0x80
 80024f6:	bf0c      	ite	eq
 80024f8:	2301      	moveq	r3, #1
 80024fa:	2300      	movne	r3, #0
 80024fc:	b2db      	uxtb	r3, r3
}
 80024fe:	4618      	mov	r0, r3
 8002500:	370c      	adds	r7, #12
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr

0800250a <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 800250a:	b480      	push	{r7}
 800250c:	b083      	sub	sp, #12
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	68db      	ldr	r3, [r3, #12]
 8002516:	b2db      	uxtb	r3, r3
}
 8002518:	4618      	mov	r0, r3
 800251a:	370c      	adds	r7, #12
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr

08002524 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
 800252c:	460b      	mov	r3, r1
 800252e:	70fb      	strb	r3, [r7, #3]
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	330c      	adds	r3, #12
 8002534:	78fa      	ldrb	r2, [r7, #3]
 8002536:	701a      	strb	r2, [r3, #0]
}
 8002538:	bf00      	nop
 800253a:	370c      	adds	r7, #12
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr

08002544 <LL_GPIO_SetOutputPin>:
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
 800254c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	683a      	ldr	r2, [r7, #0]
 8002552:	619a      	str	r2, [r3, #24]
}
 8002554:	bf00      	nop
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <LL_GPIO_ResetOutputPin>:
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
 8002568:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	683a      	ldr	r2, [r7, #0]
 800256e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002570:	bf00      	nop
 8002572:	370c      	adds	r7, #12
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr

0800257c <TL_SPI_Set_CSN>:

#include"TomLib_SPI.h"
#include"stm32l4xx_ll_gpio.h"


void TL_SPI_Set_CSN(uint32_t Pin){
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
	//while(LL_SPI_IsActiveFlag_BSY(TL_SPI)==1){}
	LL_GPIO_SetOutputPin(GPIOB,Pin);
 8002584:	6879      	ldr	r1, [r7, #4]
 8002586:	4803      	ldr	r0, [pc, #12]	; (8002594 <TL_SPI_Set_CSN+0x18>)
 8002588:	f7ff ffdc 	bl	8002544 <LL_GPIO_SetOutputPin>
}
 800258c:	bf00      	nop
 800258e:	3708      	adds	r7, #8
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	48000400 	.word	0x48000400

08002598 <TL_SPI_Reset_CSN>:

void TL_SPI_Reset_CSN(uint32_t Pin){
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
	//while(LL_SPI_IsActiveFlag_BSY(TL_SPI)==1){}
	LL_GPIO_ResetOutputPin(GPIOB,Pin);
 80025a0:	6879      	ldr	r1, [r7, #4]
 80025a2:	4803      	ldr	r0, [pc, #12]	; (80025b0 <TL_SPI_Reset_CSN+0x18>)
 80025a4:	f7ff ffdc 	bl	8002560 <LL_GPIO_ResetOutputPin>
}
 80025a8:	bf00      	nop
 80025aa:	3708      	adds	r7, #8
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	48000400 	.word	0x48000400

080025b4 <TL_SPI_Transmit_Byte>:


void TL_SPI_Transmit_Byte(SPI_TypeDef *SPI,uint8_t dataIn){
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
 80025bc:	460b      	mov	r3, r1
 80025be:	70fb      	strb	r3, [r7, #3]
	while(LL_SPI_IsActiveFlag_TXE(SPI)==0){}
 80025c0:	bf00      	nop
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f7ff ff7b 	bl	80024be <LL_SPI_IsActiveFlag_TXE>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d0f9      	beq.n	80025c2 <TL_SPI_Transmit_Byte+0xe>
	LL_SPI_TransmitData8(SPI,dataIn);
 80025ce:	78fb      	ldrb	r3, [r7, #3]
 80025d0:	4619      	mov	r1, r3
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f7ff ffa6 	bl	8002524 <LL_SPI_TransmitData8>

	while(LL_SPI_IsActiveFlag_BSY(SPI)==1){}
 80025d8:	bf00      	nop
 80025da:	6878      	ldr	r0, [r7, #4]
 80025dc:	f7ff ff82 	bl	80024e4 <LL_SPI_IsActiveFlag_BSY>
 80025e0:	4603      	mov	r3, r0
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	d0f9      	beq.n	80025da <TL_SPI_Transmit_Byte+0x26>
	LL_SPI_ReceiveData8(SPI);
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f7ff ff8f 	bl	800250a <LL_SPI_ReceiveData8>
}
 80025ec:	bf00      	nop
 80025ee:	3708      	adds	r7, #8
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}

080025f4 <TL_SPI_ReceiveTransmit_Byte>:
	}


}

uint8_t TL_SPI_ReceiveTransmit_Byte(SPI_TypeDef *SPI,uint8_t dataIn){
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	460b      	mov	r3, r1
 80025fe:	70fb      	strb	r3, [r7, #3]
	while(LL_SPI_IsActiveFlag_TXE(SPI)==0){}
 8002600:	bf00      	nop
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f7ff ff5b 	bl	80024be <LL_SPI_IsActiveFlag_TXE>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d0f9      	beq.n	8002602 <TL_SPI_ReceiveTransmit_Byte+0xe>
	LL_SPI_TransmitData8(SPI,dataIn);
 800260e:	78fb      	ldrb	r3, [r7, #3]
 8002610:	4619      	mov	r1, r3
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f7ff ff86 	bl	8002524 <LL_SPI_TransmitData8>
	while(LL_SPI_IsActiveFlag_RXNE(SPI)==0){}
 8002618:	bf00      	nop
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f7ff ff3c 	bl	8002498 <LL_SPI_IsActiveFlag_RXNE>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d0f9      	beq.n	800261a <TL_SPI_ReceiveTransmit_Byte+0x26>
	while(LL_SPI_IsActiveFlag_BSY(SPI)==1){}
 8002626:	bf00      	nop
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f7ff ff5b 	bl	80024e4 <LL_SPI_IsActiveFlag_BSY>
 800262e:	4603      	mov	r3, r0
 8002630:	2b01      	cmp	r3, #1
 8002632:	d0f9      	beq.n	8002628 <TL_SPI_ReceiveTransmit_Byte+0x34>
	return LL_SPI_ReceiveData8(SPI);
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	f7ff ff68 	bl	800250a <LL_SPI_ReceiveData8>
 800263a:	4603      	mov	r3, r0
}
 800263c:	4618      	mov	r0, r3
 800263e:	3708      	adds	r7, #8
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}

08002644 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f043 0201 	orr.w	r2, r3, #1
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	601a      	str	r2, [r3, #0]
}
 8002658:	bf00      	nop
 800265a:	370c      	adds	r7, #12
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr

08002664 <LL_TIM_DisableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_DisableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)
{
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f023 0201 	bic.w	r2, r3, #1
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	601a      	str	r2, [r3, #0]
}
 8002678:	bf00      	nop
 800267a:	370c      	adds	r7, #12
 800267c:	46bd      	mov	sp, r7
 800267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002682:	4770      	bx	lr

08002684 <LL_TIM_SetCounter>:
  * @param  TIMx Timer instance
  * @param  Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)
{
 8002684:	b480      	push	{r7}
 8002686:	b083      	sub	sp, #12
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
 800268c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CNT, Counter);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	683a      	ldr	r2, [r7, #0]
 8002692:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002694:	bf00      	nop
 8002696:	370c      	adds	r7, #12
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr

080026a0 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b083      	sub	sp, #12
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	683a      	ldr	r2, [r7, #0]
 80026ae:	629a      	str	r2, [r3, #40]	; 0x28
}
 80026b0:	bf00      	nop
 80026b2:	370c      	adds	r7, #12
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr

080026bc <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 80026bc:	b480      	push	{r7}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	683a      	ldr	r2, [r7, #0]
 80026ca:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80026cc:	bf00      	nop
 80026ce:	370c      	adds	r7, #12
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr

080026d8 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	f06f 0201 	mvn.w	r2, #1
 80026e6:	611a      	str	r2, [r3, #16]
}
 80026e8:	bf00      	nop
 80026ea:	370c      	adds	r7, #12
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr

080026f4 <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b083      	sub	sp, #12
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  return (READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF));
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	691b      	ldr	r3, [r3, #16]
 8002700:	f003 0301 	and.w	r3, r3, #1
 8002704:	2b01      	cmp	r3, #1
 8002706:	bf0c      	ite	eq
 8002708:	2301      	moveq	r3, #1
 800270a:	2300      	movne	r3, #0
 800270c:	b2db      	uxtb	r3, r3
}
 800270e:	4618      	mov	r0, r3
 8002710:	370c      	adds	r7, #12
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr
	...

0800271c <LL_APB1_GRP1_EnableClock>:
{
 800271c:	b480      	push	{r7}
 800271e:	b085      	sub	sp, #20
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002724:	4908      	ldr	r1, [pc, #32]	; (8002748 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002726:	4b08      	ldr	r3, [pc, #32]	; (8002748 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002728:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4313      	orrs	r3, r2
 800272e:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002730:	4b05      	ldr	r3, [pc, #20]	; (8002748 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002732:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	4013      	ands	r3, r2
 8002738:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800273a:	68fb      	ldr	r3, [r7, #12]
}
 800273c:	bf00      	nop
 800273e:	3714      	adds	r7, #20
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr
 8002748:	40021000 	.word	0x40021000

0800274c <TIM6_Init>:
	TimmingDelay = time;
	while (TimmingDelay != 0);
	LL_SYSTICK_DisableIT();
}

void TIM6_Init(void) {
 800274c:	b580      	push	{r7, lr}
 800274e:	af00      	add	r7, sp, #0

	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 8002750:	2010      	movs	r0, #16
 8002752:	f7ff ffe3 	bl	800271c <LL_APB1_GRP1_EnableClock>
	LL_TIM_StructInit(TIM6);
 8002756:	4804      	ldr	r0, [pc, #16]	; (8002768 <TIM6_Init+0x1c>)
 8002758:	f7fe fadd 	bl	8000d16 <LL_TIM_StructInit>
//LL_TIM_SetClockSource(TIM6,)
	LL_TIM_SetPrescaler(TIM6, 31);
 800275c:	211f      	movs	r1, #31
 800275e:	4802      	ldr	r0, [pc, #8]	; (8002768 <TIM6_Init+0x1c>)
 8002760:	f7ff ff9e 	bl	80026a0 <LL_TIM_SetPrescaler>

}
 8002764:	bf00      	nop
 8002766:	bd80      	pop	{r7, pc}
 8002768:	40001000 	.word	0x40001000

0800276c <TL_TIM6_Delay>:
void TL_TIM6_Delay(uint32_t time) {
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
	LL_TIM_SetAutoReload(TIM6, time);
 8002774:	6879      	ldr	r1, [r7, #4]
 8002776:	480d      	ldr	r0, [pc, #52]	; (80027ac <TL_TIM6_Delay+0x40>)
 8002778:	f7ff ffa0 	bl	80026bc <LL_TIM_SetAutoReload>
	LL_TIM_SetCounter(TIM6, 0);
 800277c:	2100      	movs	r1, #0
 800277e:	480b      	ldr	r0, [pc, #44]	; (80027ac <TL_TIM6_Delay+0x40>)
 8002780:	f7ff ff80 	bl	8002684 <LL_TIM_SetCounter>

	LL_TIM_ClearFlag_UPDATE(TIM6);
 8002784:	4809      	ldr	r0, [pc, #36]	; (80027ac <TL_TIM6_Delay+0x40>)
 8002786:	f7ff ffa7 	bl	80026d8 <LL_TIM_ClearFlag_UPDATE>
	LL_TIM_EnableCounter(TIM6);
 800278a:	4808      	ldr	r0, [pc, #32]	; (80027ac <TL_TIM6_Delay+0x40>)
 800278c:	f7ff ff5a 	bl	8002644 <LL_TIM_EnableCounter>

	while (!LL_TIM_IsActiveFlag_UPDATE(TIM6)) {
 8002790:	bf00      	nop
 8002792:	4806      	ldr	r0, [pc, #24]	; (80027ac <TL_TIM6_Delay+0x40>)
 8002794:	f7ff ffae 	bl	80026f4 <LL_TIM_IsActiveFlag_UPDATE>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d0f9      	beq.n	8002792 <TL_TIM6_Delay+0x26>
	}
	LL_TIM_DisableCounter(TIM6);
 800279e:	4803      	ldr	r0, [pc, #12]	; (80027ac <TL_TIM6_Delay+0x40>)
 80027a0:	f7ff ff60 	bl	8002664 <LL_TIM_DisableCounter>

}
 80027a4:	bf00      	nop
 80027a6:	3708      	adds	r7, #8
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	40001000 	.word	0x40001000

080027b0 <LL_GPIO_SetOutputPin>:
{
 80027b0:	b480      	push	{r7}
 80027b2:	b083      	sub	sp, #12
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
 80027b8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	683a      	ldr	r2, [r7, #0]
 80027be:	619a      	str	r2, [r3, #24]
}
 80027c0:	bf00      	nop
 80027c2:	370c      	adds	r7, #12
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr

080027cc <main>:

uint8_t data[]={0x01,55};
uint8_t data_read;

uint8_t as3935_reg;
int main(void) {
 80027cc:	b580      	push	{r7, lr}
 80027ce:	af00      	add	r7, sp, #0
	SystemClock_Config();
 80027d0:	f7ff f8c4 	bl	800195c <SystemClock_Config>
	SPI2_Init();
 80027d4:	f7ff fa6c 	bl	8001cb0 <SPI2_Init>
	USART2_Init();
 80027d8:	f7ff fa9c 	bl	8001d14 <USART2_Init>
	I2C2_Init();
 80027dc:	f7ff fac2 	bl	8001d64 <I2C2_Init>
	GPIO_Init();
 80027e0:	f7ff f924 	bl	8001a2c <GPIO_Init>
	TIM6_Init();
 80027e4:	f7ff ffb2 	bl	800274c <TIM6_Init>
	ADC_Init();
 80027e8:	f7ff fae6 	bl	8001db8 <ADC_Init>
	calib_val = ADC_CALIB_REF_Read();
 80027ec:	f7ff fbe4 	bl	8001fb8 <ADC_CALIB_REF_Read>
 80027f0:	4602      	mov	r2, r0
 80027f2:	4b24      	ldr	r3, [pc, #144]	; (8002884 <main+0xb8>)
 80027f4:	601a      	str	r2, [r3, #0]
	GPIOC->ODR = 0;
 80027f6:	4b24      	ldr	r3, [pc, #144]	; (8002888 <main+0xbc>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	615a      	str	r2, [r3, #20]

	EEPROM_Write(eeprom_data);
 80027fc:	4823      	ldr	r0, [pc, #140]	; (800288c <main+0xc0>)
 80027fe:	f7ff fbe7 	bl	8001fd0 <EEPROM_Write>
	EEPROM_Read(eeprom_data_r,5);
 8002802:	2105      	movs	r1, #5
 8002804:	4822      	ldr	r0, [pc, #136]	; (8002890 <main+0xc4>)
 8002806:	f7ff fbff 	bl	8002008 <EEPROM_Read>
	//EEPROM_Read(eeprom_data_r);

	while (1) {

		LL_GPIO_SetOutputPin(GPIOA, _3V3_EN	);
 800280a:	2140      	movs	r1, #64	; 0x40
 800280c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002810:	f7ff ffce 	bl	80027b0 <LL_GPIO_SetOutputPin>
		LL_GPIO_SetOutputPin(GPIOA, _5V_EN	);
 8002814:	2180      	movs	r1, #128	; 0x80
 8002816:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800281a:	f7ff ffc9 	bl	80027b0 <LL_GPIO_SetOutputPin>
		LL_GPIO_SetOutputPin(GPIOC,ULED1);
 800281e:	2110      	movs	r1, #16
 8002820:	4819      	ldr	r0, [pc, #100]	; (8002888 <main+0xbc>)
 8002822:	f7ff ffc5 	bl	80027b0 <LL_GPIO_SetOutputPin>
		GPIOC->ODR |= ULED2;
 8002826:	4a18      	ldr	r2, [pc, #96]	; (8002888 <main+0xbc>)
 8002828:	4b17      	ldr	r3, [pc, #92]	; (8002888 <main+0xbc>)
 800282a:	695b      	ldr	r3, [r3, #20]
 800282c:	f043 0320 	orr.w	r3, r3, #32
 8002830:	6153      	str	r3, [r2, #20]
		//ADC_VC_Read(&voltage,&consumption);
		//Temperature_Config(0x00);
		//Temperature_Read_float(&temp);
		TL_TIM6_Delay(50000);
 8002832:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002836:	f7ff ff99 	bl	800276c <TL_TIM6_Delay>
		GPIOC->ODR = 0;
 800283a:	4b13      	ldr	r3, [pc, #76]	; (8002888 <main+0xbc>)
 800283c:	2200      	movs	r2, #0
 800283e:	615a      	str	r2, [r3, #20]
		//ADC_VC_Read(&voltage,&consumption);
		AS3935_REG_SetDef();
 8002840:	f7ff fc82 	bl	8002148 <AS3935_REG_SetDef>
		as3935_reg=AS3935_REG_Read(0x01);
 8002844:	2001      	movs	r0, #1
 8002846:	f7ff fc39 	bl	80020bc <AS3935_REG_Read>
 800284a:	4603      	mov	r3, r0
 800284c:	461a      	mov	r2, r3
 800284e:	4b11      	ldr	r3, [pc, #68]	; (8002894 <main+0xc8>)
 8002850:	701a      	strb	r2, [r3, #0]
		AS3935_REG_Write(0x01,0x32);
 8002852:	2132      	movs	r1, #50	; 0x32
 8002854:	2001      	movs	r0, #1
 8002856:	f7ff fc57 	bl	8002108 <AS3935_REG_Write>
		as3935_reg=AS3935_REG_Read(0x01);
 800285a:	2001      	movs	r0, #1
 800285c:	f7ff fc2e 	bl	80020bc <AS3935_REG_Read>
 8002860:	4603      	mov	r3, r0
 8002862:	461a      	mov	r2, r3
 8002864:	4b0b      	ldr	r3, [pc, #44]	; (8002894 <main+0xc8>)
 8002866:	701a      	strb	r2, [r3, #0]
		AS3935_REG_SetDef();
 8002868:	f7ff fc6e 	bl	8002148 <AS3935_REG_SetDef>
		as3935_reg=AS3935_REG_Read(0x01);
 800286c:	2001      	movs	r0, #1
 800286e:	f7ff fc25 	bl	80020bc <AS3935_REG_Read>
 8002872:	4603      	mov	r3, r0
 8002874:	461a      	mov	r2, r3
 8002876:	4b07      	ldr	r3, [pc, #28]	; (8002894 <main+0xc8>)
 8002878:	701a      	strb	r2, [r3, #0]
		TL_TIM6_Delay(50000);
 800287a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800287e:	f7ff ff75 	bl	800276c <TL_TIM6_Delay>
		LL_GPIO_SetOutputPin(GPIOA, _3V3_EN	);
 8002882:	e7c2      	b.n	800280a <main+0x3e>
 8002884:	20000084 	.word	0x20000084
 8002888:	48000800 	.word	0x48000800
 800288c:	20000008 	.word	0x20000008
 8002890:	2000008c 	.word	0x2000008c
 8002894:	2000009c 	.word	0x2000009c

08002898 <SysTick_Handler>:
//}

__IO uint32_t TimmingDelay;

void SysTick_Handler(void)
{	 if(TimmingDelay !=0)
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0
 800289c:	4b06      	ldr	r3, [pc, #24]	; (80028b8 <SysTick_Handler+0x20>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d004      	beq.n	80028ae <SysTick_Handler+0x16>
	{
		TimmingDelay --;
 80028a4:	4b04      	ldr	r3, [pc, #16]	; (80028b8 <SysTick_Handler+0x20>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	3b01      	subs	r3, #1
 80028aa:	4a03      	ldr	r2, [pc, #12]	; (80028b8 <SysTick_Handler+0x20>)
 80028ac:	6013      	str	r3, [r2, #0]
	}
}
 80028ae:	bf00      	nop
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr
 80028b8:	200000a0 	.word	0x200000a0

080028bc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80028bc:	b480      	push	{r7}
 80028be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028c0:	4a17      	ldr	r2, [pc, #92]	; (8002920 <SystemInit+0x64>)
 80028c2:	4b17      	ldr	r3, [pc, #92]	; (8002920 <SystemInit+0x64>)
 80028c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80028cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80028d0:	4a14      	ldr	r2, [pc, #80]	; (8002924 <SystemInit+0x68>)
 80028d2:	4b14      	ldr	r3, [pc, #80]	; (8002924 <SystemInit+0x68>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f043 0301 	orr.w	r3, r3, #1
 80028da:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80028dc:	4b11      	ldr	r3, [pc, #68]	; (8002924 <SystemInit+0x68>)
 80028de:	2200      	movs	r2, #0
 80028e0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80028e2:	4a10      	ldr	r2, [pc, #64]	; (8002924 <SystemInit+0x68>)
 80028e4:	4b0f      	ldr	r3, [pc, #60]	; (8002924 <SystemInit+0x68>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80028ec:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80028f0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80028f2:	4b0c      	ldr	r3, [pc, #48]	; (8002924 <SystemInit+0x68>)
 80028f4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80028f8:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80028fa:	4a0a      	ldr	r2, [pc, #40]	; (8002924 <SystemInit+0x68>)
 80028fc:	4b09      	ldr	r3, [pc, #36]	; (8002924 <SystemInit+0x68>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002904:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002906:	4b07      	ldr	r3, [pc, #28]	; (8002924 <SystemInit+0x68>)
 8002908:	2200      	movs	r2, #0
 800290a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800290c:	4b04      	ldr	r3, [pc, #16]	; (8002920 <SystemInit+0x64>)
 800290e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002912:	609a      	str	r2, [r3, #8]
#endif
}
 8002914:	bf00      	nop
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	e000ed00 	.word	0xe000ed00
 8002924:	40021000 	.word	0x40021000

08002928 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8002928:	b480      	push	{r7}
 800292a:	b087      	sub	sp, #28
 800292c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0U, msirange = 0U, pllvco = 0U, pllr = 2U, pllsource = 0U, pllm = 2U;
 800292e:	2300      	movs	r3, #0
 8002930:	60fb      	str	r3, [r7, #12]
 8002932:	2300      	movs	r3, #0
 8002934:	617b      	str	r3, [r7, #20]
 8002936:	2300      	movs	r3, #0
 8002938:	613b      	str	r3, [r7, #16]
 800293a:	2302      	movs	r3, #2
 800293c:	60bb      	str	r3, [r7, #8]
 800293e:	2300      	movs	r3, #0
 8002940:	607b      	str	r3, [r7, #4]
 8002942:	2302      	movs	r3, #2
 8002944:	603b      	str	r3, [r7, #0]

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == RESET)
 8002946:	4b4f      	ldr	r3, [pc, #316]	; (8002a84 <SystemCoreClockUpdate+0x15c>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0308 	and.w	r3, r3, #8
 800294e:	2b00      	cmp	r3, #0
 8002950:	d107      	bne.n	8002962 <SystemCoreClockUpdate+0x3a>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 8002952:	4b4c      	ldr	r3, [pc, #304]	; (8002a84 <SystemCoreClockUpdate+0x15c>)
 8002954:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002958:	0a1b      	lsrs	r3, r3, #8
 800295a:	f003 030f 	and.w	r3, r3, #15
 800295e:	617b      	str	r3, [r7, #20]
 8002960:	e005      	b.n	800296e <SystemCoreClockUpdate+0x46>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 8002962:	4b48      	ldr	r3, [pc, #288]	; (8002a84 <SystemCoreClockUpdate+0x15c>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	091b      	lsrs	r3, r3, #4
 8002968:	f003 030f 	and.w	r3, r3, #15
 800296c:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 800296e:	4a46      	ldr	r2, [pc, #280]	; (8002a88 <SystemCoreClockUpdate+0x160>)
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002976:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002978:	4b42      	ldr	r3, [pc, #264]	; (8002a84 <SystemCoreClockUpdate+0x15c>)
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	f003 030c 	and.w	r3, r3, #12
 8002980:	2b0c      	cmp	r3, #12
 8002982:	d865      	bhi.n	8002a50 <SystemCoreClockUpdate+0x128>
 8002984:	a201      	add	r2, pc, #4	; (adr r2, 800298c <SystemCoreClockUpdate+0x64>)
 8002986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800298a:	bf00      	nop
 800298c:	080029c1 	.word	0x080029c1
 8002990:	08002a51 	.word	0x08002a51
 8002994:	08002a51 	.word	0x08002a51
 8002998:	08002a51 	.word	0x08002a51
 800299c:	080029c9 	.word	0x080029c9
 80029a0:	08002a51 	.word	0x08002a51
 80029a4:	08002a51 	.word	0x08002a51
 80029a8:	08002a51 	.word	0x08002a51
 80029ac:	080029d1 	.word	0x080029d1
 80029b0:	08002a51 	.word	0x08002a51
 80029b4:	08002a51 	.word	0x08002a51
 80029b8:	08002a51 	.word	0x08002a51
 80029bc:	080029d9 	.word	0x080029d9
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 80029c0:	4a32      	ldr	r2, [pc, #200]	; (8002a8c <SystemCoreClockUpdate+0x164>)
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	6013      	str	r3, [r2, #0]
      break;
 80029c6:	e047      	b.n	8002a58 <SystemCoreClockUpdate+0x130>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80029c8:	4b30      	ldr	r3, [pc, #192]	; (8002a8c <SystemCoreClockUpdate+0x164>)
 80029ca:	4a31      	ldr	r2, [pc, #196]	; (8002a90 <SystemCoreClockUpdate+0x168>)
 80029cc:	601a      	str	r2, [r3, #0]
      break;
 80029ce:	e043      	b.n	8002a58 <SystemCoreClockUpdate+0x130>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80029d0:	4b2e      	ldr	r3, [pc, #184]	; (8002a8c <SystemCoreClockUpdate+0x164>)
 80029d2:	4a30      	ldr	r2, [pc, #192]	; (8002a94 <SystemCoreClockUpdate+0x16c>)
 80029d4:	601a      	str	r2, [r3, #0]
      break;
 80029d6:	e03f      	b.n	8002a58 <SystemCoreClockUpdate+0x130>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80029d8:	4b2a      	ldr	r3, [pc, #168]	; (8002a84 <SystemCoreClockUpdate+0x15c>)
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	f003 0303 	and.w	r3, r3, #3
 80029e0:	607b      	str	r3, [r7, #4]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 80029e2:	4b28      	ldr	r3, [pc, #160]	; (8002a84 <SystemCoreClockUpdate+0x15c>)
 80029e4:	68db      	ldr	r3, [r3, #12]
 80029e6:	091b      	lsrs	r3, r3, #4
 80029e8:	f003 0307 	and.w	r3, r3, #7
 80029ec:	3301      	adds	r3, #1
 80029ee:	603b      	str	r3, [r7, #0]

      switch (pllsource)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d002      	beq.n	80029fc <SystemCoreClockUpdate+0xd4>
 80029f6:	2b03      	cmp	r3, #3
 80029f8:	d006      	beq.n	8002a08 <SystemCoreClockUpdate+0xe0>
 80029fa:	e00b      	b.n	8002a14 <SystemCoreClockUpdate+0xec>
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 80029fc:	4a24      	ldr	r2, [pc, #144]	; (8002a90 <SystemCoreClockUpdate+0x168>)
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a04:	613b      	str	r3, [r7, #16]
          break;
 8002a06:	e00b      	b.n	8002a20 <SystemCoreClockUpdate+0xf8>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 8002a08:	4a22      	ldr	r2, [pc, #136]	; (8002a94 <SystemCoreClockUpdate+0x16c>)
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a10:	613b      	str	r3, [r7, #16]
          break;
 8002a12:	e005      	b.n	8002a20 <SystemCoreClockUpdate+0xf8>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 8002a14:	697a      	ldr	r2, [r7, #20]
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a1c:	613b      	str	r3, [r7, #16]
          break;
 8002a1e:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 8002a20:	4b18      	ldr	r3, [pc, #96]	; (8002a84 <SystemCoreClockUpdate+0x15c>)
 8002a22:	68db      	ldr	r3, [r3, #12]
 8002a24:	0a1b      	lsrs	r3, r3, #8
 8002a26:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	fb02 f303 	mul.w	r3, r2, r3
 8002a30:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 8002a32:	4b14      	ldr	r3, [pc, #80]	; (8002a84 <SystemCoreClockUpdate+0x15c>)
 8002a34:	68db      	ldr	r3, [r3, #12]
 8002a36:	0e5b      	lsrs	r3, r3, #25
 8002a38:	f003 0303 	and.w	r3, r3, #3
 8002a3c:	3301      	adds	r3, #1
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	60bb      	str	r3, [r7, #8]
      SystemCoreClock = pllvco/pllr;
 8002a42:	693a      	ldr	r2, [r7, #16]
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a4a:	4a10      	ldr	r2, [pc, #64]	; (8002a8c <SystemCoreClockUpdate+0x164>)
 8002a4c:	6013      	str	r3, [r2, #0]
      break;
 8002a4e:	e003      	b.n	8002a58 <SystemCoreClockUpdate+0x130>

    default:
      SystemCoreClock = msirange;
 8002a50:	4a0e      	ldr	r2, [pc, #56]	; (8002a8c <SystemCoreClockUpdate+0x164>)
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	6013      	str	r3, [r2, #0]
      break;
 8002a56:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 8002a58:	4b0a      	ldr	r3, [pc, #40]	; (8002a84 <SystemCoreClockUpdate+0x15c>)
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	091b      	lsrs	r3, r3, #4
 8002a5e:	f003 030f 	and.w	r3, r3, #15
 8002a62:	4a0d      	ldr	r2, [pc, #52]	; (8002a98 <SystemCoreClockUpdate+0x170>)
 8002a64:	5cd3      	ldrb	r3, [r2, r3]
 8002a66:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8002a68:	4b08      	ldr	r3, [pc, #32]	; (8002a8c <SystemCoreClockUpdate+0x164>)
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a72:	4a06      	ldr	r2, [pc, #24]	; (8002a8c <SystemCoreClockUpdate+0x164>)
 8002a74:	6013      	str	r3, [r2, #0]
}
 8002a76:	bf00      	nop
 8002a78:	371c      	adds	r7, #28
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop
 8002a84:	40021000 	.word	0x40021000
 8002a88:	08002b68 	.word	0x08002b68
 8002a8c:	20000020 	.word	0x20000020
 8002a90:	00f42400 	.word	0x00f42400
 8002a94:	007a1200 	.word	0x007a1200
 8002a98:	08002b50 	.word	0x08002b50

08002a9c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002a9c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ad4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002aa0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002aa2:	e003      	b.n	8002aac <LoopCopyDataInit>

08002aa4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002aa4:	4b0c      	ldr	r3, [pc, #48]	; (8002ad8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002aa6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002aa8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002aaa:	3104      	adds	r1, #4

08002aac <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002aac:	480b      	ldr	r0, [pc, #44]	; (8002adc <LoopForever+0xa>)
	ldr	r3, =_edata
 8002aae:	4b0c      	ldr	r3, [pc, #48]	; (8002ae0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002ab0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002ab2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002ab4:	d3f6      	bcc.n	8002aa4 <CopyDataInit>
	ldr	r2, =_sbss
 8002ab6:	4a0b      	ldr	r2, [pc, #44]	; (8002ae4 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002ab8:	e002      	b.n	8002ac0 <LoopFillZerobss>

08002aba <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002aba:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002abc:	f842 3b04 	str.w	r3, [r2], #4

08002ac0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002ac0:	4b09      	ldr	r3, [pc, #36]	; (8002ae8 <LoopForever+0x16>)
	cmp	r2, r3
 8002ac2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002ac4:	d3f9      	bcc.n	8002aba <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002ac6:	f7ff fef9 	bl	80028bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002aca:	f000 f811 	bl	8002af0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002ace:	f7ff fe7d 	bl	80027cc <main>

08002ad2 <LoopForever>:

LoopForever:
    b LoopForever
 8002ad2:	e7fe      	b.n	8002ad2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002ad4:	2000c000 	.word	0x2000c000
	ldr	r3, =_sidata
 8002ad8:	08002ba0 	.word	0x08002ba0
	ldr	r0, =_sdata
 8002adc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002ae0:	20000024 	.word	0x20000024
	ldr	r2, =_sbss
 8002ae4:	20000024 	.word	0x20000024
	ldr	r3, = _ebss
 8002ae8:	200000a4 	.word	0x200000a4

08002aec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002aec:	e7fe      	b.n	8002aec <ADC1_IRQHandler>
	...

08002af0 <__libc_init_array>:
 8002af0:	b570      	push	{r4, r5, r6, lr}
 8002af2:	4e0d      	ldr	r6, [pc, #52]	; (8002b28 <__libc_init_array+0x38>)
 8002af4:	4c0d      	ldr	r4, [pc, #52]	; (8002b2c <__libc_init_array+0x3c>)
 8002af6:	1ba4      	subs	r4, r4, r6
 8002af8:	10a4      	asrs	r4, r4, #2
 8002afa:	2500      	movs	r5, #0
 8002afc:	42a5      	cmp	r5, r4
 8002afe:	d109      	bne.n	8002b14 <__libc_init_array+0x24>
 8002b00:	4e0b      	ldr	r6, [pc, #44]	; (8002b30 <__libc_init_array+0x40>)
 8002b02:	4c0c      	ldr	r4, [pc, #48]	; (8002b34 <__libc_init_array+0x44>)
 8002b04:	f000 f818 	bl	8002b38 <_init>
 8002b08:	1ba4      	subs	r4, r4, r6
 8002b0a:	10a4      	asrs	r4, r4, #2
 8002b0c:	2500      	movs	r5, #0
 8002b0e:	42a5      	cmp	r5, r4
 8002b10:	d105      	bne.n	8002b1e <__libc_init_array+0x2e>
 8002b12:	bd70      	pop	{r4, r5, r6, pc}
 8002b14:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002b18:	4798      	blx	r3
 8002b1a:	3501      	adds	r5, #1
 8002b1c:	e7ee      	b.n	8002afc <__libc_init_array+0xc>
 8002b1e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002b22:	4798      	blx	r3
 8002b24:	3501      	adds	r5, #1
 8002b26:	e7f2      	b.n	8002b0e <__libc_init_array+0x1e>
 8002b28:	08002b98 	.word	0x08002b98
 8002b2c:	08002b98 	.word	0x08002b98
 8002b30:	08002b98 	.word	0x08002b98
 8002b34:	08002b9c 	.word	0x08002b9c

08002b38 <_init>:
 8002b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b3a:	bf00      	nop
 8002b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b3e:	bc08      	pop	{r3}
 8002b40:	469e      	mov	lr, r3
 8002b42:	4770      	bx	lr

08002b44 <_fini>:
 8002b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b46:	bf00      	nop
 8002b48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b4a:	bc08      	pop	{r3}
 8002b4c:	469e      	mov	lr, r3
 8002b4e:	4770      	bx	lr
