<!DOCTYPE html>
<html lang="en">

<head><!-- Required meta tags always come first -->
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1,shrink-to-fit=no">
    <meta http-equiv="x-ua-compatible" content="ie=edge"><!-- Bootstrap CSS -->
    <link rel="stylesheet" href="css/main.63b51361e9cc224e8fb1.css">
    <title>Sarang Kudtarkar</title>
</head>

<body>
    <nav class="navbar navbar-dark navbar-expand-sm fixed-top">
        <div class="container">
            <button class="navbar-toggler" type="button" data-toggle="collapse" data-target="#Navbar">
                <span class="navbar-toggler-icon"></span>
            </button>
            <div class="collapse navbar-collapse" id="Navbar">
                <ul class="navbar-nav mr-auto">
                    <li class="nav-item active"><a class="nav-link" href="#">
                            <span class="fa fa-home fa-lg"></span> Home</a></li>
                    <li class="nav-item"><a class="nav-link" href="#aboutme">
                            <span class="fa fa-info fa-lg"></span> About</a></li>
                    <li class="nav-item"><a class="nav-link" href="#projects">
                            <span class="fa fa-list fa-lg"></span> Portfolio</a></li>
                    <li class="nav-item"><a class="nav-link" href="#contact">
                            <span class="fa fa-list fa-address-card fa-lg"></span> Contact</a></li>
                </ul>
            </div>
        </div>
    </nav>
    <header class="jumbotron">
        <div class="container">
            <div class="row row-header self-align-center">
                <div class="col-12 col-sm-6">
                    <h2>Hello, I'm Sarang Kudtarkar</h2>
                    <!--<div class="col-12 col-sm-9 align-self-center"><a role="button" class="btn btn-block nav-link"
                            href="#projects" id="viewWork">View my work</a></div>-->
                </div>
            </div>
        </div>
    </header>
    <div class="container">

        <div id="aboutme">
            <center>
                <!--<h3 class="headings" style="padding-bottom:0px;">About me</h3>-->
            </center>
        </div>

        <div class="row align-items-center">
            <div class="col-6 col-sm-5 col-md-3" style="padding-bottom:10px;">
                <img src="img/profile_updated.jpg" class="card-img-top img-thumbnail" alt="Profile Picture"
                    style="width:200px; height:200px; object-fit:cover; border-radius:50%;">
            </div>


            <div class="col-12 col-sm-7 col-md-9">
                <div class="card-body">
                    <p>
                    <h5 class="font-weight-light">
                        I am currently pursuing a Master by Research (ECE) at
                        IIIT, Hyderabad. My primary interests lie in VLSI design and EDA automation, and I am actively
                        seeking opportunities in these domains. My research at the Center for VLSI and Embedded Systems
                        Technologies (CVEST) Lab focuses on
                        applying machine learning techniques for PVT-aware VLSI circuit analysis.

                    </h5>
                    </p>

                </div>
                <hr>

            </div>

        </div>

        <center>
            <h3 class="headings" id="Publications">Research work</h3>
        </center>

        <div class="row row-content align-items-center">
            <div class="col-12 col-sm-4 order-sm-last col-md-6 add-padding"><img
                    class="img-fluid img-thumbnail align-self-center" src="img/scaling_plot.png" alt="LeakEstimator">
            </div>
            <div class="col-12 col-sm-8 order-sm-first col-md-6">
                <div class="media">
                    <div class="media-body">
                        <h2 class="d-none d-sm-block">LeakEstimator</h2>
                        <p class="d-none d-sm-block">The paper titled "LeakEstimator: A Unified Machine Learning-Based
                            Framework for Process, Voltage, and Temperature (PVT) Aware Leakage Power Estimation in
                            Digital Circuits" has been accepted at the 68th IEEE International Midwest Symposium on
                            Circuits and Systems Conference (MWSCAS 2025).</p>
                    </div>
                </div>
            </div>
        </div>

        <div class="row row-content align-items-center">
            <div class="col-12 col-sm-4 order-sm-last col-md-6 add-padding"><img
                    class="img-fluid img-thumbnail align-self-center" src="img/XOR2_10nm_compare_models.png"
                    alt="MAPIE">
            </div>
            <div class="col-12 col-sm-8 order-sm-first col-md-6">
                <div class="media">
                    <div class="media-body">
                        <h2 class="d-none d-sm-block">Uncertainty-Aware Analysis of Digital Circuits</h2>
                        <p class="d-none d-sm-block">MAPIE(Model Agnostic Prediction Interval Estimator)-based analysis
                            to identify low-confidence regions in ML
                            predictions, improving model reliability.</p>
                    </div>
                </div>
            </div>
        </div>


        <center>
            <h3 class="mt-0" id="projects">Projects</h3>
        </center>




        <div class="row row-content align-items-center">
            <div class="col-12 col-sm-4 order-sm-last col-md-6 add-padding"><img
                    class="img-fluid img-thumbnail align-self-center" src="img/async_fifo.png" alt="async_fifo"></div>
            <div class="col-12 col-sm-8 order-sm-first col-md-6">
                <div class="media">
                    <div class="media-body">
                        <h2 class="mt-0">RTL2GDS-Asynchronous-FIFO</h2>
                        <p class="d-none d-sm-block">RTL2GDS-Asynchronous-FIFO is an end-to-end implementation of an
                            asynchronous FIFO design, starting from RTL coding and progressing through the complete
                            RTL-to-GDSII flow. The project leverages OpenLane with the SkyWater 130nm PDK (Sky130) to
                            perform synthesis, floorplanning, placement, routing, and signoff checks. It demonstrates
                            the challenges of handling clock domain crossing in FIFO architectures and how design
                            constraints are managed during physical implementation.</p><a class="add-padding"
                            href="https://github.com/SarangKudtarkar/RTL2GDS-Asynchronous-FIFO">Project code</a>
                    </div>
                </div>
                <div class="col-12 col-sm-4"><i class="fa fa-microchip fa-2x"></i> <i class="fa fa-github fa-2x"></i>
                </div>
            </div>
        </div>

        <!--
        <div class="row row-content align-items-center">
            <div class="col-12 col-sm-4 order-sm-last col-md-6 add-padding"><img
                    class="img-fluid img-thumbnail align-self-center" src="img/waveform_gtkwave.png"
                    alt="waveform_gtkwave">
            </div>
            <div class="col-12 col-sm-8 order-sm-first col-md-6">
                <div class="media">
                    <div class="media-body">
                        <h2 class="mt-0">AXI_LITE
                        </h2>
                        <p class="d-none d-sm-block">AXI Lite Verilog Project demonstrates a hardware design and
                            verification flow for the AXI-Lite protocol using SystemVerilog. The project
                            implements a simple AXI-Lite master and slave along with a top-level integration module to
                            enable communication between them. A dedicated testbench is provided to simulate and
                            validate protocol behavior, data transactions, and interface correctness. </p><a
                            class="add-padding" href="https://github.com/SarangKudtarkar/AXI_LITE">Project code</a>
                    </div>
                </div>
                <div class="col-12 col-sm-4"><i class="fa fa-cogs fa-2x"></i> <i class="fa fa-github fa-2x"></i>
                </div>
            </div>
        </div>
        -->

        <div class="row row-content align-items-center">
            <div class="col-12 col-sm-4 order-sm-last col-md-6 add-padding"><img
                    class="img-fluid img-thumbnail align-self-center" src="img/dft_comb_atpg.png"
                    alt="Combinational ATPG using D - Algorithm"></div>
            <div class="col-12 col-sm-8 order-sm-first col-md-6">
                <div class="media">
                    <div class="media-body">
                        <h2 class="mt-0">Combinational ATPG using D - Algorithm</h2>
                        <p class="d-none d-sm-block">This project focuses on Automatic Test Pattern Generation (ATPG)
                            for combinational circuits using the D-Algorithm, which systematically generates input
                            patterns to detect faults like stuck-at-0 or stuck-at-1. The D-Algorithm works by applying
                            concepts of propagation, justification, and implication on a test cube, where unknown values
                            (X) are gradually resolved into defined inputs that expose faults at the outputs. Unlike
                            random test generation, it is a deterministic method, making it highly effective in ensuring
                            testability and reliability of digital circuits. For implementation, programming languages
                            like Python is preferred due to easier algorithmic modeling and data structure
                            handling, whereas hardware description languages like Verilog are mainly used for circuit
                            design and simulation.</p>
                            
                    </div>
                </div>
                <!--<div class="col-12 col-sm-4"><i class="fa fa-android fa-2x"></i> <i class="fa fa-github fa-2x"></i>-->
                </div>
            </div>
        </div>


        <!--
        <center>
            <div class="col-12 col-sm-6 align-self-center" id="more-projects"><a role="button"
                    class="btn btn-block nav-link" href="https://github.com/SarangKudtarkar">More projects</a></div>
        </center>
        <hr>
        -->

        <div class="row row-content align-items-center">

            <div class="col-6 col-sm-5 col-md-3">
                <center>
                    <h3 class="add-padding" id="experience">Work experience</h3>
                </center>
            </div>
            <div class="col-12 col-sm-7 col-md-9">
                <p></p>

                <h4 class="font-weight-light">LTI - Larsen and Toubro Infotech (July 2021 - Oct 2022)<br>
                    <h5 class="font-weight-light">Designed and maintained reusable automation frameworks in Python and
                        Selenium, reducing
                        defect detection time by 30% and improving regression coverage.<br>
                        <p></p>


                    </h5>
                </h4>
                </h6>
                </h5>
                </h4>


            </div>



            <div class="col-6 col-sm-5 col-md-3">
                <center>
                    <h3 class="add-padding" id="education">Education</h3>
                </center>
            </div>
            <div class="col-12 col-sm-7 col-md-9">
                <p></p>

                <h4 class="font-weight-light">MS by Research(ECE) (2023-2026)<br>
                    <h5 class="font-weight-light">International Institute of Information Technology Hyderabad
                        (IIITH)<br>
                        <h6 class="font-weight-light">CGPA: 9/10<p></p>
                </h4>
            </div>


            <div class="col-6 col-sm-5 col-md-3">
                <center>
                    <h3 class="add-padding" id="coursework">Technical Skills</h3>
                </center>
            </div>
            <div class="col-12 col-sm-7 col-md-9">
                <h5 class="font-weight-light"> Verilog, Python, C++, HSPICE<p></p>
                </h5>
            </div>



            <div class="col-6 col-sm-5 col-md-3">
                <center>
                    <h3 class="add-padding" id="coursework">Coursework</h3>
                </center>
            </div>
            <div class="col-12 col-sm-7 col-md-9">
                <h5 class="font-weight-light">Digital VLSI Design, Statistical Methods in Artificial Intelligence,
                    Design for Testability (DFT), Principles of Semiconductor Devices<p></p>
                </h5>
            </div>

        </div>







        <div>
            <center>
                <h3 class="headings" id="contact">Contact me</h3>
            </center>
            <div class="align-self-center">
                <div class="text-center"><a class="btn btn-social-icon btn-github"
                        href="https://github.com/SarangKudtarkar"><i class="fa fa-github fa-lg"></i></a> <a
                        class="btn btn-social-icon btn-linkedin" href="https://www.linkedin.com/in/sarang-kudtarkar/"><i
                            class="fa fa-linkedin fa-lg"></i></a> <a class="btn btn-social-icon"
                        href="mailto:sarangkudtarkar49@gmail.com"><i class="fa fa-envelope fa-lg"></i></a></div>
            </div><br>
        </div>
        <footer class="footer">
            <div class="container">
                <div class="row">
                    <div class="col-4 offset-1 col-sm-2">
                        <h5>Links</h5>
                        <ul class="list-unstyled">
                            <li><a href="#">Home</a></li>
                            <li><a href="#aboutme">About Us</a></li>
                            <li><a href="#projects">Portfolio</a></li>
                            <li><a href="#contact">Contact</a></li>
                        </ul>
                    </div>
                    <div class="col-7 col-sm-5"></div>
                    <div class="col-12 col-sm-4 align-self-center">
                        <div class="text-center"><a class="btn btn-social-icon btn-github"
                                href="https://github.com/SarangKudtarkar"><i class="fa fa-github fa-lg"></i></a> <a
                                class="btn btn-social-icon btn-linkedin"
                                href="https://www.linkedin.com/in/sarang-kudtarkar/"><i
                                    class="fa fa-linkedin fa-lg"></i></a> <a class="btn btn-social-icon"
                                href="mailto:sarangkudtarkar49@gmail.com"><i class="fa fa-envelope fa-lg"></i></a></div>
                    </div>
                </div>
                <div class="row justify-content-center">
                    <div class="auto">
                        <p>Sarang Kudtarkar 2025</p>
                    </div>
                </div>
            </div>
        </footer><!-- jQuery first, then Popper.js, then Bootstrap JS. -->
        <script src="js/main.c64f5ce127f9bc8884d3.js"></script>
    </div>
</body>

</html>