$date
	Sun Sep 17 21:14:19 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testDecoder $end
$var wire 1 ! out0 $end
$var wire 1 " out1 $end
$var wire 1 # out2 $end
$var wire 1 $ out3 $end
$var reg 1 % addr0 $end
$var reg 1 & addr1 $end
$var reg 1 ' enable $end
$scope module decoder $end
$var wire 1 ( _a0 $end
$var wire 1 ) _a1 $end
$var wire 1 * a0 $end
$var wire 1 + a1 $end
$var wire 1 , enable $end
$var wire 1 ! o0 $end
$var wire 1 " o1 $end
$var wire 1 # o2 $end
$var wire 1 $ o3 $end
$var wire 1 - p0 $end
$var wire 1 . p1 $end
$var wire 1 / p2 $end
$var wire 1 0 p3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z0
z/
z.
x-
0,
0+
0*
z)
z(
0'
0&
0%
z$
z#
z"
z!
$end
#50000
0$
0#
0"
0!
00
0/
0.
1(
1)
#100000
1-
#1000000
1%
1*
#1050000
0(
1.
#1100000
0-
#2000000
1&
1+
0%
0*
#2050000
0)
1(
0.
#2100000
1/
#3000000
1%
1*
#3050000
0(
10
#3100000
0/
#4000000
0&
0+
0%
0*
1'
1,
#4050000
1)
1(
00
1$
#4100000
1-
0$
#4150000
1!
#5000000
1%
1*
#5050000
0(
1.
#5100000
0-
1"
#5150000
0!
#6000000
1&
1+
0%
0*
#6050000
0)
1(
0.
#6100000
1/
0"
#6150000
1#
#7000000
1%
1*
#7050000
0(
10
#7100000
0/
1$
#7150000
0#
#8000000
