INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nana/6111Projects/4BitComparator/4BitComparator.srcs/sources_1/new/1BitComparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneBC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nana/6111Projects/4BitComparator/4BitComparator.srcs/sources_1/new/2BitComparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoBC
INFO: [VRFC 10-2458] undeclared symbol G, assumed default net type wire [C:/Users/Nana/6111Projects/4BitComparator/4BitComparator.srcs/sources_1/new/2BitComparator.sv:11]
INFO: [VRFC 10-2458] undeclared symbol L, assumed default net type wire [C:/Users/Nana/6111Projects/4BitComparator/4BitComparator.srcs/sources_1/new/2BitComparator.sv:12]
INFO: [VRFC 10-2458] undeclared symbol E, assumed default net type wire [C:/Users/Nana/6111Projects/4BitComparator/4BitComparator.srcs/sources_1/new/2BitComparator.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nana/6111Projects/4BitComparator/4BitComparator.srcs/sources_1/new/4BitComparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBC
INFO: [VRFC 10-2458] undeclared symbol G, assumed default net type wire [C:/Users/Nana/6111Projects/4BitComparator/4BitComparator.srcs/sources_1/new/4BitComparator.sv:11]
INFO: [VRFC 10-2458] undeclared symbol L, assumed default net type wire [C:/Users/Nana/6111Projects/4BitComparator/4BitComparator.srcs/sources_1/new/4BitComparator.sv:12]
INFO: [VRFC 10-2458] undeclared symbol E, assumed default net type wire [C:/Users/Nana/6111Projects/4BitComparator/4BitComparator.srcs/sources_1/new/4BitComparator.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nana/6111Projects/4BitComparator/4BitComparator.srcs/sim_1/new/4BC_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBC_tb
