<stg><name>bgsub_Block__proc</name>


<trans_list>

<trans id="358" from="1" to="6">
<condition id="145">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="1" to="2">
<condition id="147">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="2" to="3">
<condition id="148">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="2" to="2">
<condition id="150">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="3" to="4">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="4" to="5">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="5" to="6">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="6" to="7">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="7" to="8">
<condition id="157">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="8" to="9">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="9" to="10">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="10" to="11">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="11" to="12">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="12" to="13">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="13" to="14">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="14" to="15">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="15" to="18">
<condition id="273">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="15" to="16">
<condition id="276">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="16" to="17">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="17" to="15">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="18" to="19">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="19" to="20">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="20" to="21">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="21" to="22">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="22" to="23">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="23" to="24">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="24" to="25">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="25" to="26">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="26" to="29">
<condition id="277">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="26" to="27">
<condition id="280">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="27" to="28">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="28" to="26">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="29" to="30">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="30" to="31">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="31" to="32">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="32" to="33">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="33" to="34">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="34" to="35">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="35" to="36">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="36" to="37">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="37" to="40">
<condition id="281">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="37" to="38">
<condition id="284">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="38" to="39">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="39" to="37">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="40" to="41">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="41" to="42">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="42" to="43">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="43" to="44">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="44" to="45">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="45" to="46">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="46" to="47">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="47" to="48">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="48" to="51">
<condition id="285">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="48" to="49">
<condition id="288">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="49" to="50">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="50" to="48">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="51" to="52">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="52" to="53">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="53" to="56">
<condition id="289">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="53" to="54">
<condition id="292">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="54" to="55">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="55" to="53">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="56" to="57">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="57" to="58">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="58" to="59">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="59" to="60">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="60" to="61">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="61" to="64">
<condition id="293">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="61" to="62">
<condition id="296">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="62" to="63">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="63" to="61">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="64" to="65">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="65" to="66">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="66" to="67">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="67" to="68">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="68" to="69">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="69" to="72">
<condition id="297">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="69" to="70">
<condition id="300">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="70" to="71">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="71" to="69">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="72" to="73">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="73" to="74">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="74" to="75">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="75" to="76">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="76" to="77">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="77" to="80">
<condition id="301">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="77" to="78">
<condition id="304">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="78" to="79">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="79" to="77">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="80" to="81">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="81" to="82">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="82" to="83">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="83" to="84">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="84" to="7">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:0  %frame_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %frame_in)

]]></node>
<StgValue><ssdm name="frame_in_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1  %frame_out2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %frame_out2)

]]></node>
<StgValue><ssdm name="frame_out2_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2  %bgmodel1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %bgmodel1)

]]></node>
<StgValue><ssdm name="bgmodel1_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3  %init_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %init)

]]></node>
<StgValue><ssdm name="init_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:4  %tmp_111_cast = sext i32 %frame_in_read to i33

]]></node>
<StgValue><ssdm name="tmp_111_cast"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:5  %tmp_112_cast = sext i32 %frame_out2_read to i33

]]></node>
<StgValue><ssdm name="tmp_112_cast"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:6  %tmp_111 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bgmodel1_read, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="31" op_0_bw="30">
<![CDATA[
newFuncRoot:7  %tmp_113_cast = zext i30 %tmp_111 to i31

]]></node>
<StgValue><ssdm name="tmp_113_cast"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
newFuncRoot:8  call void (...)* @_ssdm_op_SpecInterface(i8* %frame_out, [6 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 76800, [1 x i8]* @p_str1805, [6 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
newFuncRoot:9  call void (...)* @_ssdm_op_SpecInterface(i8* %frame_out, [6 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 76800, [1 x i8]* @p_str1805, [6 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
newFuncRoot:10  call void (...)* @_ssdm_op_SpecInterface(float* %bgmodel, [6 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 614400, [1 x i8]* @p_str1805, [6 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:11  %part_bgmodel = alloca [2560 x float], align 16

]]></node>
<StgValue><ssdm name="part_bgmodel"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:12  %part_frame_in = alloca [320 x i8], align 16

]]></node>
<StgValue><ssdm name="part_frame_in"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="64">
<![CDATA[
newFuncRoot:13  %part_frame_out = alloca [320 x i1], align 1

]]></node>
<StgValue><ssdm name="part_frame_out"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:14  %part2_bgmodel = alloca [2560 x float], align 16

]]></node>
<StgValue><ssdm name="part2_bgmodel"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:15  %part2_frame_in = alloca [320 x i8], align 16

]]></node>
<StgValue><ssdm name="part2_frame_in"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="1" op_0_bw="64">
<![CDATA[
newFuncRoot:16  %part2_frame_out = alloca [320 x i1], align 1

]]></node>
<StgValue><ssdm name="part2_frame_out"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
newFuncRoot:17  br i1 %init_read, label %.preheader.preheader, label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="64" op_0_bw="30">
<![CDATA[
.preheader.preheader:0  %tmp_112 = zext i30 %tmp_111 to i64

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.preheader.preheader:1  %bgmodel_addr = getelementptr float* %bgmodel, i64 %tmp_112

]]></node>
<StgValue><ssdm name="bgmodel_addr"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:2  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %bgmodel_addr, i32 307200)

]]></node>
<StgValue><ssdm name="p_wr_req"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
.preheader:0  %p = phi i19 [ %p_1, %0 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader:1  %exitcond = icmp eq i19 %p, -217088

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 307200, i64 307200, i64 307200)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader:3  %p_1 = add i19 %p, 1

]]></node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.loopexit.loopexit, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.m_axi.floatP(float* %bgmodel_addr, float 0.000000e+00, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="2" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="115" st_id="3" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="116" st_id="4" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="117" st_id="5" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="118" st_id="6" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:1  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:0  %learningRate = phi float [ 0.000000e+00, %newFuncRoot ], [ 1.000000e+00, %.loopexit.loopexit ]

]]></node>
<StgValue><ssdm name="learningRate"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %part = phi i7 [ 0, %.loopexit ], [ %part_1, %burst.wr.end83 ]

]]></node>
<StgValue><ssdm name="part"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %tmp_53 = icmp ult i7 %part, -8

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 60, i64 60, i64 60)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_53, label %2, label %.exitStub

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
:1  %p_shl = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %part, i8 0)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="16" op_0_bw="15">
<![CDATA[
:2  %p_shl_cast = zext i15 %p_shl to i16

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:3  %p_shl2 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %part, i6 0)

]]></node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="16" op_0_bw="13">
<![CDATA[
:4  %p_shl2_cast = zext i13 %p_shl2 to i16

]]></node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_54 = add i16 %p_shl_cast, %p_shl2_cast

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="33" op_0_bw="16">
<![CDATA[
:6  %tmp_113 = zext i16 %tmp_54 to i33

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:7  %tmp_114 = add i33 %tmp_111_cast, %tmp_113

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="64" op_0_bw="33">
<![CDATA[
:8  %tmp_115 = sext i33 %tmp_114 to i64

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:9  %frame_out_addr = getelementptr i8* %frame_out, i64 %tmp_115

]]></node>
<StgValue><ssdm name="frame_out_addr"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="0">
<![CDATA[
.exitStub:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="136" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 320)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="137" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 320)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="138" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 320)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="139" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 320)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="140" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 320)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="141" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 320)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1810) nounwind

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 320)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %burst.rd.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
burst.rd.header:0  %indvar = phi i9 [ 0, %2 ], [ %indvar_next, %burst.rd.body ]

]]></node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.header:1  %exitcond1 = icmp eq i9 %indvar, -192

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.header:3  %indvar_next = add i9 %indvar, 1

]]></node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:4  br i1 %exitcond1, label %burst.rd.end, label %burst.rd.body

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="150" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body:3  %frame_out_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %frame_out_addr)

]]></node>
<StgValue><ssdm name="frame_out_addr_read"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="151" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="152" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.body:1  %empty_58 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="153" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body:2  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memcpy_OC_OC_frame_in_str) nounwind

]]></node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="64" op_0_bw="9">
<![CDATA[
burst.rd.body:4  %tmp_57 = zext i9 %indvar to i64

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="155" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:5  %part_frame_in_addr = getelementptr [320 x i8]* %part_frame_in, i64 0, i64 %tmp_57

]]></node>
<StgValue><ssdm name="part_frame_in_addr"/></StgValue>
</operation>

<operation id="156" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
burst.rd.body:6  store i8 %frame_out_addr_read, i8* %part_frame_in_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.body:7  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind

]]></node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body:8  br label %burst.rd.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="159" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="18" op_0_bw="18" op_1_bw="7" op_2_bw="11">
<![CDATA[
burst.rd.end:0  %p_shl3 = call i18 @_ssdm_op_BitConcatenate.i18.i7.i11(i7 %part, i11 0)

]]></node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="160" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="19" op_0_bw="18">
<![CDATA[
burst.rd.end:1  %p_shl3_cast = zext i18 %p_shl3 to i19

]]></node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="161" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="9">
<![CDATA[
burst.rd.end:2  %p_shl4 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %part, i9 0)

]]></node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="162" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="19" op_0_bw="16">
<![CDATA[
burst.rd.end:3  %p_shl4_cast = zext i16 %p_shl4 to i19

]]></node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="163" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
burst.rd.end:4  %tmp_55 = add i19 %p_shl3_cast, %p_shl4_cast

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="164" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="31" op_0_bw="19">
<![CDATA[
burst.rd.end:5  %tmp_116 = zext i19 %tmp_55 to i31

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="165" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
burst.rd.end:6  %tmp_117 = add i31 %tmp_113_cast, %tmp_116

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="166" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="64" op_0_bw="31">
<![CDATA[
burst.rd.end:7  %tmp_118 = zext i31 %tmp_117 to i64

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
burst.rd.end:8  %bgmodel_addr_17 = getelementptr float* %bgmodel, i64 %tmp_118

]]></node>
<StgValue><ssdm name="bgmodel_addr_17"/></StgValue>
</operation>

<operation id="168" st_id="19" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end:9  %p_rd_req110 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 2560)

]]></node>
<StgValue><ssdm name="p_rd_req110"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="169" st_id="20" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end:9  %p_rd_req110 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 2560)

]]></node>
<StgValue><ssdm name="p_rd_req110"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="170" st_id="21" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end:9  %p_rd_req110 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 2560)

]]></node>
<StgValue><ssdm name="p_rd_req110"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="171" st_id="22" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end:9  %p_rd_req110 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 2560)

]]></node>
<StgValue><ssdm name="p_rd_req110"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="172" st_id="23" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end:9  %p_rd_req110 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 2560)

]]></node>
<StgValue><ssdm name="p_rd_req110"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="173" st_id="24" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end:9  %p_rd_req110 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 2560)

]]></node>
<StgValue><ssdm name="p_rd_req110"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="174" st_id="25" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end:9  %p_rd_req110 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 2560)

]]></node>
<StgValue><ssdm name="p_rd_req110"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end:10  br label %burst.rd.header7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="176" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
burst.rd.header7:0  %indvar9 = phi i12 [ 0, %burst.rd.end ], [ %indvar_next1, %burst.rd.body8 ]

]]></node>
<StgValue><ssdm name="indvar9"/></StgValue>
</operation>

<operation id="177" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
burst.rd.header7:1  %exitcond4 = icmp eq i12 %indvar9, -1536

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="178" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header7:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2560, i64 2560, i64 2560)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
burst.rd.header7:3  %indvar_next1 = add i12 %indvar9, 1

]]></node>
<StgValue><ssdm name="indvar_next1"/></StgValue>
</operation>

<operation id="180" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header7:4  br i1 %exitcond4, label %burst.rd.end6, label %burst.rd.body8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="181" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body8:3  %bgmodel_addr_17_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bgmodel_addr_17)

]]></node>
<StgValue><ssdm name="bgmodel_addr_17_read"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="182" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body8:0  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstread_rbegin1"/></StgValue>
</operation>

<operation id="183" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.body8:1  %empty_60 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="184" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body8:2  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_part_bgmodel_OC_bgmo) nounwind

]]></node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="185" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="64" op_0_bw="12">
<![CDATA[
burst.rd.body8:4  %tmp_61 = zext i12 %indvar9 to i64

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="186" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body8:5  %part_bgmodel_addr = getelementptr [2560 x float]* %part_bgmodel, i64 0, i64 %tmp_61

]]></node>
<StgValue><ssdm name="part_bgmodel_addr"/></StgValue>
</operation>

<operation id="187" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
burst.rd.body8:6  store float %bgmodel_addr_17_read, float* %part_bgmodel_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.body8:7  %burstread_rend16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin1) nounwind

]]></node>
<StgValue><ssdm name="burstread_rend16"/></StgValue>
</operation>

<operation id="189" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body8:8  br label %burst.rd.header7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="190" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
burst.rd.end6:0  %tmp_58 = or i7 %part, 1

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="191" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
burst.rd.end6:1  %p_shl5 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %tmp_58, i8 0)

]]></node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="192" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="16" op_0_bw="15">
<![CDATA[
burst.rd.end6:2  %p_shl5_cast = zext i15 %p_shl5 to i16

]]></node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="193" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
burst.rd.end6:3  %p_shl6 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_58, i6 0)

]]></node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="194" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="16" op_0_bw="13">
<![CDATA[
burst.rd.end6:4  %p_shl6_cast = zext i13 %p_shl6 to i16

]]></node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="195" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.end6:5  %tmp_59 = add i16 %p_shl5_cast, %p_shl6_cast

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="196" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="33" op_0_bw="16">
<![CDATA[
burst.rd.end6:6  %tmp_119 = zext i16 %tmp_59 to i33

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="197" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
burst.rd.end6:7  %tmp_120 = add i33 %tmp_111_cast, %tmp_119

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="198" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="64" op_0_bw="33">
<![CDATA[
burst.rd.end6:8  %tmp_121 = sext i33 %tmp_120 to i64

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="199" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
burst.rd.end6:9  %frame_out_addr_2 = getelementptr i8* %frame_out, i64 %tmp_121

]]></node>
<StgValue><ssdm name="frame_out_addr_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="200" st_id="30" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end6:10  %p_rd_req111 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 320)

]]></node>
<StgValue><ssdm name="p_rd_req111"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="201" st_id="31" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end6:10  %p_rd_req111 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 320)

]]></node>
<StgValue><ssdm name="p_rd_req111"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="202" st_id="32" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end6:10  %p_rd_req111 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 320)

]]></node>
<StgValue><ssdm name="p_rd_req111"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="203" st_id="33" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end6:10  %p_rd_req111 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 320)

]]></node>
<StgValue><ssdm name="p_rd_req111"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="204" st_id="34" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end6:10  %p_rd_req111 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 320)

]]></node>
<StgValue><ssdm name="p_rd_req111"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="205" st_id="35" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end6:10  %p_rd_req111 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 320)

]]></node>
<StgValue><ssdm name="p_rd_req111"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="206" st_id="36" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end6:10  %p_rd_req111 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 320)

]]></node>
<StgValue><ssdm name="p_rd_req111"/></StgValue>
</operation>

<operation id="207" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end6:11  br label %burst.rd.header19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="208" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
burst.rd.header19:0  %indvar1 = phi i9 [ 0, %burst.rd.end6 ], [ %indvar_next2, %burst.rd.body20 ]

]]></node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="209" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.header19:1  %exitcond5 = icmp eq i9 %indvar1, -192

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="210" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header19:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.header19:3  %indvar_next2 = add i9 %indvar1, 1

]]></node>
<StgValue><ssdm name="indvar_next2"/></StgValue>
</operation>

<operation id="212" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header19:4  br i1 %exitcond5, label %burst.rd.end18, label %burst.rd.body20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="213" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body20:3  %frame_out_addr_2_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %frame_out_addr_2)

]]></node>
<StgValue><ssdm name="frame_out_addr_2_read"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="214" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body20:0  %burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstread_rbegin2"/></StgValue>
</operation>

<operation id="215" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.body20:1  %empty_62 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="216" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body20:2  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memcpy_OC_OC_frame_in_str) nounwind

]]></node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="217" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="9">
<![CDATA[
burst.rd.body20:4  %tmp_64 = zext i9 %indvar1 to i64

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="218" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body20:5  %part2_frame_in_addr = getelementptr [320 x i8]* %part2_frame_in, i64 0, i64 %tmp_64

]]></node>
<StgValue><ssdm name="part2_frame_in_addr"/></StgValue>
</operation>

<operation id="219" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
burst.rd.body20:6  store i8 %frame_out_addr_2_read, i8* %part2_frame_in_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.body20:7  %burstread_rend31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin2) nounwind

]]></node>
<StgValue><ssdm name="burstread_rend31"/></StgValue>
</operation>

<operation id="221" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body20:8  br label %burst.rd.header19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="222" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="18" op_0_bw="18" op_1_bw="7" op_2_bw="11">
<![CDATA[
burst.rd.end18:0  %p_shl7 = call i18 @_ssdm_op_BitConcatenate.i18.i7.i11(i7 %tmp_58, i11 0)

]]></node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="223" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="19" op_0_bw="18">
<![CDATA[
burst.rd.end18:1  %p_shl7_cast = zext i18 %p_shl7 to i19

]]></node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="224" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="9">
<![CDATA[
burst.rd.end18:2  %p_shl8 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %tmp_58, i9 0)

]]></node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="225" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="19" op_0_bw="16">
<![CDATA[
burst.rd.end18:3  %p_shl8_cast = zext i16 %p_shl8 to i19

]]></node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="226" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
burst.rd.end18:4  %tmp_62 = add i19 %p_shl7_cast, %p_shl8_cast

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="227" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="31" op_0_bw="19">
<![CDATA[
burst.rd.end18:5  %tmp_122 = zext i19 %tmp_62 to i31

]]></node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="228" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
burst.rd.end18:6  %tmp_123 = add i31 %tmp_113_cast, %tmp_122

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="229" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="64" op_0_bw="31">
<![CDATA[
burst.rd.end18:7  %tmp_124 = zext i31 %tmp_123 to i64

]]></node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="230" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
burst.rd.end18:8  %bgmodel_addr_18 = getelementptr float* %bgmodel, i64 %tmp_124

]]></node>
<StgValue><ssdm name="bgmodel_addr_18"/></StgValue>
</operation>

<operation id="231" st_id="41" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end18:9  %p_rd_req112 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 2560)

]]></node>
<StgValue><ssdm name="p_rd_req112"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="232" st_id="42" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end18:9  %p_rd_req112 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 2560)

]]></node>
<StgValue><ssdm name="p_rd_req112"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="233" st_id="43" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end18:9  %p_rd_req112 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 2560)

]]></node>
<StgValue><ssdm name="p_rd_req112"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="234" st_id="44" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end18:9  %p_rd_req112 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 2560)

]]></node>
<StgValue><ssdm name="p_rd_req112"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="235" st_id="45" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end18:9  %p_rd_req112 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 2560)

]]></node>
<StgValue><ssdm name="p_rd_req112"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="236" st_id="46" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end18:9  %p_rd_req112 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 2560)

]]></node>
<StgValue><ssdm name="p_rd_req112"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="237" st_id="47" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end18:9  %p_rd_req112 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 2560)

]]></node>
<StgValue><ssdm name="p_rd_req112"/></StgValue>
</operation>

<operation id="238" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end18:10  br label %burst.rd.header34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="239" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
burst.rd.header34:0  %indvar2 = phi i12 [ 0, %burst.rd.end18 ], [ %indvar_next3, %burst.rd.body35 ]

]]></node>
<StgValue><ssdm name="indvar2"/></StgValue>
</operation>

<operation id="240" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
burst.rd.header34:1  %exitcond6 = icmp eq i12 %indvar2, -1536

]]></node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="241" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header34:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2560, i64 2560, i64 2560)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
burst.rd.header34:3  %indvar_next3 = add i12 %indvar2, 1

]]></node>
<StgValue><ssdm name="indvar_next3"/></StgValue>
</operation>

<operation id="243" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header34:4  br i1 %exitcond6, label %burst.rd.end33, label %burst.rd.body35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="244" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body35:3  %bgmodel_addr_18_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bgmodel_addr_18)

]]></node>
<StgValue><ssdm name="bgmodel_addr_18_read"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="245" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body35:0  %burstread_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstread_rbegin3"/></StgValue>
</operation>

<operation id="246" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.body35:1  %empty_64 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind

]]></node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="247" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body35:2  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopName([29 x i8]* @memcpy_OC_part2_bgmodel_OC_bgm) nounwind

]]></node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="248" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="64" op_0_bw="12">
<![CDATA[
burst.rd.body35:4  %tmp_67 = zext i12 %indvar2 to i64

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="249" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body35:5  %part2_bgmodel_addr = getelementptr [2560 x float]* %part2_bgmodel, i64 0, i64 %tmp_67

]]></node>
<StgValue><ssdm name="part2_bgmodel_addr"/></StgValue>
</operation>

<operation id="250" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
burst.rd.body35:6  store float %bgmodel_addr_18_read, float* %part2_bgmodel_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.body35:7  %burstread_rend45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin3) nounwind

]]></node>
<StgValue><ssdm name="burstread_rend45"/></StgValue>
</operation>

<operation id="252" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body35:8  br label %burst.rd.header34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="253" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="32" op_4_bw="32">
<![CDATA[
burst.rd.end33:1  call fastcc void @bgsub_process([320 x i8]* %part_frame_in, [320 x i1]* %part_frame_out, [2560 x float]* %part_bgmodel, float %learningRate) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="32" op_4_bw="32">
<![CDATA[
burst.rd.end33:2  call fastcc void @bgsub_process([320 x i8]* %part2_frame_in, [320 x i1]* %part2_frame_out, [2560 x float]* %part2_bgmodel, float %learningRate) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="255" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end33:0  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1810, i32 %tmp) nounwind

]]></node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="256" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="32" op_4_bw="32">
<![CDATA[
burst.rd.end33:1  call fastcc void @bgsub_process([320 x i8]* %part_frame_in, [320 x i1]* %part_frame_out, [2560 x float]* %part_bgmodel, float %learningRate) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="32" op_4_bw="32">
<![CDATA[
burst.rd.end33:2  call fastcc void @bgsub_process([320 x i8]* %part2_frame_in, [320 x i1]* %part2_frame_out, [2560 x float]* %part2_bgmodel, float %learningRate) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.end33:3  %tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str1812) nounwind

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="259" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end33:4  %p_wr_req113 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %bgmodel_addr_17, i32 2560)

]]></node>
<StgValue><ssdm name="p_wr_req113"/></StgValue>
</operation>

<operation id="260" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end33:5  br label %burst.wr.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="261" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
burst.wr.header:0  %indvar3 = phi i12 [ 0, %burst.rd.end33 ], [ %indvar_next4, %burst.wr.body ]

]]></node>
<StgValue><ssdm name="indvar3"/></StgValue>
</operation>

<operation id="262" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
burst.wr.header:1  %exitcond7 = icmp eq i12 %indvar3, -1536

]]></node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="263" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2560, i64 2560, i64 2560)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
burst.wr.header:3  %indvar_next4 = add i12 %indvar3, 1

]]></node>
<StgValue><ssdm name="indvar_next4"/></StgValue>
</operation>

<operation id="265" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:4  br i1 %exitcond7, label %burst.wr.header57.preheader, label %burst.wr.body

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="64" op_0_bw="12">
<![CDATA[
burst.wr.body:3  %tmp_68 = zext i12 %indvar3 to i64

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="267" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:4  %part_bgmodel_addr_1 = getelementptr [2560 x float]* %part_bgmodel, i64 0, i64 %tmp_68

]]></node>
<StgValue><ssdm name="part_bgmodel_addr_1"/></StgValue>
</operation>

<operation id="268" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="12">
<![CDATA[
burst.wr.body:5  %part_bgmodel_load = load float* %part_bgmodel_addr_1, align 4

]]></node>
<StgValue><ssdm name="part_bgmodel_load"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="269" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="12">
<![CDATA[
burst.wr.body:5  %part_bgmodel_load = load float* %part_bgmodel_addr_1, align 4

]]></node>
<StgValue><ssdm name="part_bgmodel_load"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="270" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="271" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.wr.body:1  %empty_66 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str29) nounwind

]]></node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="272" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body:2  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_bgmodel_OC_part_bgmo) nounwind

]]></node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="273" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.wr.body:6  call void @_ssdm_op_Write.m_axi.floatP(float* %bgmodel_addr_17, float %part_bgmodel_load, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.body:7  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="275" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body:8  br label %burst.wr.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="276" st_id="56" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header57.preheader:0  %p_wr_resp114 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_17)

]]></node>
<StgValue><ssdm name="p_wr_resp114"/></StgValue>
</operation>

<operation id="277" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
burst.wr.header57.preheader:1  %tmp_125 = add i33 %tmp_113, %tmp_112_cast

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="278" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="64" op_0_bw="33">
<![CDATA[
burst.wr.header57.preheader:2  %tmp_126 = sext i33 %tmp_125 to i64

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="279" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
burst.wr.header57.preheader:3  %frame_out_addr_3 = getelementptr i8* %frame_out, i64 %tmp_126

]]></node>
<StgValue><ssdm name="frame_out_addr_3"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="280" st_id="57" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header57.preheader:0  %p_wr_resp114 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_17)

]]></node>
<StgValue><ssdm name="p_wr_resp114"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="281" st_id="58" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header57.preheader:0  %p_wr_resp114 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_17)

]]></node>
<StgValue><ssdm name="p_wr_resp114"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="282" st_id="59" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header57.preheader:0  %p_wr_resp114 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_17)

]]></node>
<StgValue><ssdm name="p_wr_resp114"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="283" st_id="60" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header57.preheader:0  %p_wr_resp114 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_17)

]]></node>
<StgValue><ssdm name="p_wr_resp114"/></StgValue>
</operation>

<operation id="284" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.header57.preheader:4  %p_wr_req108 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %frame_out_addr_3, i32 320)

]]></node>
<StgValue><ssdm name="p_wr_req108"/></StgValue>
</operation>

<operation id="285" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header57.preheader:5  br label %burst.wr.header57

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="286" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
burst.wr.header57:0  %indvar4 = phi i9 [ %indvar_next5, %burst.wr.body58 ], [ 0, %burst.wr.header57.preheader ]

]]></node>
<StgValue><ssdm name="indvar4"/></StgValue>
</operation>

<operation id="287" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.wr.header57:1  %exitcond8 = icmp eq i9 %indvar4, -192

]]></node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="288" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header57:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.wr.header57:3  %indvar_next5 = add i9 %indvar4, 1

]]></node>
<StgValue><ssdm name="indvar_next5"/></StgValue>
</operation>

<operation id="290" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header57:4  br i1 %exitcond8, label %burst.wr.header70.preheader, label %burst.wr.body58

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="64" op_0_bw="9">
<![CDATA[
burst.wr.body58:3  %tmp_70 = zext i9 %indvar4 to i64

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="292" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body58:4  %part_frame_out_addr = getelementptr [320 x i1]* %part_frame_out, i64 0, i64 %tmp_70

]]></node>
<StgValue><ssdm name="part_frame_out_addr"/></StgValue>
</operation>

<operation id="293" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="1" op_0_bw="9">
<![CDATA[
burst.wr.body58:5  %part_frame_out_load = load i1* %part_frame_out_addr, align 1

]]></node>
<StgValue><ssdm name="part_frame_out_load"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="294" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="1" op_0_bw="9">
<![CDATA[
burst.wr.body58:5  %part_frame_out_load = load i1* %part_frame_out_addr, align 1

]]></node>
<StgValue><ssdm name="part_frame_out_load"/></StgValue>
</operation>

<operation id="295" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
burst.wr.body58:6  %extLd = select i1 %part_frame_out_load, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="296" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body58:0  %burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rbegin1"/></StgValue>
</operation>

<operation id="297" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.wr.body58:1  %empty_55 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str39) nounwind

]]></node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="298" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body58:2  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memcpy_OC_frame_out_OC_str) nounwind

]]></node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="299" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
burst.wr.body58:7  call void @_ssdm_op_Write.m_axi.i8P(i8* %frame_out_addr_3, i8 %extLd, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.body58:8  %burstwrite_rend67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin1) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rend67"/></StgValue>
</operation>

<operation id="301" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body58:9  br label %burst.wr.header57

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="302" st_id="64" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.header70.preheader:0  %p_wr_resp109 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_3)

]]></node>
<StgValue><ssdm name="p_wr_resp109"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="303" st_id="65" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.header70.preheader:0  %p_wr_resp109 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_3)

]]></node>
<StgValue><ssdm name="p_wr_resp109"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="304" st_id="66" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.header70.preheader:0  %p_wr_resp109 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_3)

]]></node>
<StgValue><ssdm name="p_wr_resp109"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="305" st_id="67" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.header70.preheader:0  %p_wr_resp109 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_3)

]]></node>
<StgValue><ssdm name="p_wr_resp109"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="306" st_id="68" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.header70.preheader:0  %p_wr_resp109 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_3)

]]></node>
<StgValue><ssdm name="p_wr_resp109"/></StgValue>
</operation>

<operation id="307" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.header70.preheader:1  %p_wr_req106 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %bgmodel_addr_18, i32 2560)

]]></node>
<StgValue><ssdm name="p_wr_req106"/></StgValue>
</operation>

<operation id="308" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header70.preheader:2  br label %burst.wr.header70

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="309" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
burst.wr.header70:0  %indvar5 = phi i12 [ %indvar_next6, %burst.wr.body71 ], [ 0, %burst.wr.header70.preheader ]

]]></node>
<StgValue><ssdm name="indvar5"/></StgValue>
</operation>

<operation id="310" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
burst.wr.header70:1  %exitcond9 = icmp eq i12 %indvar5, -1536

]]></node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="311" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header70:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2560, i64 2560, i64 2560)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
burst.wr.header70:3  %indvar_next6 = add i12 %indvar5, 1

]]></node>
<StgValue><ssdm name="indvar_next6"/></StgValue>
</operation>

<operation id="313" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header70:4  br i1 %exitcond9, label %burst.wr.header84.preheader, label %burst.wr.body71

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="64" op_0_bw="12">
<![CDATA[
burst.wr.body71:3  %tmp_72 = zext i12 %indvar5 to i64

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="315" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body71:4  %part2_bgmodel_addr_1 = getelementptr [2560 x float]* %part2_bgmodel, i64 0, i64 %tmp_72

]]></node>
<StgValue><ssdm name="part2_bgmodel_addr_1"/></StgValue>
</operation>

<operation id="316" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="12">
<![CDATA[
burst.wr.body71:5  %part2_bgmodel_load = load float* %part2_bgmodel_addr_1, align 4

]]></node>
<StgValue><ssdm name="part2_bgmodel_load"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="317" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="12">
<![CDATA[
burst.wr.body71:5  %part2_bgmodel_load = load float* %part2_bgmodel_addr_1, align 4

]]></node>
<StgValue><ssdm name="part2_bgmodel_load"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="318" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body71:0  %burstwrite_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rbegin2"/></StgValue>
</operation>

<operation id="319" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.wr.body71:1  %empty_53 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str41) nounwind

]]></node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="320" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body71:2  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopName([33 x i8]* @memcpy_OC_bgmodel_OC_part2_bgm) nounwind

]]></node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="321" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.wr.body71:6  call void @_ssdm_op_Write.m_axi.floatP(float* %bgmodel_addr_18, float %part2_bgmodel_load, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.body71:7  %burstwrite_rend81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin2) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rend81"/></StgValue>
</operation>

<operation id="323" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body71:8  br label %burst.wr.header70

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="324" st_id="72" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header84.preheader:0  %p_wr_resp107 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_18)

]]></node>
<StgValue><ssdm name="p_wr_resp107"/></StgValue>
</operation>

<operation id="325" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
burst.wr.header84.preheader:1  %tmp_127 = add i33 %tmp_119, %tmp_112_cast

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="326" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="64" op_0_bw="33">
<![CDATA[
burst.wr.header84.preheader:2  %tmp_128 = sext i33 %tmp_127 to i64

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="327" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
burst.wr.header84.preheader:3  %frame_out_addr_4 = getelementptr i8* %frame_out, i64 %tmp_128

]]></node>
<StgValue><ssdm name="frame_out_addr_4"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="328" st_id="73" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header84.preheader:0  %p_wr_resp107 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_18)

]]></node>
<StgValue><ssdm name="p_wr_resp107"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="329" st_id="74" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header84.preheader:0  %p_wr_resp107 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_18)

]]></node>
<StgValue><ssdm name="p_wr_resp107"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="330" st_id="75" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header84.preheader:0  %p_wr_resp107 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_18)

]]></node>
<StgValue><ssdm name="p_wr_resp107"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="331" st_id="76" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header84.preheader:0  %p_wr_resp107 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_18)

]]></node>
<StgValue><ssdm name="p_wr_resp107"/></StgValue>
</operation>

<operation id="332" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.header84.preheader:4  %p_wr_req104 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %frame_out_addr_4, i32 320)

]]></node>
<StgValue><ssdm name="p_wr_req104"/></StgValue>
</operation>

<operation id="333" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header84.preheader:5  br label %burst.wr.header84

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="334" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
burst.wr.header84:0  %indvar6 = phi i9 [ %indvar_next7, %burst.wr.body85 ], [ 0, %burst.wr.header84.preheader ]

]]></node>
<StgValue><ssdm name="indvar6"/></StgValue>
</operation>

<operation id="335" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.wr.header84:1  %exitcond2 = icmp eq i9 %indvar6, -192

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="336" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header84:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.wr.header84:3  %indvar_next7 = add i9 %indvar6, 1

]]></node>
<StgValue><ssdm name="indvar_next7"/></StgValue>
</operation>

<operation id="338" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header84:4  br i1 %exitcond2, label %burst.wr.end83, label %burst.wr.body85

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="9">
<![CDATA[
burst.wr.body85:3  %tmp_74 = zext i9 %indvar6 to i64

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="340" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body85:4  %part2_frame_out_addr = getelementptr [320 x i1]* %part2_frame_out, i64 0, i64 %tmp_74

]]></node>
<StgValue><ssdm name="part2_frame_out_addr"/></StgValue>
</operation>

<operation id="341" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="1" op_0_bw="9">
<![CDATA[
burst.wr.body85:5  %part2_frame_out_load = load i1* %part2_frame_out_addr, align 1

]]></node>
<StgValue><ssdm name="part2_frame_out_load"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="342" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="1" op_0_bw="9">
<![CDATA[
burst.wr.body85:5  %part2_frame_out_load = load i1* %part2_frame_out_addr, align 1

]]></node>
<StgValue><ssdm name="part2_frame_out_load"/></StgValue>
</operation>

<operation id="343" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
burst.wr.body85:6  %extLd1 = select i1 %part2_frame_out_load, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="extLd1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="344" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body85:0  %burstwrite_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rbegin3"/></StgValue>
</operation>

<operation id="345" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.wr.body85:1  %empty_51 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str52) nounwind

]]></node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="346" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body85:2  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memcpy_OC_frame_out_OC_str) nounwind

]]></node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="347" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
burst.wr.body85:7  call void @_ssdm_op_Write.m_axi.i8P(i8* %frame_out_addr_4, i8 %extLd1, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.body85:8  %burstwrite_rend96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin3) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rend96"/></StgValue>
</operation>

<operation id="349" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body85:9  br label %burst.wr.header84

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="350" st_id="80" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end83:0  %p_wr_resp105 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_4)

]]></node>
<StgValue><ssdm name="p_wr_resp105"/></StgValue>
</operation>

<operation id="351" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
burst.wr.end83:2  %part_1 = add i7 %part, 2

]]></node>
<StgValue><ssdm name="part_1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="352" st_id="81" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end83:0  %p_wr_resp105 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_4)

]]></node>
<StgValue><ssdm name="p_wr_resp105"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="353" st_id="82" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end83:0  %p_wr_resp105 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_4)

]]></node>
<StgValue><ssdm name="p_wr_resp105"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="354" st_id="83" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end83:0  %p_wr_resp105 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_4)

]]></node>
<StgValue><ssdm name="p_wr_resp105"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="355" st_id="84" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end83:0  %p_wr_resp105 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_4)

]]></node>
<StgValue><ssdm name="p_wr_resp105"/></StgValue>
</operation>

<operation id="356" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.end83:1  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str1812, i32 %tmp_65) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="357" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.end83:3  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
