

================================================================
== Vitis HLS Report for 'exp_16_8_s'
================================================================
* Date:           Tue Nov 19 23:19:09 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_yolo_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.650 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    185|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|       0|     94|    -|
|Memory           |        0|    -|      61|     32|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|     531|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     592|    471|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |mul_25ns_18ns_43_1_1_U1  |mul_25ns_18ns_43_1_1  |        0|   1|  0|  47|    0|
    |mul_25ns_25ns_50_1_1_U2  |mul_25ns_25ns_50_1_1  |        0|   1|  0|  47|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |Total                    |                      |        0|   2|  0|  94|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |           Memory          |                     Module                     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |exp_x_msb_1_table_V_U      |exp_16_8_s_exp_x_msb_1_table_V_ROM_AUTO_1R      |        0|  25|  13|    0|    32|   25|     1|          800|
    |exp_x_msb_2_m_1_table_V_U  |exp_16_8_s_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R  |        0|  25|  13|    0|    32|   25|     1|          800|
    |f_x_lsb_table_V_U          |exp_16_8_s_f_x_lsb_table_V_ROM_AUTO_1R          |        0|  11|   6|    0|    32|   11|     1|          352|
    +---------------------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                      |                                                |        0|  61|  32|    0|    96|   61|     3|         1952|
    +---------------------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |exp_x_msb_2_lsb_m_1_V_fu_378_p2  |         +|   0|  0|  32|          25|          25|
    |ret_V_fu_368_p2                  |         +|   0|  0|  27|          20|          20|
    |y_l_V_fu_422_p2                  |         +|   0|  0|  32|          25|          25|
    |and_ln202_fu_405_p2              |       and|   0|  0|   2|           1|           1|
    |icmp_ln1649_fu_243_p2            |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln1653_fu_237_p2            |      icmp|   0|  0|   9|           4|           3|
    |overf_1_fu_459_p2                |      icmp|   0|  0|   8|           2|           1|
    |or_ln202_1_fu_297_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln202_2_fu_303_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln202_3_fu_436_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln202_fu_291_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln271_fu_481_p2               |        or|   0|  0|   2|           1|           1|
    |overf_2_fu_487_p2                |        or|   0|  0|   2|           1|           1|
    |ap_return                        |    select|   0|  0|  16|           1|          15|
    |select_ln190_fu_414_p3           |    select|   0|  0|   2|           1|           2|
    |y_V_3_fu_441_p3                  |    select|   0|  0|  22|           1|          22|
    |ap_enable_pp0                    |       xor|   0|  0|   2|           1|           2|
    |overf_fu_189_p2                  |       xor|   0|  0|   2|           1|           1|
    |xor_ln176_1_fu_217_p2            |       xor|   0|  0|   2|           1|           1|
    |xor_ln176_2_fu_231_p2            |       xor|   0|  0|   2|           1|           1|
    |xor_ln176_fu_203_p2              |       xor|   0|  0|   2|           1|           1|
    |y_V_fu_409_p2                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 185|         103|         139|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |exp_x_msb_1_V_reg_580                    |  25|   0|   25|          0|
    |exp_x_msb_1_V_reg_580_pp0_iter4_reg      |  25|   0|   25|          0|
    |exp_x_msb_2_lsb_m_1_V_reg_575            |  25|   0|   25|          0|
    |exp_x_msb_2_m_1_V_reg_559                |  25|   0|   25|          0|
    |exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg  |  25|   0|   25|          0|
    |f_x_lsb_V_reg_553                        |  11|   0|   11|          0|
    |f_x_lsb_V_reg_553_pp0_iter2_reg          |  11|   0|   11|          0|
    |icmp_ln1649_reg_522                      |   1|   0|    1|          0|
    |icmp_ln1653_reg_517                      |   1|   0|    1|          0|
    |or_ln202_2_reg_548                       |   1|   0|    1|          0|
    |p_Result_s_reg_511                       |   1|   0|    1|          0|
    |tmp_reg_527                              |   4|   0|    4|          0|
    |tmp_reg_527_pp0_iter1_reg                |   4|   0|    4|          0|
    |trunc_ln1_reg_565                        |  19|   0|   19|          0|
    |trunc_ln594_1_reg_532                    |   2|   0|    2|          0|
    |y_lo_s_V_reg_586                         |  25|   0|   25|          0|
    |icmp_ln1649_reg_522                      |  64|  32|    1|          0|
    |icmp_ln1653_reg_517                      |  64|  32|    1|          0|
    |or_ln202_2_reg_548                       |  64|  32|    1|          0|
    |p_Result_s_reg_511                       |  64|  32|    1|          0|
    |trunc_ln594_1_reg_532                    |  64|  32|    2|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 531| 160|  217|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|    exp<16, 8>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|    exp<16, 8>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|    exp<16, 8>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|    exp<16, 8>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|    exp<16, 8>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|    exp<16, 8>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|    exp<16, 8>|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|    exp<16, 8>|  return value|
|x          |   in|   16|     ap_none|             x|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:189]   --->   Operation 7 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_l_int = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %x_read, i32 8, i32 11"   --->   Operation 8 'partselect' 'x_l_int' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln594 = trunc i16 %x_read"   --->   Operation 9 'trunc' 'trunc_ln594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_l_fract = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln594, i3 0"   --->   Operation 10 'bitconcatenate' 'x_l_fract' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 15" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:189]   --->   Operation 11 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 11"   --->   Operation 12 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%overf = xor i1 %p_Result_s, i1 %p_Result_5"   --->   Operation 13 'xor' 'overf' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 12"   --->   Operation 14 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%xor_ln176 = xor i1 %p_Result_s, i1 %p_Result_6"   --->   Operation 15 'xor' 'xor_ln176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 13"   --->   Operation 16 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%xor_ln176_1 = xor i1 %p_Result_s, i1 %p_Result_7"   --->   Operation 17 'xor' 'xor_ln176_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 14"   --->   Operation 18 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%xor_ln176_2 = xor i1 %p_Result_s, i1 %p_Result_8"   --->   Operation 19 'xor' 'xor_ln176_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.30ns)   --->   "%icmp_ln1653 = icmp_eq  i4 %x_l_int, i4 7"   --->   Operation 20 'icmp' 'icmp_ln1653' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.88ns)   --->   "%icmp_ln1649 = icmp_ugt  i11 %x_l_fract, i11 1280"   --->   Operation 21 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %x_read, i32 7, i32 10"   --->   Operation 22 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %x_read, i32 2, i32 6"   --->   Operation 23 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln594_1 = trunc i16 %x_read"   --->   Operation 24 'trunc' 'trunc_ln594_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln594_1, i3 0"   --->   Operation 25 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i5 %tmp_15"   --->   Operation 26 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%f_x_lsb_table_V_addr = getelementptr i11 %f_x_lsb_table_V, i64 0, i64 %zext_ln541" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:230]   --->   Operation 27 'getelementptr' 'f_x_lsb_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%f_x_lsb_V = load i5 %f_x_lsb_table_V_addr" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:230]   --->   Operation 28 'load' 'f_x_lsb_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i5 %tmp_14"   --->   Operation 29 'zext' 'zext_ln541_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%exp_x_msb_2_m_1_table_V_addr = getelementptr i25 %exp_x_msb_2_m_1_table_V, i64 0, i64 %zext_ln541_1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 30 'getelementptr' 'exp_x_msb_2_m_1_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%exp_x_msb_2_m_1_V = load i5 %exp_x_msb_2_m_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 31 'load' 'exp_x_msb_2_m_1_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_1 : Operation 32 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202 = or i1 %xor_ln176, i1 %overf" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 32 'or' 'or_ln202' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%or_ln202_1 = or i1 %xor_ln176_1, i1 %xor_ln176_2" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 33 'or' 'or_ln202_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202_2 = or i1 %or_ln202_1, i1 %or_ln202" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 34 'or' 'or_ln202_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 35 [1/2] (2.32ns)   --->   "%f_x_lsb_V = load i5 %f_x_lsb_table_V_addr" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:230]   --->   Operation 35 'load' 'f_x_lsb_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_2 : Operation 36 [1/2] (2.32ns)   --->   "%exp_x_msb_2_m_1_V = load i5 %exp_x_msb_2_m_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 36 'load' 'exp_x_msb_2_m_1_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 3 <SV = 2> <Delay = 6.65>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_16 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %p_Result_s, i4 %tmp"   --->   Operation 37 'bitconcatenate' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_17 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i2.i5.i11, i2 %trunc_ln594_1, i5 0, i11 %f_x_lsb_V"   --->   Operation 38 'bitconcatenate' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i25 %exp_x_msb_2_m_1_V"   --->   Operation 39 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i18 %p_Result_17"   --->   Operation 40 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (6.65ns)   --->   "%r_V = mul i43 %zext_ln1271, i43 %zext_ln1273"   --->   Operation 41 'mul' 'r_V' <Predicate = true> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i19 @_ssdm_op_PartSelect.i19.i43.i32.i32, i43 %r_V, i32 24, i32 42"   --->   Operation 42 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i5 %p_Result_16"   --->   Operation 43 'zext' 'zext_ln541_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_addr = getelementptr i25 %exp_x_msb_1_table_V, i64 0, i64 %zext_ln541_2" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:261]   --->   Operation 44 'getelementptr' 'exp_x_msb_1_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (2.32ns)   --->   "%exp_x_msb_1_V = load i5 %exp_x_msb_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:261]   --->   Operation 45 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 4 <SV = 3> <Delay = 4.51>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln813_1 = zext i19 %trunc_ln1"   --->   Operation 46 'zext' 'zext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i2.i5.i11.i1, i2 %trunc_ln594_1, i5 0, i11 %f_x_lsb_V, i1 0"   --->   Operation 47 'bitconcatenate' 'rhs_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i19 %rhs_1"   --->   Operation 48 'zext' 'zext_ln1347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.16ns)   --->   "%ret_V = add i20 %zext_ln1347, i20 %zext_ln813_1"   --->   Operation 49 'add' 'ret_V' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i20 %ret_V"   --->   Operation 50 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (2.34ns)   --->   "%exp_x_msb_2_lsb_m_1_V = add i25 %exp_x_msb_2_m_1_V, i25 %zext_ln813"   --->   Operation 51 'add' 'exp_x_msb_2_lsb_m_1_V' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/2] (2.32ns)   --->   "%exp_x_msb_1_V = load i5 %exp_x_msb_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:261]   --->   Operation 52 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 5 <SV = 4> <Delay = 6.65>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i25 %exp_x_msb_1_V"   --->   Operation 53 'zext' 'zext_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i25 %exp_x_msb_2_lsb_m_1_V"   --->   Operation 54 'zext' 'zext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (6.65ns)   --->   "%r_V_4 = mul i50 %zext_ln1273_1, i50 %zext_ln1271_1"   --->   Operation 55 'mul' 'r_V_4' <Predicate = true> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%y_lo_s_V = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %r_V_4, i32 25, i32 49"   --->   Operation 56 'partselect' 'y_lo_s_V' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.27>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:41]   --->   Operation 57 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%and_ln202 = and i1 %icmp_ln1653, i1 %icmp_ln1649" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 58 'and' 'and_ln202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%y_V = xor i1 %p_Result_s, i1 1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:203]   --->   Operation 59 'xor' 'y_V' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%select_ln190 = select i1 %y_V, i22 4194303, i22 0" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:190]   --->   Operation 60 'select' 'select_ln190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (2.34ns)   --->   "%y_l_V = add i25 %exp_x_msb_1_V, i25 %y_lo_s_V"   --->   Operation 61 'add' 'y_l_V' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%y_V_1 = partselect i22 @_ssdm_op_PartSelect.i22.i25.i32.i32, i25 %y_l_V, i32 3, i32 24"   --->   Operation 62 'partselect' 'y_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%or_ln202_3 = or i1 %and_ln202, i1 %or_ln202_2" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 63 'or' 'or_ln202_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_V_3 = select i1 %or_ln202_3, i22 %select_ln190, i22 %y_V_1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 64 'select' 'y_V_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i2 @_ssdm_op_PartSelect.i2.i22.i32.i32, i22 %y_V_3, i32 20, i32 21" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:271]   --->   Operation 65 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.95ns)   --->   "%overf_1 = icmp_ne  i2 %tmp_11, i2 0" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:271]   --->   Operation 66 'icmp' 'overf_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %y_V_3, i32 19"   --->   Operation 67 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %y_V_3, i32 18"   --->   Operation 68 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%or_ln271 = or i1 %overf_1, i1 %p_Result_15" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:271]   --->   Operation 69 'or' 'or_ln271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%overf_2 = or i1 %or_ln271, i1 %p_Result_14" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:271]   --->   Operation 70 'or' 'overf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %y_V_3, i32 3, i32 18"   --->   Operation 71 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln274 = select i1 %overf_2, i16 32767, i16 %tmp_9" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:274]   --->   Operation 72 'select' 'select_ln274' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln953 = ret i16 %select_ln274" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:953]   --->   Operation 73 'ret' 'ret_ln953' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_x_lsb_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                       (read          ) [ 0000000]
x_l_int                      (partselect    ) [ 0000000]
trunc_ln594                  (trunc         ) [ 0000000]
x_l_fract                    (bitconcatenate) [ 0000000]
p_Result_s                   (bitselect     ) [ 0111111]
p_Result_5                   (bitselect     ) [ 0000000]
overf                        (xor           ) [ 0000000]
p_Result_6                   (bitselect     ) [ 0000000]
xor_ln176                    (xor           ) [ 0000000]
p_Result_7                   (bitselect     ) [ 0000000]
xor_ln176_1                  (xor           ) [ 0000000]
p_Result_8                   (bitselect     ) [ 0000000]
xor_ln176_2                  (xor           ) [ 0000000]
icmp_ln1653                  (icmp          ) [ 0111111]
icmp_ln1649                  (icmp          ) [ 0111111]
tmp                          (partselect    ) [ 0111000]
tmp_14                       (partselect    ) [ 0000000]
trunc_ln594_1                (trunc         ) [ 0111100]
tmp_15                       (bitconcatenate) [ 0000000]
zext_ln541                   (zext          ) [ 0000000]
f_x_lsb_table_V_addr         (getelementptr ) [ 0110000]
zext_ln541_1                 (zext          ) [ 0000000]
exp_x_msb_2_m_1_table_V_addr (getelementptr ) [ 0110000]
or_ln202                     (or            ) [ 0000000]
or_ln202_1                   (or            ) [ 0000000]
or_ln202_2                   (or            ) [ 0111111]
f_x_lsb_V                    (load          ) [ 0101100]
exp_x_msb_2_m_1_V            (load          ) [ 0101100]
p_Result_16                  (bitconcatenate) [ 0000000]
p_Result_17                  (bitconcatenate) [ 0000000]
zext_ln1271                  (zext          ) [ 0000000]
zext_ln1273                  (zext          ) [ 0000000]
r_V                          (mul           ) [ 0000000]
trunc_ln1                    (partselect    ) [ 0100100]
zext_ln541_2                 (zext          ) [ 0000000]
exp_x_msb_1_table_V_addr     (getelementptr ) [ 0100100]
zext_ln813_1                 (zext          ) [ 0000000]
rhs_1                        (bitconcatenate) [ 0000000]
zext_ln1347                  (zext          ) [ 0000000]
ret_V                        (add           ) [ 0000000]
zext_ln813                   (zext          ) [ 0000000]
exp_x_msb_2_lsb_m_1_V        (add           ) [ 0100010]
exp_x_msb_1_V                (load          ) [ 0100011]
zext_ln1271_1                (zext          ) [ 0000000]
zext_ln1273_1                (zext          ) [ 0000000]
r_V_4                        (mul           ) [ 0000000]
y_lo_s_V                     (partselect    ) [ 0100001]
specpipeline_ln41            (specpipeline  ) [ 0000000]
and_ln202                    (and           ) [ 0000000]
y_V                          (xor           ) [ 0000000]
select_ln190                 (select        ) [ 0000000]
y_l_V                        (add           ) [ 0000000]
y_V_1                        (partselect    ) [ 0000000]
or_ln202_3                   (or            ) [ 0000000]
y_V_3                        (select        ) [ 0000000]
tmp_11                       (partselect    ) [ 0000000]
overf_1                      (icmp          ) [ 0000000]
p_Result_14                  (bitselect     ) [ 0000000]
p_Result_15                  (bitselect     ) [ 0000000]
or_ln271                     (or            ) [ 0000000]
overf_2                      (or            ) [ 0000000]
tmp_9                        (partselect    ) [ 0000000]
select_ln274                 (select        ) [ 0000000]
ret_ln953                    (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f_x_lsb_table_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="exp_x_msb_2_m_1_table_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i2.i5.i11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i2.i5.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="x_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="f_x_lsb_table_V_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="5" slack="0"/>
<pin id="116" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_lsb_table_V_addr/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_lsb_V/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="exp_x_msb_2_m_1_table_V_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="25" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="5" slack="0"/>
<pin id="129" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_2_m_1_table_V_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="0"/>
<pin id="134" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_2_m_1_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="exp_x_msb_1_table_V_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="25" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="5" slack="0"/>
<pin id="142" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_V_addr/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_1_V/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="x_l_int_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="0"/>
<pin id="154" dir="0" index="2" bw="5" slack="0"/>
<pin id="155" dir="0" index="3" bw="5" slack="0"/>
<pin id="156" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_l_int/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="trunc_ln594_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln594/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="x_l_fract_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="11" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_l_fract/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_Result_s_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="16" slack="0"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="p_Result_5_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="0"/>
<pin id="184" dir="0" index="2" bw="5" slack="0"/>
<pin id="185" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="overf_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="overf/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="p_Result_6_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="0" index="2" bw="5" slack="0"/>
<pin id="199" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="xor_ln176_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln176/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_Result_7_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="0"/>
<pin id="212" dir="0" index="2" bw="5" slack="0"/>
<pin id="213" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="xor_ln176_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln176_1/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_Result_8_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="16" slack="0"/>
<pin id="226" dir="0" index="2" bw="5" slack="0"/>
<pin id="227" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="xor_ln176_2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln176_2/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln1653_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1653/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln1649_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="0"/>
<pin id="245" dir="0" index="1" bw="11" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1649/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="0" index="1" bw="16" slack="0"/>
<pin id="252" dir="0" index="2" bw="4" slack="0"/>
<pin id="253" dir="0" index="3" bw="5" slack="0"/>
<pin id="254" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_14_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="0"/>
<pin id="262" dir="0" index="2" bw="3" slack="0"/>
<pin id="263" dir="0" index="3" bw="4" slack="0"/>
<pin id="264" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln594_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln594_1/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_15_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="0" index="1" bw="2" slack="0"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln541_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln541_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_1/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="or_ln202_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="or_ln202_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_1/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="or_ln202_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_2/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_Result_16_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="2"/>
<pin id="312" dir="0" index="2" bw="4" slack="2"/>
<pin id="313" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_16/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="p_Result_17_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="18" slack="0"/>
<pin id="317" dir="0" index="1" bw="2" slack="2"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="0" index="3" bw="11" slack="1"/>
<pin id="320" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_17/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln1271_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="25" slack="1"/>
<pin id="325" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln1273_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="18" slack="0"/>
<pin id="328" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="r_V_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="25" slack="0"/>
<pin id="332" dir="0" index="1" bw="18" slack="0"/>
<pin id="333" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="19" slack="0"/>
<pin id="338" dir="0" index="1" bw="43" slack="0"/>
<pin id="339" dir="0" index="2" bw="6" slack="0"/>
<pin id="340" dir="0" index="3" bw="7" slack="0"/>
<pin id="341" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln541_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_2/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln813_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="19" slack="1"/>
<pin id="353" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_1/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="rhs_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="19" slack="0"/>
<pin id="356" dir="0" index="1" bw="2" slack="3"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="0" index="3" bw="11" slack="2"/>
<pin id="359" dir="0" index="4" bw="1" slack="0"/>
<pin id="360" dir="1" index="5" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_1/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln1347_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="19" slack="0"/>
<pin id="366" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="ret_V_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="19" slack="0"/>
<pin id="370" dir="0" index="1" bw="19" slack="0"/>
<pin id="371" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln813_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="20" slack="0"/>
<pin id="376" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="exp_x_msb_2_lsb_m_1_V_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="25" slack="2"/>
<pin id="380" dir="0" index="1" bw="20" slack="0"/>
<pin id="381" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_x_msb_2_lsb_m_1_V/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln1271_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="25" slack="1"/>
<pin id="385" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_1/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln1273_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="25" slack="1"/>
<pin id="388" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_1/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="r_V_4_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="25" slack="0"/>
<pin id="391" dir="0" index="1" bw="25" slack="0"/>
<pin id="392" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="y_lo_s_V_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="25" slack="0"/>
<pin id="397" dir="0" index="1" bw="50" slack="0"/>
<pin id="398" dir="0" index="2" bw="6" slack="0"/>
<pin id="399" dir="0" index="3" bw="7" slack="0"/>
<pin id="400" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_lo_s_V/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="and_ln202_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="5"/>
<pin id="407" dir="0" index="1" bw="1" slack="5"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln202/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="y_V_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="5"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_V/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="select_ln190_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="22" slack="0"/>
<pin id="417" dir="0" index="2" bw="22" slack="0"/>
<pin id="418" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln190/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="y_l_V_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="25" slack="2"/>
<pin id="424" dir="0" index="1" bw="25" slack="1"/>
<pin id="425" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_l_V/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="y_V_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="22" slack="0"/>
<pin id="428" dir="0" index="1" bw="25" slack="0"/>
<pin id="429" dir="0" index="2" bw="3" slack="0"/>
<pin id="430" dir="0" index="3" bw="6" slack="0"/>
<pin id="431" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V_1/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="or_ln202_3_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="5"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_3/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="y_V_3_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="22" slack="0"/>
<pin id="444" dir="0" index="2" bw="22" slack="0"/>
<pin id="445" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_3/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_11_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="2" slack="0"/>
<pin id="451" dir="0" index="1" bw="22" slack="0"/>
<pin id="452" dir="0" index="2" bw="6" slack="0"/>
<pin id="453" dir="0" index="3" bw="6" slack="0"/>
<pin id="454" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="overf_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="2" slack="0"/>
<pin id="461" dir="0" index="1" bw="2" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="overf_1/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="p_Result_14_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="22" slack="0"/>
<pin id="468" dir="0" index="2" bw="6" slack="0"/>
<pin id="469" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_Result_15_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="22" slack="0"/>
<pin id="476" dir="0" index="2" bw="6" slack="0"/>
<pin id="477" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="or_ln271_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln271/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="overf_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="overf_2/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_9_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="0"/>
<pin id="495" dir="0" index="1" bw="22" slack="0"/>
<pin id="496" dir="0" index="2" bw="3" slack="0"/>
<pin id="497" dir="0" index="3" bw="6" slack="0"/>
<pin id="498" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="select_ln274_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="16" slack="0"/>
<pin id="506" dir="0" index="2" bw="16" slack="0"/>
<pin id="507" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln274/6 "/>
</bind>
</comp>

<comp id="511" class="1005" name="p_Result_s_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="2"/>
<pin id="513" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="517" class="1005" name="icmp_ln1653_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="5"/>
<pin id="519" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln1653 "/>
</bind>
</comp>

<comp id="522" class="1005" name="icmp_ln1649_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="5"/>
<pin id="524" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln1649 "/>
</bind>
</comp>

<comp id="527" class="1005" name="tmp_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="4" slack="2"/>
<pin id="529" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="532" class="1005" name="trunc_ln594_1_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="2" slack="2"/>
<pin id="534" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln594_1 "/>
</bind>
</comp>

<comp id="538" class="1005" name="f_x_lsb_table_V_addr_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="5" slack="1"/>
<pin id="540" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_x_lsb_table_V_addr "/>
</bind>
</comp>

<comp id="543" class="1005" name="exp_x_msb_2_m_1_table_V_addr_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="1"/>
<pin id="545" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_m_1_table_V_addr "/>
</bind>
</comp>

<comp id="548" class="1005" name="or_ln202_2_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="5"/>
<pin id="550" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="or_ln202_2 "/>
</bind>
</comp>

<comp id="553" class="1005" name="f_x_lsb_V_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="11" slack="1"/>
<pin id="555" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="f_x_lsb_V "/>
</bind>
</comp>

<comp id="559" class="1005" name="exp_x_msb_2_m_1_V_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="25" slack="1"/>
<pin id="561" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_m_1_V "/>
</bind>
</comp>

<comp id="565" class="1005" name="trunc_ln1_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="19" slack="1"/>
<pin id="567" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="570" class="1005" name="exp_x_msb_1_table_V_addr_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="1"/>
<pin id="572" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_V_addr "/>
</bind>
</comp>

<comp id="575" class="1005" name="exp_x_msb_2_lsb_m_1_V_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="25" slack="1"/>
<pin id="577" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_lsb_m_1_V "/>
</bind>
</comp>

<comp id="580" class="1005" name="exp_x_msb_1_V_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="25" slack="1"/>
<pin id="582" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_V "/>
</bind>
</comp>

<comp id="586" class="1005" name="y_lo_s_V_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="25" slack="1"/>
<pin id="588" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="y_lo_s_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="46" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="46" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="106" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="164"><net_src comp="106" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="106" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="106" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="193"><net_src comp="173" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="181" pin="3"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="106" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="173" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="195" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="20" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="106" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="221"><net_src comp="173" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="209" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="20" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="106" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="173" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="223" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="151" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="165" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="10" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="106" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="36" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="106" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="42" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="272"><net_src comp="106" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="18" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="289"><net_src comp="259" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="295"><net_src comp="203" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="189" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="217" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="231" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="291" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="48" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="321"><net_src comp="50" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="52" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="329"><net_src comp="315" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="323" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="326" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="54" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="330" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="56" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="58" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="349"><net_src comp="309" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="361"><net_src comp="60" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="52" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="62" pin="0"/><net_sink comp="354" pin=4"/></net>

<net id="367"><net_src comp="354" pin="5"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="351" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="393"><net_src comp="386" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="383" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="401"><net_src comp="64" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="389" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="66" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="404"><net_src comp="68" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="413"><net_src comp="78" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="409" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="80" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="82" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="432"><net_src comp="84" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="422" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="86" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="56" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="440"><net_src comp="405" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="414" pin="3"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="426" pin="4"/><net_sink comp="441" pin=2"/></net>

<net id="455"><net_src comp="88" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="441" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="90" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="458"><net_src comp="92" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="463"><net_src comp="449" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="94" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="470"><net_src comp="96" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="441" pin="3"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="98" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="478"><net_src comp="96" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="441" pin="3"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="100" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="485"><net_src comp="459" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="473" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="481" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="465" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="499"><net_src comp="102" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="441" pin="3"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="86" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="502"><net_src comp="100" pin="0"/><net_sink comp="493" pin=3"/></net>

<net id="508"><net_src comp="487" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="104" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="493" pin="4"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="173" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="520"><net_src comp="237" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="525"><net_src comp="243" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="530"><net_src comp="249" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="535"><net_src comp="269" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="541"><net_src comp="112" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="546"><net_src comp="125" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="551"><net_src comp="303" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="556"><net_src comp="119" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="315" pin=3"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="354" pin=3"/></net>

<net id="562"><net_src comp="132" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="568"><net_src comp="336" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="573"><net_src comp="138" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="578"><net_src comp="378" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="583"><net_src comp="145" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="589"><net_src comp="395" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="422" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {}
	Port: f_x_lsb_table_V | {}
	Port: exp_x_msb_2_m_1_table_V | {}
	Port: exp_x_msb_1_table_V | {}
 - Input state : 
	Port: exp<16, 8> : x | {1 }
	Port: exp<16, 8> : f_x_lsb_table_V | {1 2 }
	Port: exp<16, 8> : exp_x_msb_2_m_1_table_V | {1 2 }
	Port: exp<16, 8> : exp_x_msb_1_table_V | {3 4 }
  - Chain level:
	State 1
		x_l_fract : 1
		overf : 1
		xor_ln176 : 1
		xor_ln176_1 : 1
		xor_ln176_2 : 1
		icmp_ln1653 : 1
		icmp_ln1649 : 2
		tmp_15 : 1
		zext_ln541 : 2
		f_x_lsb_table_V_addr : 3
		f_x_lsb_V : 4
		zext_ln541_1 : 1
		exp_x_msb_2_m_1_table_V_addr : 2
		exp_x_msb_2_m_1_V : 3
		or_ln202 : 1
		or_ln202_1 : 1
		or_ln202_2 : 1
	State 2
	State 3
		zext_ln1273 : 1
		r_V : 2
		trunc_ln1 : 3
		zext_ln541_2 : 1
		exp_x_msb_1_table_V_addr : 2
		exp_x_msb_1_V : 3
	State 4
		zext_ln1347 : 1
		ret_V : 2
		zext_ln813 : 3
		exp_x_msb_2_lsb_m_1_V : 4
	State 5
		r_V_4 : 1
		y_lo_s_V : 2
	State 6
		y_V_1 : 1
		y_V_3 : 2
		tmp_11 : 3
		overf_1 : 4
		p_Result_14 : 3
		p_Result_15 : 3
		or_ln271 : 5
		overf_2 : 5
		tmp_9 : 3
		select_ln274 : 5
		ret_ln953 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|    mul   |          r_V_fu_330          |    1    |    0    |    47   |
|          |         r_V_4_fu_389         |    1    |    0    |    47   |
|----------|------------------------------|---------|---------|---------|
|          |         ret_V_fu_368         |    0    |    0    |    26   |
|    add   | exp_x_msb_2_lsb_m_1_V_fu_378 |    0    |    0    |    32   |
|          |         y_l_V_fu_422         |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln190_fu_414     |    0    |    0    |    22   |
|  select  |         y_V_3_fu_441         |    0    |    0    |    22   |
|          |      select_ln274_fu_503     |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|          |      icmp_ln1653_fu_237      |    0    |    0    |    9    |
|   icmp   |      icmp_ln1649_fu_243      |    0    |    0    |    11   |
|          |        overf_1_fu_459        |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln202_fu_291       |    0    |    0    |    2    |
|          |       or_ln202_1_fu_297      |    0    |    0    |    2    |
|    or    |       or_ln202_2_fu_303      |    0    |    0    |    2    |
|          |       or_ln202_3_fu_436      |    0    |    0    |    2    |
|          |        or_ln271_fu_481       |    0    |    0    |    2    |
|          |        overf_2_fu_487        |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |         overf_fu_189         |    0    |    0    |    2    |
|          |       xor_ln176_fu_203       |    0    |    0    |    2    |
|    xor   |      xor_ln176_1_fu_217      |    0    |    0    |    2    |
|          |      xor_ln176_2_fu_231      |    0    |    0    |    2    |
|          |          y_V_fu_409          |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln202_fu_405       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|   read   |      x_read_read_fu_106      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        x_l_int_fu_151        |    0    |    0    |    0    |
|          |          tmp_fu_249          |    0    |    0    |    0    |
|          |         tmp_14_fu_259        |    0    |    0    |    0    |
|partselect|       trunc_ln1_fu_336       |    0    |    0    |    0    |
|          |        y_lo_s_V_fu_395       |    0    |    0    |    0    |
|          |         y_V_1_fu_426         |    0    |    0    |    0    |
|          |         tmp_11_fu_449        |    0    |    0    |    0    |
|          |         tmp_9_fu_493         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |      trunc_ln594_fu_161      |    0    |    0    |    0    |
|          |     trunc_ln594_1_fu_269     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       x_l_fract_fu_165       |    0    |    0    |    0    |
|          |         tmp_15_fu_273        |    0    |    0    |    0    |
|bitconcatenate|      p_Result_16_fu_309      |    0    |    0    |    0    |
|          |      p_Result_17_fu_315      |    0    |    0    |    0    |
|          |         rhs_1_fu_354         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       p_Result_s_fu_173      |    0    |    0    |    0    |
|          |       p_Result_5_fu_181      |    0    |    0    |    0    |
|          |       p_Result_6_fu_195      |    0    |    0    |    0    |
| bitselect|       p_Result_7_fu_209      |    0    |    0    |    0    |
|          |       p_Result_8_fu_223      |    0    |    0    |    0    |
|          |      p_Result_14_fu_465      |    0    |    0    |    0    |
|          |      p_Result_15_fu_473      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln541_fu_281      |    0    |    0    |    0    |
|          |      zext_ln541_1_fu_286     |    0    |    0    |    0    |
|          |      zext_ln1271_fu_323      |    0    |    0    |    0    |
|          |      zext_ln1273_fu_326      |    0    |    0    |    0    |
|   zext   |      zext_ln541_2_fu_346     |    0    |    0    |    0    |
|          |      zext_ln813_1_fu_351     |    0    |    0    |    0    |
|          |      zext_ln1347_fu_364      |    0    |    0    |    0    |
|          |       zext_ln813_fu_374      |    0    |    0    |    0    |
|          |     zext_ln1271_1_fu_383     |    0    |    0    |    0    |
|          |     zext_ln1273_1_fu_386     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    2    |    0    |   296   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|        exp_x_msb_1_V_reg_580       |   25   |
|  exp_x_msb_1_table_V_addr_reg_570  |    5   |
|    exp_x_msb_2_lsb_m_1_V_reg_575   |   25   |
|      exp_x_msb_2_m_1_V_reg_559     |   25   |
|exp_x_msb_2_m_1_table_V_addr_reg_543|    5   |
|          f_x_lsb_V_reg_553         |   11   |
|    f_x_lsb_table_V_addr_reg_538    |    5   |
|         icmp_ln1649_reg_522        |    1   |
|         icmp_ln1653_reg_517        |    1   |
|         or_ln202_2_reg_548         |    1   |
|         p_Result_s_reg_511         |    1   |
|             tmp_reg_527            |    4   |
|          trunc_ln1_reg_565         |   19   |
|        trunc_ln594_1_reg_532       |    2   |
|          y_lo_s_V_reg_586          |   25   |
+------------------------------------+--------+
|                Total               |   155  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_119 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_132 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_145 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   30   ||  4.764  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   296  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   155  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   155  |   323  |
+-----------+--------+--------+--------+--------+
