\# Program start time:     UTC 2024.09.19 06:33:32.894
\# Local time: CEST (UTC+02:00) 2024.09.19 08:33:32.894
\o Program:		@(#)$CDS: virtuoso version 6.1.8-64b 01/30/2024 20:11 (cpgbld02) $
\o Hierarchy:		/pkg/cadence/installs/IC618/tools.lnx86/dfII/
\o Sub version:		sub-version  IC6.1.8-64b.500.35  (64-bit addresses)
\# Command line:	/pkg/cadence/installs/IC618/tools.lnx86/dfII/bin/64bit/virtuoso -noautostart -mpssession virtuoso5172 -mpshost s2424 -davinciService DaVinciService_5172_1726726179 -log /home/saul/projects/ASKA/logs_saul/logs0/Job14.log -licenseLockFileName /home/saul/projects/ASKA/.tmp_saul/.s2424_5172 -interactiveA -interactiveE -interactiveRTT -nostdin -nographE -axlChildIdFlag 14
\# Host name (type):	s2424 (x86_64)
\# Operating system:	Linux 3.10.0-1160.53.1.el7.x86_64 #1 SMP Fri Jan 14 13:59:45 UTC 2022
\# Linux /etc/issue:	\S
\# Linux /etc/issue:	Kernel \r on an \m
\# X display name (WxH):	:6325 (1024x868)
\# Available geometry:			TL(0:0) BR(1023:867)
\# X server:			The X.Org Foundation
\# Depth of Visual (Root):	24 (24)
\# Number of Planes Used:	24
\# X version:		11.0 (vendor release 12004000)
\# X resource pool:	base 0x400000, mask 0x1fffff (2097151), shift 0
\# 			current id 0x0, current max 0x1ffffa (2097146)
\# Max data seg size:	     unlimited
\# Max process size:	     unlimited
\# Initial sbrk value:	        643 MB
\# Available memory:	     78,614 MB
\# System memory:	     96,361 MB
\# Maximum memory size:	     96,009 MB
\# Max mem available:	     78,904 MB
\# Initial memory used:	        291 MB
\#        process size:	      1,888 MB
\# Thread usage limits (effective/default):	maxthreads 4096/4096 maxload 32.00/32.00
\# Qt version:		5.9.1
\# Window Manager:	other
\# User Name:		saul
\o Working Directory:	s2424:/home/saul/projects/ASKA
\# Process Id:		14156
\o 
\o COPYRIGHT (C) 1992-2024  CADENCE DESIGN SYSTEMS INC.  ALL RIGHTS RESERVED.
\o           (C) 1992-2024  UNIX SYSTEMS Laboratories INC.,
\o                          Reproduced with permission.
\o 
\o This Cadence Design Systems program and online documentation are
\o proprietary/confidential information and may be disclosed/used only
\o as authorized in a license agreement controlling such use and disclosure.
\o 
\o           RESTRICTED RIGHTS NOTICE (SHORT FORM)
\o Use/reproduction/disclosure is subject to restriction
\o set forth at FAR 1252.227-19 or its equivalent.
\o Loading geView.cxt 
\o Loading menuBuilder.cxt 
\o Loading schView.cxt 
\o Loading selectSv.cxt 
\o Loading pvsui.cxt
\o Loading wireEdit.cxt 
\o Loading pte2.cxt 
\o Loading xlUI.cxt 
\o Loading auCore.cxt 
\o Loading vhdl.cxt 
\o Loading seismic.cxt 
\o Loading ci.cxt 
\o Loading ams.cxt 
\o Loading oasis.cxt 
\o Loading analog.cxt 
\o Loading asimenv.cxt 
\o Loading dal.cxt 
\o Loading awv.cxt 
\o Loading socket.cxt 
\o Loading par.cxt 
\o Loading alvs.cxt 
\o Loading caa.cxt 
\o Loading amps.cxt 
\o Loading adexlCore.cxt 
\o Loading adexl.cxt 
\# Memory report: using         420 MB, process size 2,140 MB at UTC 2024.09.19 06:33:35.169
\o *Info*    Exporting services from client ... 
\o 
\o Loading adexlDM.cxt 
\o Loading cpf.cxt 
\o Loading cli.cxt 
\o Loading lp.cxt 
\o INFO (ELI-00302) Connecting to parent process (session=virtuoso5172, host=s2424). Connection mode is ICRP. Total timeout is 180 seconds. Connection timeout is 90 seconds.
\o INFO (ELI-00303) Step 1: Connecting to parent. Time spent is 0 seconds.
\o INFO (ELI-00304) The registration of the child 14156 within 90 seconds is being processed...
\o INFO (ELI-00305) The result of registration is true. Time spent is 0 seconds.
\o INFO (ELI-00308) The connection has ended. Result is true. Total time spent is 0 seconds.
\# [08:33:32.512409] Configured Lic search path (22.01-s002): 3000@lic08.ug.kth.se
\o Loading .cdsinit for the XH018 X-Fab XKit.
\o     LOAD xh018_1143 SPECIFIC CALL-BACK ROUTINES
\o     LOAD ALL AVAILABLE P-CELL FUNCTIONS
\o ** Info: PDK loadpath is "/pkg/xfab2/XKIT/xh018/cadence/v9_0/PDK/IC61/v9_0_4"
\o Loading XfSktTools.cxt
\o Loading XfMenu.cxt
\o Loading XfTechXh018.cxt
\o Loading XfPcellCore.cxt
\o function ansiSpicePrintProperties_subcircuit redefined
\o Loading XfSkillExt.cxt
\o Initializing library.
\o Finished Initializing Library .
\o     Generic PcellKit: 'production' loaded.
\o     Generic Pcell Skill Tools: 'production' loaded.
\o Loading Circuit Prospector Setup (XfCircuitProspSetup.il)
\o     LOAD THE ENVIRONMENT FILE
\o  --> Setting the required PDK definitions...
\o     GDSII LAYER MAPPING FILE = "./.xkit/setup/xh018/cadence/PDK/TECH_XH018_1143/strmInOut.layertable"
\o     GDSII OBJECT MAPPING FILE = "./.xkit/setup/xh018/cadence/PDK/TECH_XH018_1143/strmOutObjects.map"
\o Use model setup from PDK...
\o Loading spectrei.cxt 
\o Loading devCheck.cxt 
\o Loading relXpert.cxt 
\o Loading vdsil.cxt 
\o Loading hspiceD.cxt 
\o Loading spectreinl.cxt 
\o Loading UltraSim.cxt 
\# Memory report: using         527 MB, process size 2,254 MB at UTC 2024.09.19 06:33:37.172
\o Loading msgHandler.cxt 
\o Loading AMSOSS.cxt 
\o Loading AMS.cxt 
\o  --> Finished setting the required PDK definitions
\o  --> Setting the recommended EDA tool defaults...
\o  --> Finished setting the recommended EDA tool defaults
\o     LOAD DEFAULT BINDKEYS
\o Loading viva.cxt 
\o  --> AssuraTools Setup not available
\o *Info*    Client has finished starting ... 
\o 
\p > 
\# Loading perfDiag...
\# (PerfDiag): Set GDB path to environment variable 'gdbPath' (gdb).
\# Performance Diagnostic tool is installed. You can access PerfDiag from CIW Tools or use the shell command 'cdsPerfDiag -p 14156' to open it when Virtuoso freezes.
\# (PerfDiag): Loading backtrace from /pkg/cadence/installs/IC618/tools/lib/64bit/cdnslibunwind.so
\o Loading vqp.cxt 
\o Loading hdlPkg.cxt 
\o 
\o 
\o *Info*    Configuring the session ...
\o 
\o Loading simui.cxt 
\o 	Library      = ASKA_TOP
\o 	Cell         = aska_top16_tb
\o 	View         = config_analog_extracted
\o 	Simulator    = ams
\o 	State Path   = $AXL_SETUPDB_DIR/test_states
\o 	State Name   = ASKA_TOP:aska_top16_tb:1_none_Interactive.18
\o 	Results DB   = /home/saul/projects/ASKA/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18.rdb
\o 	Results Dir  = /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/1/ASKA_TOP:aska_top16_tb:1
\o 	Results Loc  = /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data
\o 	Project Dir  = /home/saul/projects/ASKA/Sim
\o 	Setup DB loc = /home/saul/projects/ASKA/ASKA_TOP/aska_top16_tb/adexl
\o 	File Encoding = 0
\o 
\o 
\o WARNING (AMS-1058): The rule 'ConnRules_inhconn_full_fast_gnd' has been specified twice for the library 'xfab_connectLib' in the connectRules.il file. Therefore, the second occurrence of this rule has been ignored.
\o 
\o 
\o *Info*    The auto suspension is disabled.
\o 
\o     LOAD GENERIC "X-KIT" SKILL CONTEXT "./.xkit/setup/x_all/cadence/xenv/skill/context6/xkit.cxt" 
\o  - Menu "XKit Utilities" installed to CIW.
\o     LOAD ".cdsinit_personal" FILE FROM THE WORKING DIRECTORY.
\o     INFO: To customize this setup, please use the following environment variables:
\o           CUSTOM_SCRIPT_PATH - should point to the master shell or perl script
\o                              e.g.:
\o                              setenv CUSTOM_SCRIPT_PATH /path/to/my/script/LoadMyScripts.csh
\o           CUSTOM_SKILL_PATH - should point to your master skill load file
\o                              e.g.:
\o                              setenv CUSTOM_SKILL_PATH /path/to/my/skill/LoadMySkills.il
\o  loading default key binding 
\o  -> END LOAD ".cdsinit" FILE
\o Loading monte.cxt 
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (3 2) on testbench [
\o           ASKA_TOP:aska_top16_tb:1 ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting var ADDR0 = "0"
\o Setting var ADDR1 = "0"
\o Setting var POR_PULSE = "0"
\o Setting var RES = "100"
\o Setting var VDD3 = "3.3"
\o Setting var VDD3_PULSE = "0"
\o Setting var VDDHV = "40"
\o Setting var VDDHV_PULSE = "0"
\o Setting var temperature = "-40"
\o Setting temp(T) = -40
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/2/ASKA_TOP:aska_top16_tb:1/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/2/ASKA_TOP:aska_top16_tb:1
\o 
\o 
\o *Info*    Creating Netlist for Point ID (3 2)
\o 
\o generate netlist...
\o INFO (AMS-2142): The AMS Unified Netlisting (AMS UNL) flow has been enabled.
\w *WARNING* (AMS-2187): Support for the 'Connect Rule/Connect Module Based Setup' option in the Interface Element (IE) Setup form will be removed in a future release. Cadence recommends that you switch to use the 'Interface Element/IE-card Based Setup (OSS/UNL)' option in this form.
\o Loading seCore.cxt 
\o INFO (AMS-2031): The instances bound to the views specified in the 'Netlist using spectre CDF simInfo'
\o  field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o  analog primitives using the Spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o Loading verilogI.cxt 
\# [08:33:40.320608] Periodic Lic check successful
\# [08:33:40.320616] Feature usage summary:
\o Initializing the control file using cp:
\o     cp /pkg/cadence/installs/IC618/tools.lnx86/dfII/etc/si/control.ver /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/2/ASKA_TOP:aska_top16_tb:1/netlist/digital/control
\o Begin Netlisting Sep 19 08:33:40 2024
\o Loading verilogAMSNet.cxt 
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/2/ASKA_TOP:aska_top16_tb:1/netlist/digital/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\# Memory report: using         966 MB, process size 2,700 MB at UTC 2024.09.19 06:33:41.443
\# Available memory:         68,695 MB at UTC 2024.09.19 06:33:43.116
\# Memory report: Maximum memory size now 69,775 MB at UTC 2024.09.19 06:33:43.116
\# Thread usage report: 38 active threads, active load 1.40 at UTC 2024.09.19 06:33:43.116
\# Memory report: using       1,080 MB, process size 2,813 MB at UTC 2024.09.19 06:33:43.116
\o INFO (AMS-2150): Generating the 'changedVarsSummary' file in the 'netlist' directory. This file prints the values of the netlister control variables, which are different from their default values. To disable the file creation, type 'envSetVal("ams.netlisterOpts" "print_control_vars" 'boolean nil )' in the '.cdsinit' file.
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\o Loading digitalSim.cxt 
\# Memory report: using       1,180 MB, process size 2,913 MB at UTC 2024.09.19 06:33:45.185
\# Memory report: Maximum memory size now 68,303 MB at UTC 2024.09.19 06:34:03.274
\o WARNING (VLOGNET-199): An explicit netlist for cellview 'ASKA_16ELE_TOP_FINAL/aska_top_16ele/analog_extracted_Conly_50fF' cannot be generated because either split buses or bundle terminals are present in it.
\o  Therefore, an implicit netlist for this instance has been generated. 
\o 
\o WARNING (VLOGNET-184): Unable to generate explicit netlist for instance 'I0' in the 'ASKA_TOP/aska_top16_tb/schematic' cell view because the switch master of this instance is a text view and its place master contains split buses, bundle terminals, or both. Therefore, implicit netlist is being generated.
\o 
\o WARNING (VLOGNET-110): The cell 'ASKA_TOP/aska_top16_tb/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
\o 
\o 
\o 
\o LIB NAME                    CELL NAME                   VIEW NAME            NOTE             
\o ---------                   ---------                   ---------            ----             
\o 
\o analogLib                   vpulse                      spectre              *Stopping View*  
\o analogLib                   cap                         spectre              *Stopping View*  
\o analogLib                   vdc                         spectre              *Stopping View*  
\o analogLib                   ind                         spectre              *Stopping View*  
\o PRIMLIB                     ne3i_6                      spectre              *Stopping View*  
\o PRIMLIB                     pe3i                        spectre              *Stopping View*  
\o PRIMLIB                     ne3i                        spectre              *Stopping View*  
\o PRIMLIB                     pe3                         spectre              *Stopping View*  
\o PRIMLIB                     pmb                         spectre              *Stopping View*  
\o PRIMLIB                     p_dnw3                      spectre              *Stopping View*  
\o PRIMLIB                     p_dp3                       spectre              *Stopping View*  
\o PRIMLIB                     cmm5t                       spectre              *Stopping View*  
\o PRIMLIB                     dp3                         spectre              *Stopping View*  
\o PRIMLIB                     ddnwmv                      spectre              *Stopping View*  
\o PRIMLIB                     dsba                        spectre              *Stopping View*  
\o PRIMLIB                     dphnw                       spectre              *Stopping View*  
\o PRIMLIB                     dpp20                       spectre              *Stopping View*  
\o PRIMLIB                     dnpdd_scr                   spectre              *Stopping View*  
\o PRIMLIB                     p_dwhn                      spectre              *Stopping View*  
\o PRIMLIB                     p_dipdnwmv                  spectre              *Stopping View*  
\o PRIMLIB                     dn3                         spectre              *Stopping View*  
\o PRIMLIB                     p_ddnwmv                    spectre              *Stopping View*  
\o PRIMLIB                     dipdnwmv                    spectre              *Stopping View*  
\o PRIMLIB                     p_ddnw                      spectre              *Stopping View*  
\o PRIMLIB                     dpdd_scr                    spectre              *Stopping View*  
\o PRIMLIB                     ddnw                        spectre              *Stopping View*  
\o PRIMLIB                     p_dnw                       spectre              *Stopping View*  
\o PRIMLIB                     rdn3                        spectre              *Stopping View*  
\o PRIMLIB                     ped                         spectre              *Stopping View*  
\o PRIMLIB                     mosvc3                      spectre              *Stopping View*  
\o PRIMLIB                     qpvc3                       spectre              *Stopping View*  
\o PRIMLIB                     nedia                       spectre              *Stopping View*  
\o PRIMLIB                     p_cap                       spectre              *Stopping View*  
\o PRIMLIB                     csf4a                       spectre              *Stopping View*  
\o PRIMLIB                     s_res                       spectre              *Stopping View*  
\o PRIMLIB                     rpp1s                       spectre              *Stopping View*  
\o PRIMLIB                     rpp1                        spectre              *Stopping View*  
\o PRIMLIB                     rnp1                        spectre              *Stopping View*  
\o PRIMLIB                     rpp1k1_3                    spectre              *Stopping View*  
\o PRIMLIB                     rdp3                        spectre              *Stopping View*  
\o PRIMLIB                     dhpw                        spectre              *Stopping View*  
\o PRIMLIB                     ne3                         spectre              *Stopping View*  
\o PRIMLIB                     rdp_io                      spectre              *Stopping View*  
\o analogLib                   res                         spectre              *Stopping View*  
\o ASKA_DIG2                   DIG_stimulus                verilogams           *Stopping View*  
\o ASKA_TOP                    aska_top16_tb               schematic                             
\o ASKA_16ELE_TOP_FINAL        aska_top_16ele              analog_extracted_Conly_50fF                  
\o 
\o ---------- End of netlist configuration information   ----------
\o function ansCdlCompPrim redefined
\o Loading hnlInit.cxt 
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Initializing the control file using cp:
\o     cp /pkg/cadence/installs/IC618/tools.lnx86/dfII/etc/si/control.spectre /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/2/ASKA_TOP:aska_top16_tb:1/netlist/analog/control
\o Copying Spectre source file 'spectre.inp'
\o Copying Spectre command file 'spectre.sim'
\o WARNING (ADE-6003): Terminal "ELE<16>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<17>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<18>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<19>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<20>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<21>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<22>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<23>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<24>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<25>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<26>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<27>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<28>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<29>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<30>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<31>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6004): Mismatch was found between the terminals in the cellView and those on the
\o            termOrder property on the CDF. Because of the mismatch, the CDF termOrder will
\o            be ignored. The terminals in the cellView will be netlisted in the alphabetical
\o            order of their names. Eliminate the mismatch if you want the CDF termOrder
\o            property to be used for netlisting.
\o            To edit CDF of a cell, 
\o            i) Open CIW->Tools->CDF->Edit.
\o            ii) Select Library Name & Cell Name.
\o            iii) Click on the Edit button in the simulation information section of the
\o                 Edit CDF window.
\o Loading json.cxt 
\o Running netlist assembly..
\# Available memory:         61,110 MB at UTC 2024.09.19 06:34:47.639
\# Memory report: Maximum memory size now 62,362 MB at UTC 2024.09.19 06:34:47.639
\o .........
\o End netlisting Sep 19 08:34:54 2024
\o INFO (AMS-1241): AMS UNL netlisting has completed successfully.
\o To view the modules, right-click the test name on the Tests and Analyses 
\o assistant pane and choose Netlist->Display menu option.
\o       ...successful.
\o create cds_globals...
\o Loading cdf.cxt 
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [ ASKA_TOP:aska_top16_tb:1
\o           ] for Point ID (3 2).
\o 
\o Delete simulation data in /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/2/ASKA_TOP:aska_top16_tb:1/psf.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o validating simulator hierarchy...
\o       ...successful.
\o running...
\o To check for output from compilation, elaboration and simulation run, 
\o right-click on the test name, result name, or any value in the "Results" 
\o tab of the Outputs section and choose "Output Log" menu option.
\o Loading paraplot.cxt 
\# Memory report: Maximum memory size now 65,598 MB at UTC 2024.09.19 06:34:57.301
\# Memory report: using       1,295 MB, process size 3,079 MB at UTC 2024.09.19 06:34:57.301
\# Memory report: Maximum memory size now 63,607 MB at UTC 2024.09.19 06:35:07.301
\# Available memory:         51,192 MB at UTC 2024.09.19 06:35:17.301
\# Memory report: Maximum memory size now 52,487 MB at UTC 2024.09.19 06:35:17.301
\# Available memory:         43,611 MB at UTC 2024.09.19 06:35:27.301
\# Memory report: Maximum memory size now 44,906 MB at UTC 2024.09.19 06:35:27.301
\# Available memory:         38,912 MB at UTC 2024.09.19 06:35:37.301
\# Memory report: Maximum memory size now 40,207 MB at UTC 2024.09.19 06:35:37.302
\# Memory report: Maximum memory size now 39,349 MB at UTC 2024.09.19 06:37:07.301
\# Memory report: Maximum memory size now 38,393 MB at UTC 2024.09.19 06:44:37.301
\# Memory report: Maximum memory size now 37,480 MB at UTC 2024.09.19 07:04:17.303
\# Memory report: Maximum memory size now 40,242 MB at UTC 2024.09.19 07:11:37.301
\# Memory report: Maximum memory size now 41,033 MB at UTC 2024.09.19 07:13:07.302
\# Memory report: Maximum memory size now 41,855 MB at UTC 2024.09.19 07:17:37.302
\# Memory report: Maximum memory size now 40,624 MB at UTC 2024.09.19 07:20:57.301
\# Memory report: Maximum memory size now 41,499 MB at UTC 2024.09.19 07:23:07.301
\# Memory report: Maximum memory size now 42,660 MB at UTC 2024.09.19 07:25:57.301
\# Memory report: Maximum memory size now 43,576 MB at UTC 2024.09.19 07:26:37.302
\# Available memory:         42,554 MB at UTC 2024.09.19 07:26:47.301
\# Memory report: Maximum memory size now 42,518 MB at UTC 2024.09.19 07:39:37.301
\# Memory report: Maximum memory size now 41,417 MB at UTC 2024.09.19 07:41:07.301
\# Memory report: Maximum memory size now 40,600 MB at UTC 2024.09.19 07:41:47.302
\# Memory report: Maximum memory size now 41,758 MB at UTC 2024.09.19 07:44:47.302
\# Memory report: Maximum memory size now 42,593 MB at UTC 2024.09.19 07:45:27.302
\# Memory report: Maximum memory size now 44,271 MB at UTC 2024.09.19 07:46:17.301
\# Memory report: Maximum memory size now 45,991 MB at UTC 2024.09.19 07:47:07.301
\# Memory report: Maximum memory size now 47,692 MB at UTC 2024.09.19 07:54:37.302
\# Available memory:         48,282 MB at UTC 2024.09.19 07:57:07.303
\# Memory report: Maximum memory size now 49,577 MB at UTC 2024.09.19 07:57:07.303
\# Memory report: Maximum memory size now 48,323 MB at UTC 2024.09.19 07:57:47.302
\# Memory report: Maximum memory size now 47,312 MB at UTC 2024.09.19 07:59:07.301
\# Memory report: Maximum memory size now 46,176 MB at UTC 2024.09.19 07:59:47.302
\o INFO (ADE-3071): Simulation completed successfully.
\o reading simulation data...
\o       ...successful.
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 2) on testbench [
\o           ASKA_TOP:aska_top16_tb:1 ].
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (3 18) on testbench [
\o           ASKA_TOP:aska_top16_tb:1 ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/18/ASKA_TOP:aska_top16_tb:1/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/18/ASKA_TOP:aska_top16_tb:1
\o 
\o 
\o *Info*    Creating Netlist for Point ID (3 18)
\o 
\o generate netlist...
\o INFO (AMS-2142): The AMS Unified Netlisting (AMS UNL) flow has been enabled.
\w *WARNING* (AMS-2187): Support for the 'Connect Rule/Connect Module Based Setup' option in the Interface Element (IE) Setup form will be removed in a future release. Cadence recommends that you switch to use the 'Interface Element/IE-card Based Setup (OSS/UNL)' option in this form.
\o INFO (AMS-2031): The instances bound to the views specified in the 'Netlist using spectre CDF simInfo'
\o  field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o  analog primitives using the Spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\# Memory report: Maximum memory size now 49,271 MB at UTC 2024.09.19 08:00:17.069
\o Initializing the control file using cp:
\o     cp /pkg/cadence/installs/IC618/tools.lnx86/dfII/etc/si/control.ver /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/18/ASKA_TOP:aska_top16_tb:1/netlist/digital/control
\o Begin Netlisting Sep 19 10:00:17 2024
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/18/ASKA_TOP:aska_top16_tb:1/netlist/digital/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\o INFO (AMS-2150): Generating the 'changedVarsSummary' file in the 'netlist' directory. This file prints the values of the netlister control variables, which are different from their default values. To disable the file creation, type 'envSetVal("ams.netlisterOpts" "print_control_vars" 'boolean nil )' in the '.cdsinit' file.
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\# Memory report: Maximum memory size now 48,258 MB at UTC 2024.09.19 08:00:37.392
\# Memory report: Maximum memory size now 46,029 MB at UTC 2024.09.19 08:00:57.307
\# Memory report: Maximum memory size now 46,988 MB at UTC 2024.09.19 08:01:07.423
\# Memory report: Maximum memory size now 45,449 MB at UTC 2024.09.19 08:01:17.137
\o WARNING (VLOGNET-199): An explicit netlist for cellview 'ASKA_16ELE_TOP_FINAL/aska_top_16ele/analog_extracted_Conly_50fF' cannot be generated because either split buses or bundle terminals are present in it.
\o  Therefore, an implicit netlist for this instance has been generated. 
\o 
\o WARNING (VLOGNET-184): Unable to generate explicit netlist for instance 'I0' in the 'ASKA_TOP/aska_top16_tb/schematic' cell view because the switch master of this instance is a text view and its place master contains split buses, bundle terminals, or both. Therefore, implicit netlist is being generated.
\o 
\o WARNING (VLOGNET-110): The cell 'ASKA_TOP/aska_top16_tb/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
\o 
\o 
\o 
\o LIB NAME                    CELL NAME                   VIEW NAME            NOTE             
\o ---------                   ---------                   ---------            ----             
\o 
\o analogLib                   vpulse                      spectre              *Stopping View*  
\o analogLib                   cap                         spectre              *Stopping View*  
\o analogLib                   vdc                         spectre              *Stopping View*  
\o analogLib                   ind                         spectre              *Stopping View*  
\o PRIMLIB                     ne3i_6                      spectre              *Stopping View*  
\o PRIMLIB                     pe3i                        spectre              *Stopping View*  
\o PRIMLIB                     ne3i                        spectre              *Stopping View*  
\o PRIMLIB                     pe3                         spectre              *Stopping View*  
\o PRIMLIB                     pmb                         spectre              *Stopping View*  
\o PRIMLIB                     p_dnw3                      spectre              *Stopping View*  
\o PRIMLIB                     p_dp3                       spectre              *Stopping View*  
\o PRIMLIB                     cmm5t                       spectre              *Stopping View*  
\o PRIMLIB                     dp3                         spectre              *Stopping View*  
\o PRIMLIB                     ddnwmv                      spectre              *Stopping View*  
\o PRIMLIB                     dsba                        spectre              *Stopping View*  
\o PRIMLIB                     dphnw                       spectre              *Stopping View*  
\o PRIMLIB                     dpp20                       spectre              *Stopping View*  
\o PRIMLIB                     dnpdd_scr                   spectre              *Stopping View*  
\o PRIMLIB                     p_dwhn                      spectre              *Stopping View*  
\o PRIMLIB                     p_dipdnwmv                  spectre              *Stopping View*  
\o PRIMLIB                     dn3                         spectre              *Stopping View*  
\o PRIMLIB                     p_ddnwmv                    spectre              *Stopping View*  
\o PRIMLIB                     dipdnwmv                    spectre              *Stopping View*  
\o PRIMLIB                     p_ddnw                      spectre              *Stopping View*  
\o PRIMLIB                     dpdd_scr                    spectre              *Stopping View*  
\o PRIMLIB                     ddnw                        spectre              *Stopping View*  
\o PRIMLIB                     p_dnw                       spectre              *Stopping View*  
\o PRIMLIB                     rdn3                        spectre              *Stopping View*  
\o PRIMLIB                     ped                         spectre              *Stopping View*  
\o PRIMLIB                     mosvc3                      spectre              *Stopping View*  
\o PRIMLIB                     qpvc3                       spectre              *Stopping View*  
\o PRIMLIB                     nedia                       spectre              *Stopping View*  
\o PRIMLIB                     p_cap                       spectre              *Stopping View*  
\o PRIMLIB                     csf4a                       spectre              *Stopping View*  
\o PRIMLIB                     s_res                       spectre              *Stopping View*  
\o PRIMLIB                     rpp1s                       spectre              *Stopping View*  
\o PRIMLIB                     rpp1                        spectre              *Stopping View*  
\o PRIMLIB                     rnp1                        spectre              *Stopping View*  
\o PRIMLIB                     rpp1k1_3                    spectre              *Stopping View*  
\o PRIMLIB                     rdp3                        spectre              *Stopping View*  
\o PRIMLIB                     dhpw                        spectre              *Stopping View*  
\o PRIMLIB                     ne3                         spectre              *Stopping View*  
\o PRIMLIB                     rdp_io                      spectre              *Stopping View*  
\o analogLib                   res                         spectre              *Stopping View*  
\o ASKA_DIG2                   DIG_stimulus                verilogams           *Stopping View*  
\o ASKA_TOP                    aska_top16_tb               schematic                             
\o ASKA_16ELE_TOP_FINAL        aska_top_16ele              analog_extracted_Conly_50fF                  
\o 
\o ---------- End of netlist configuration information   ----------
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Initializing the control file using cp:
\o     cp /pkg/cadence/installs/IC618/tools.lnx86/dfII/etc/si/control.spectre /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/18/ASKA_TOP:aska_top16_tb:1/netlist/analog/control
\o Copying Spectre source file 'spectre.inp'
\o Copying Spectre command file 'spectre.sim'
\# Memory report: Maximum memory size now 46,814 MB at UTC 2024.09.19 08:01:47.390
\# Memory report: Maximum memory size now 45,286 MB at UTC 2024.09.19 08:01:57.088
\# Available memory:         42,845 MB at UTC 2024.09.19 08:02:07.200
\# Memory report: Maximum memory size now 44,174 MB at UTC 2024.09.19 08:02:07.200
\o WARNING (ADE-6003): Terminal "ELE<16>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<17>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<18>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<19>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<20>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<21>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<22>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<23>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<24>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<25>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<26>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<27>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<28>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<29>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<30>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<31>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6004): Mismatch was found between the terminals in the cellView and those on the
\o            termOrder property on the CDF. Because of the mismatch, the CDF termOrder will
\o            be ignored. The terminals in the cellView will be netlisted in the alphabetical
\o            order of their names. Eliminate the mismatch if you want the CDF termOrder
\o            property to be used for netlisting.
\o            To edit CDF of a cell, 
\o            i) Open CIW->Tools->CDF->Edit.
\o            ii) Select Library Name & Cell Name.
\o            iii) Click on the Edit button in the simulation information section of the
\o                 Edit CDF window.
\o Running netlist assembly..
\o .........
\o End netlisting Sep 19 10:02:37 2024
\o INFO (AMS-1241): AMS UNL netlisting has completed successfully.
\o To view the modules, right-click the test name on the Tests and Analyses 
\o assistant pane and choose Netlist->Display menu option.
\o       ...successful.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [ ASKA_TOP:aska_top16_tb:1
\o           ] for Point ID (3 18).
\o 
\o Delete simulation data in /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/18/ASKA_TOP:aska_top16_tb:1/psf.
\o compose simulator input file...
\o       ...successful.
\o validating simulator hierarchy...
\o       ...successful.
\o running...
\o To check for output from compilation, elaboration and simulation run, 
\o right-click on the test name, result name, or any value in the "Results" 
\o tab of the Outputs section and choose "Output Log" menu option.
\# Memory report: Maximum memory size now 42,854 MB at UTC 2024.09.19 08:03:18.302
\# Memory report: Maximum memory size now 42,009 MB at UTC 2024.09.19 08:03:58.301
\# Memory report: Maximum memory size now 43,071 MB at UTC 2024.09.19 08:05:18.301
\# Memory report: Maximum memory size now 42,067 MB at UTC 2024.09.19 08:05:28.301
\# Memory report: Maximum memory size now 43,464 MB at UTC 2024.09.19 08:06:08.301
\# Memory report: Maximum memory size now 44,919 MB at UTC 2024.09.19 08:06:28.306
\# Memory report: Maximum memory size now 43,900 MB at UTC 2024.09.19 08:11:28.301
\# Memory report: Maximum memory size now 42,644 MB at UTC 2024.09.19 08:14:08.303
\# Memory report: Maximum memory size now 41,713 MB at UTC 2024.09.19 08:14:28.305
\# Memory report: Maximum memory size now 42,692 MB at UTC 2024.09.19 08:14:48.302
\# Memory report: Maximum memory size now 41,823 MB at UTC 2024.09.19 08:16:18.302
\# Memory report: Maximum memory size now 40,621 MB at UTC 2024.09.19 08:16:28.301
\# Memory report: Maximum memory size now 41,833 MB at UTC 2024.09.19 08:16:48.301
\# Memory report: Maximum memory size now 40,512 MB at UTC 2024.09.19 08:16:58.302
\# Available memory:         38,608 MB at UTC 2024.09.19 08:17:08.301
\# Memory report: Maximum memory size now 39,617 MB at UTC 2024.09.19 08:18:08.302
\# Memory report: Maximum memory size now 40,767 MB at UTC 2024.09.19 08:19:28.301
\# Memory report: Maximum memory size now 41,634 MB at UTC 2024.09.19 08:19:48.302
\# Memory report: Maximum memory size now 42,506 MB at UTC 2024.09.19 08:21:38.301
\# Memory report: Maximum memory size now 43,375 MB at UTC 2024.09.19 08:21:48.302
\# Available memory:         43,850 MB at UTC 2024.09.19 08:22:18.301
\# Memory report: Maximum memory size now 45,191 MB at UTC 2024.09.19 08:22:18.302
\# Memory report: Maximum memory size now 44,300 MB at UTC 2024.09.19 08:33:58.301
\# Memory report: Maximum memory size now 43,378 MB at UTC 2024.09.19 08:34:18.302
\# Memory report: Maximum memory size now 42,506 MB at UTC 2024.09.19 08:35:48.301
\# Memory report: Maximum memory size now 41,470 MB at UTC 2024.09.19 08:36:08.302
\# Available memory:         39,357 MB at UTC 2024.09.19 08:37:18.302
\# Memory report: Maximum memory size now 40,521 MB at UTC 2024.09.19 08:37:38.304
\# Memory report: Maximum memory size now 38,742 MB at UTC 2024.09.19 08:37:48.303
\# Memory report: Maximum memory size now 40,064 MB at UTC 2024.09.19 08:40:58.301
\# Memory report: Maximum memory size now 40,889 MB at UTC 2024.09.19 08:41:28.302
\# Memory report: Maximum memory size now 42,915 MB at UTC 2024.09.19 08:41:48.301
\# Available memory:         52,820 MB at UTC 2024.09.19 08:41:58.308
\# Memory report: Maximum memory size now 54,161 MB at UTC 2024.09.19 08:41:58.308
\# Memory report: Maximum memory size now 56,916 MB at UTC 2024.09.19 08:42:38.301
\# Available memory:         58,033 MB at UTC 2024.09.19 08:43:08.301
\# Memory report: Maximum memory size now 59,374 MB at UTC 2024.09.19 08:43:08.301
\# Memory report: Maximum memory size now 58,208 MB at UTC 2024.09.19 08:44:38.301
\# Memory report: Maximum memory size now 59,473 MB at UTC 2024.09.19 08:45:18.302
\# Memory report: Maximum memory size now 61,017 MB at UTC 2024.09.19 08:45:48.302
\# Memory report: Maximum memory size now 59,321 MB at UTC 2024.09.19 08:46:18.301
\# Memory report: Maximum memory size now 57,528 MB at UTC 2024.09.19 08:46:28.302
\# Memory report: Maximum memory size now 56,055 MB at UTC 2024.09.19 08:46:38.302
\# Memory report: Maximum memory size now 54,646 MB at UTC 2024.09.19 08:47:08.302
\# Available memory:         52,548 MB at UTC 2024.09.19 08:47:28.302
\# Memory report: Maximum memory size now 53,493 MB at UTC 2024.09.19 08:47:38.301
\# Memory report: Maximum memory size now 52,251 MB at UTC 2024.09.19 08:47:58.301
\# Memory report: Maximum memory size now 51,085 MB at UTC 2024.09.19 08:48:18.301
\# Memory report: Maximum memory size now 52,542 MB at UTC 2024.09.19 08:48:28.302
\# Memory report: Maximum memory size now 51,132 MB at UTC 2024.09.19 08:48:58.301
\# Memory report: Maximum memory size now 49,716 MB at UTC 2024.09.19 08:50:38.302
\# Available memory:         47,477 MB at UTC 2024.09.19 08:50:48.302
\# Memory report: Maximum memory size now 48,196 MB at UTC 2024.09.19 08:50:58.301
\# Memory report: Maximum memory size now 46,904 MB at UTC 2024.09.19 08:52:28.302
\# Memory report: Maximum memory size now 45,949 MB at UTC 2024.09.19 08:57:08.301
\# Memory report: Maximum memory size now 45,005 MB at UTC 2024.09.19 09:02:18.301
\# Available memory:         43,154 MB at UTC 2024.09.19 09:06:38.301
\# Memory report: Maximum memory size now 43,992 MB at UTC 2024.09.19 09:07:18.301
\# Memory report: Maximum memory size now 43,097 MB at UTC 2024.09.19 09:08:48.301
\# Memory report: Maximum memory size now 41,228 MB at UTC 2024.09.19 09:09:18.302
\# Available memory:         38,780 MB at UTC 2024.09.19 09:09:28.302
\# Memory report: Maximum memory size now 40,121 MB at UTC 2024.09.19 09:09:28.302
\# Memory report: Maximum memory size now 39,306 MB at UTC 2024.09.19 09:10:38.302
\# Memory report: Maximum memory size now 40,324 MB at UTC 2024.09.19 09:12:28.301
\# Memory report: Maximum memory size now 41,196 MB at UTC 2024.09.19 09:13:48.304
\# Memory report: Maximum memory size now 42,819 MB at UTC 2024.09.19 09:14:08.302
\# Available memory:         43,383 MB at UTC 2024.09.19 09:14:38.301
\# Memory report: Maximum memory size now 44,724 MB at UTC 2024.09.19 09:14:38.301
\# Memory report: Maximum memory size now 45,920 MB at UTC 2024.09.19 09:14:48.301
\# Memory report: Maximum memory size now 46,855 MB at UTC 2024.09.19 09:14:58.301
\# Memory report: Maximum memory size now 45,918 MB at UTC 2024.09.19 09:23:08.302
\# Memory report: Maximum memory size now 46,822 MB at UTC 2024.09.19 09:25:38.301
\# Memory report: Maximum memory size now 45,746 MB at UTC 2024.09.19 09:32:08.301
\# Memory report: Maximum memory size now 44,662 MB at UTC 2024.09.19 09:32:28.302
\# Memory report: Maximum memory size now 42,506 MB at UTC 2024.09.19 09:34:08.302
\# Available memory:         38,874 MB at UTC 2024.09.19 09:34:28.301
\# Memory report: Maximum memory size now 40,215 MB at UTC 2024.09.19 09:34:28.302
\# Memory report: Maximum memory size now 39,351 MB at UTC 2024.09.19 09:34:58.302
\# Memory report: Maximum memory size now 41,279 MB at UTC 2024.09.19 09:35:18.301
\# Memory report: Maximum memory size now 40,468 MB at UTC 2024.09.19 09:35:58.301
\# Memory report: Maximum memory size now 41,645 MB at UTC 2024.09.19 09:36:48.302
\# Memory report: Maximum memory size now 42,690 MB at UTC 2024.09.19 09:37:18.301
\# Memory report: Maximum memory size now 43,543 MB at UTC 2024.09.19 09:37:38.302
\# Available memory:         44,091 MB at UTC 2024.09.19 09:37:48.301
\# Memory report: Maximum memory size now 45,432 MB at UTC 2024.09.19 09:37:48.301
\# Memory report: Maximum memory size now 47,140 MB at UTC 2024.09.19 09:38:28.302
\# Memory report: Maximum memory size now 48,361 MB at UTC 2024.09.19 09:38:48.301
\# Available memory:         48,748 MB at UTC 2024.09.19 09:39:38.302
\# Memory report: Maximum memory size now 50,089 MB at UTC 2024.09.19 09:39:38.302
\# Memory report: Maximum memory size now 52,230 MB at UTC 2024.09.19 09:39:48.301
\# Memory report: Maximum memory size now 53,341 MB at UTC 2024.09.19 09:40:08.301
\# Memory report: Maximum memory size now 52,290 MB at UTC 2024.09.19 09:42:28.301
\o INFO (ADE-3071): Simulation completed successfully.
\o reading simulation data...
\o       ...successful.
\o *Info*    Client has finished evaluating ... 
\o 
\# Memory report: Maximum memory size now 54,117 MB at UTC 2024.09.19 09:43:39.461
\o 
\o *Info*    Run complete for Point ID (3 18) on testbench [
\o           ASKA_TOP:aska_top16_tb:1 ].
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (3 33) on testbench [
\o           ASKA_TOP:aska_top16_tb:1 ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting var temperature = "85"
\o Setting temp(T) = 85
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/33/ASKA_TOP:aska_top16_tb:1/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/33/ASKA_TOP:aska_top16_tb:1
\o 
\o 
\o *Info*    Creating Netlist for Point ID (3 33)
\o 
\o generate netlist...
\o INFO (AMS-2142): The AMS Unified Netlisting (AMS UNL) flow has been enabled.
\w *WARNING* (AMS-2187): Support for the 'Connect Rule/Connect Module Based Setup' option in the Interface Element (IE) Setup form will be removed in a future release. Cadence recommends that you switch to use the 'Interface Element/IE-card Based Setup (OSS/UNL)' option in this form.
\o INFO (AMS-2031): The instances bound to the views specified in the 'Netlist using spectre CDF simInfo'
\o  field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o  analog primitives using the Spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Initializing the control file using cp:
\o     cp /pkg/cadence/installs/IC618/tools.lnx86/dfII/etc/si/control.ver /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/33/ASKA_TOP:aska_top16_tb:1/netlist/digital/control
\o Begin Netlisting Sep 19 11:43:42 2024
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/33/ASKA_TOP:aska_top16_tb:1/netlist/digital/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\o INFO (AMS-2150): Generating the 'changedVarsSummary' file in the 'netlist' directory. This file prints the values of the netlister control variables, which are different from their default values. To disable the file creation, type 'envSetVal("ams.netlisterOpts" "print_control_vars" 'boolean nil )' in the '.cdsinit' file.
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\# Memory report: using       1,405 MB, process size 3,194 MB at UTC 2024.09.19 09:43:53.193
\# Memory report: Maximum memory size now 52,855 MB at UTC 2024.09.19 09:44:20.328
\# Memory report: Maximum memory size now 51,131 MB at UTC 2024.09.19 09:44:40.394
\# Memory report: Maximum memory size now 48,825 MB at UTC 2024.09.19 09:45:00.508
\o WARNING (VLOGNET-199): An explicit netlist for cellview 'ASKA_16ELE_TOP_FINAL/aska_top_16ele/analog_extracted_Conly_50fF' cannot be generated because either split buses or bundle terminals are present in it.
\o  Therefore, an implicit netlist for this instance has been generated. 
\o 
\o WARNING (VLOGNET-184): Unable to generate explicit netlist for instance 'I0' in the 'ASKA_TOP/aska_top16_tb/schematic' cell view because the switch master of this instance is a text view and its place master contains split buses, bundle terminals, or both. Therefore, implicit netlist is being generated.
\o 
\o WARNING (VLOGNET-110): The cell 'ASKA_TOP/aska_top16_tb/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
\o 
\o 
\o 
\o LIB NAME                    CELL NAME                   VIEW NAME            NOTE             
\o ---------                   ---------                   ---------            ----             
\o 
\o analogLib                   vpulse                      spectre              *Stopping View*  
\o analogLib                   cap                         spectre              *Stopping View*  
\o analogLib                   vdc                         spectre              *Stopping View*  
\o analogLib                   ind                         spectre              *Stopping View*  
\o PRIMLIB                     ne3i_6                      spectre              *Stopping View*  
\o PRIMLIB                     pe3i                        spectre              *Stopping View*  
\o PRIMLIB                     ne3i                        spectre              *Stopping View*  
\o PRIMLIB                     pe3                         spectre              *Stopping View*  
\o PRIMLIB                     pmb                         spectre              *Stopping View*  
\o PRIMLIB                     p_dnw3                      spectre              *Stopping View*  
\o PRIMLIB                     p_dp3                       spectre              *Stopping View*  
\o PRIMLIB                     cmm5t                       spectre              *Stopping View*  
\o PRIMLIB                     dp3                         spectre              *Stopping View*  
\o PRIMLIB                     ddnwmv                      spectre              *Stopping View*  
\o PRIMLIB                     dsba                        spectre              *Stopping View*  
\o PRIMLIB                     dphnw                       spectre              *Stopping View*  
\o PRIMLIB                     dpp20                       spectre              *Stopping View*  
\o PRIMLIB                     dnpdd_scr                   spectre              *Stopping View*  
\o PRIMLIB                     p_dwhn                      spectre              *Stopping View*  
\o PRIMLIB                     p_dipdnwmv                  spectre              *Stopping View*  
\o PRIMLIB                     dn3                         spectre              *Stopping View*  
\o PRIMLIB                     p_ddnwmv                    spectre              *Stopping View*  
\o PRIMLIB                     dipdnwmv                    spectre              *Stopping View*  
\o PRIMLIB                     p_ddnw                      spectre              *Stopping View*  
\o PRIMLIB                     dpdd_scr                    spectre              *Stopping View*  
\o PRIMLIB                     ddnw                        spectre              *Stopping View*  
\o PRIMLIB                     p_dnw                       spectre              *Stopping View*  
\o PRIMLIB                     rdn3                        spectre              *Stopping View*  
\o PRIMLIB                     ped                         spectre              *Stopping View*  
\o PRIMLIB                     mosvc3                      spectre              *Stopping View*  
\o PRIMLIB                     qpvc3                       spectre              *Stopping View*  
\o PRIMLIB                     nedia                       spectre              *Stopping View*  
\o PRIMLIB                     p_cap                       spectre              *Stopping View*  
\o PRIMLIB                     csf4a                       spectre              *Stopping View*  
\o PRIMLIB                     s_res                       spectre              *Stopping View*  
\o PRIMLIB                     rpp1s                       spectre              *Stopping View*  
\o PRIMLIB                     rpp1                        spectre              *Stopping View*  
\o PRIMLIB                     rnp1                        spectre              *Stopping View*  
\o PRIMLIB                     rpp1k1_3                    spectre              *Stopping View*  
\o PRIMLIB                     rdp3                        spectre              *Stopping View*  
\o PRIMLIB                     dhpw                        spectre              *Stopping View*  
\o PRIMLIB                     ne3                         spectre              *Stopping View*  
\o PRIMLIB                     rdp_io                      spectre              *Stopping View*  
\o analogLib                   res                         spectre              *Stopping View*  
\o ASKA_DIG2                   DIG_stimulus                verilogams           *Stopping View*  
\o ASKA_TOP                    aska_top16_tb               schematic                             
\o ASKA_16ELE_TOP_FINAL        aska_top_16ele              analog_extracted_Conly_50fF                  
\o 
\o ---------- End of netlist configuration information   ----------
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Initializing the control file using cp:
\o     cp /pkg/cadence/installs/IC618/tools.lnx86/dfII/etc/si/control.spectre /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/33/ASKA_TOP:aska_top16_tb:1/netlist/analog/control
\o Copying Spectre source file 'spectre.inp'
\o Copying Spectre command file 'spectre.sim'
\# Memory report: Maximum memory size now 47,704 MB at UTC 2024.09.19 09:45:40.069
\# Memory report: Maximum memory size now 46,753 MB at UTC 2024.09.19 09:46:20.124
\o WARNING (ADE-6003): Terminal "ELE<16>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<17>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<18>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<19>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<20>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<21>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<22>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<23>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<24>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<25>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<26>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<27>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<28>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<29>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<30>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<31>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6004): Mismatch was found between the terminals in the cellView and those on the
\o            termOrder property on the CDF. Because of the mismatch, the CDF termOrder will
\o            be ignored. The terminals in the cellView will be netlisted in the alphabetical
\o            order of their names. Eliminate the mismatch if you want the CDF termOrder
\o            property to be used for netlisting.
\o            To edit CDF of a cell, 
\o            i) Open CIW->Tools->CDF->Edit.
\o            ii) Select Library Name & Cell Name.
\o            iii) Click on the Edit button in the simulation information section of the
\o                 Edit CDF window.
\o Running netlist assembly..
\# Memory report: Maximum memory size now 48,289 MB at UTC 2024.09.19 09:47:13.664
\o .........
\o End netlisting Sep 19 11:48:36 2024
\o INFO (AMS-1241): AMS UNL netlisting has completed successfully.
\o To view the modules, right-click the test name on the Tests and Analyses 
\o assistant pane and choose Netlist->Display menu option.
\o       ...successful.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [ ASKA_TOP:aska_top16_tb:1
\o           ] for Point ID (3 33).
\o 
\o Delete simulation data in /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/33/ASKA_TOP:aska_top16_tb:1/psf.
\o compose simulator input file...
\o       ...successful.
\o validating simulator hierarchy...
\o       ...successful.
\o running...
\o To check for output from compilation, elaboration and simulation run, 
\o right-click on the test name, result name, or any value in the "Results" 
\o tab of the Outputs section and choose "Output Log" menu option.
\# Memory report: Maximum memory size now 46,979 MB at UTC 2024.09.19 09:49:43.301
\# Memory report: Maximum memory size now 46,019 MB at UTC 2024.09.19 09:51:03.301
\# Available memory:         44,311 MB at UTC 2024.09.19 09:51:13.302
\# Memory report: Maximum memory size now 44,659 MB at UTC 2024.09.19 09:52:03.301
\# Memory report: Maximum memory size now 45,646 MB at UTC 2024.09.19 09:53:13.302
\# Memory report: Maximum memory size now 44,270 MB at UTC 2024.09.19 09:53:43.302
\# Memory report: Maximum memory size now 42,238 MB at UTC 2024.09.19 09:54:03.302
\# Available memory:         40,207 MB at UTC 2024.09.19 09:54:13.301
\# Memory report: Maximum memory size now 41,319 MB at UTC 2024.09.19 09:54:33.302
\# Memory report: Maximum memory size now 40,470 MB at UTC 2024.09.19 09:56:03.302
\# Memory report: Maximum memory size now 41,412 MB at UTC 2024.09.19 09:56:43.302
\# Memory report: Maximum memory size now 42,512 MB at UTC 2024.09.19 09:57:33.301
\# Memory report: Maximum memory size now 43,436 MB at UTC 2024.09.19 09:59:03.301
\# Available memory:         45,068 MB at UTC 2024.09.19 09:59:23.302
\# Memory report: Maximum memory size now 46,512 MB at UTC 2024.09.19 09:59:23.302
\# Memory report: Maximum memory size now 47,459 MB at UTC 2024.09.19 09:59:43.308
\# Memory report: Maximum memory size now 48,489 MB at UTC 2024.09.19 10:00:03.301
\# Memory report: Maximum memory size now 46,728 MB at UTC 2024.09.19 10:16:33.302
\# Memory report: Maximum memory size now 43,636 MB at UTC 2024.09.19 10:18:23.302
\# Memory report: Maximum memory size now 42,757 MB at UTC 2024.09.19 10:18:43.301
\# Available memory:         40,537 MB at UTC 2024.09.19 10:18:53.301
\# Memory report: Maximum memory size now 41,307 MB at UTC 2024.09.19 10:19:03.302
\# Memory report: Maximum memory size now 40,486 MB at UTC 2024.09.19 10:21:23.301
\# Memory report: Maximum memory size now 41,570 MB at UTC 2024.09.19 10:21:53.302
\# Memory report: Maximum memory size now 42,543 MB at UTC 2024.09.19 10:22:03.301
\# Memory report: Maximum memory size now 43,662 MB at UTC 2024.09.19 10:23:33.304
\# Available memory:         46,102 MB at UTC 2024.09.19 10:23:43.301
\# Memory report: Maximum memory size now 47,546 MB at UTC 2024.09.19 10:23:43.301
\# Memory report: Maximum memory size now 51,338 MB at UTC 2024.09.19 10:24:13.301
\# Available memory:         50,900 MB at UTC 2024.09.19 10:24:23.302
\# Memory report: Maximum memory size now 52,388 MB at UTC 2024.09.19 10:25:13.301
\# Memory report: Maximum memory size now 54,109 MB at UTC 2024.09.19 10:27:33.306
\# Available memory:         56,314 MB at UTC 2024.09.19 10:28:03.302
\# Memory report: Maximum memory size now 57,759 MB at UTC 2024.09.19 10:28:03.302
\# Memory report: Maximum memory size now 59,304 MB at UTC 2024.09.19 10:29:13.301
\# Memory report: Maximum memory size now 60,693 MB at UTC 2024.09.19 10:30:13.302
\# Memory report: Maximum memory size now 59,342 MB at UTC 2024.09.19 10:33:33.302
\# Memory report: Maximum memory size now 55,837 MB at UTC 2024.09.19 10:33:53.301
\# Memory report: Maximum memory size now 54,736 MB at UTC 2024.09.19 10:34:23.302
\# Memory report: Maximum memory size now 53,633 MB at UTC 2024.09.19 10:35:03.302
\# Memory report: Maximum memory size now 55,587 MB at UTC 2024.09.19 10:35:13.302
\# Memory report: Maximum memory size now 57,205 MB at UTC 2024.09.19 10:37:53.302
\# Memory report: Maximum memory size now 58,763 MB at UTC 2024.09.19 10:38:13.302
\# Memory report: Maximum memory size now 61,054 MB at UTC 2024.09.19 10:38:43.301
\# Available memory:         61,551 MB at UTC 2024.09.19 10:38:53.302
\# Memory report: Maximum memory size now 62,995 MB at UTC 2024.09.19 10:38:53.302
\# Memory report: Maximum memory size now 65,187 MB at UTC 2024.09.19 10:39:03.302
\# Memory report: Maximum memory size now 62,761 MB at UTC 2024.09.19 10:39:23.302
\# Memory report: Maximum memory size now 59,490 MB at UTC 2024.09.19 10:39:53.301
\# Available memory:         55,203 MB at UTC 2024.09.19 10:40:03.302
\# Memory report: Maximum memory size now 56,647 MB at UTC 2024.09.19 10:40:03.302
\# Memory report: Maximum memory size now 58,753 MB at UTC 2024.09.19 10:44:33.301
\# Memory report: Maximum memory size now 60,566 MB at UTC 2024.09.19 10:44:53.302
\# Available memory:         61,650 MB at UTC 2024.09.19 10:45:13.301
\# Memory report: Maximum memory size now 63,094 MB at UTC 2024.09.19 10:45:13.302
\# Memory report: Maximum memory size now 59,768 MB at UTC 2024.09.19 10:45:23.301
\# Available memory:         55,676 MB at UTC 2024.09.19 10:45:33.302
\# Memory report: Maximum memory size now 57,120 MB at UTC 2024.09.19 10:45:33.302
\# Memory report: Maximum memory size now 55,926 MB at UTC 2024.09.19 10:45:43.301
\# Memory report: Maximum memory size now 54,606 MB at UTC 2024.09.19 10:46:03.301
\# Memory report: Maximum memory size now 53,521 MB at UTC 2024.09.19 10:48:13.302
\# Memory report: Maximum memory size now 54,630 MB at UTC 2024.09.19 10:49:53.302
\# Memory report: Maximum memory size now 56,074 MB at UTC 2024.09.19 10:50:23.302
\# Memory report: Maximum memory size now 58,157 MB at UTC 2024.09.19 10:50:33.302
\# Memory report: Maximum memory size now 60,352 MB at UTC 2024.09.19 10:50:43.301
\# Memory report: Maximum memory size now 58,343 MB at UTC 2024.09.19 10:51:43.302
\# Memory report: Maximum memory size now 56,597 MB at UTC 2024.09.19 10:52:13.301
\# Memory report: Maximum memory size now 54,207 MB at UTC 2024.09.19 10:52:23.301
\# Memory report: Maximum memory size now 53,119 MB at UTC 2024.09.19 10:52:43.302
\# Memory report: Maximum memory size now 54,604 MB at UTC 2024.09.19 10:56:53.301
\# Memory report: Maximum memory size now 56,654 MB at UTC 2024.09.19 10:57:13.301
\# Memory report: Maximum memory size now 62,101 MB at UTC 2024.09.19 10:57:33.301
\# Available memory:         67,250 MB at UTC 2024.09.19 10:57:43.302
\# Memory report: Maximum memory size now 68,694 MB at UTC 2024.09.19 10:57:43.302
\# Memory report: Maximum memory size now 72,910 MB at UTC 2024.09.19 10:57:53.301
\# Memory report: Maximum memory size now 71,252 MB at UTC 2024.09.19 10:59:23.301
\# Memory report: Maximum memory size now 69,594 MB at UTC 2024.09.19 10:59:43.301
\# Memory report: Maximum memory size now 67,927 MB at UTC 2024.09.19 11:00:13.301
\# Memory report: Maximum memory size now 69,797 MB at UTC 2024.09.19 11:00:23.302
\# Memory report: Maximum memory size now 71,477 MB at UTC 2024.09.19 11:01:13.301
\# Available memory:         73,812 MB at UTC 2024.09.19 11:02:13.302
\# Memory report: Maximum memory size now 75,256 MB at UTC 2024.09.19 11:02:13.302
\# Memory report: Maximum memory size now 73,170 MB at UTC 2024.09.19 11:02:23.302
\o INFO (ADE-3071): Simulation completed successfully.
\o reading simulation data...
\o       ...successful.
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 33) on testbench [
\o           ASKA_TOP:aska_top16_tb:1 ].
\o 
\o 
\o 
\o 
\o 
\# Memory report: Maximum memory size now 71,658 MB at UTC 2024.09.19 11:05:03.301
\# Memory report: Maximum memory size now 70,192 MB at UTC 2024.09.19 11:07:33.302
\o Job 14 timed out after no activity in 300 seconds.
\o Simulation design variables differ from those on the cellView,
\o they have been saved in the file "/tmp/saved-design-variables1".
\o To save future changes, copy variables to cellView before exiting.
\o 
