Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jan 27 03:06:14 2021
| Host         : Windows10-508 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    64 |
|    Minimum number of control sets                        |    64 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   162 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    64 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    42 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              94 |           36 |
| Yes          | No                    | No                     |             678 |          159 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1421 |          333 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                         Enable Signal                                        |                                    Set/Reset Signal                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_resp/pop0                                   | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                   | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_wreq/empty_n_reg_1[0]                 |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop           |                                                                                        |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                        | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/E[0]                                     | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[7]_0[0]              |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/p_30_in                               | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_6                            | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_resp/push                                   |                                                                                        |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3_n_0      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop           | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]     |                1 |              6 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_20_in                                 | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                     |                2 |              6 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/icmp_ln5_reg_449_pp0_iter1_reg_reg[0][0] |                                                                                        |                3 |              7 |         2.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_enable_reg_pp0_iter0_reg[0]           | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_enable_reg_pp0_iter0_reg_0[0]   |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/waddr                                                   |                                                                                        |                1 |              7 |         7.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_enable_reg_pp0_iter5_reg_2[0]         | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/buff_rdata/mOutPtr[7]_i_1_n_0                     | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/p_30_in                               | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/bus_equal_gen.len_cnt_reg[6][0] |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_block_pp0_stage0_subdone              | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |                5 |              9 |         1.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/wreq_throttle/throttl_cnt[8]_i_1_n_0                       | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf           | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_1[0]     |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_1[0]                         | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                     |                2 |             10 |         5.00 |
|  ap_clk      |                                                                                              |                                                                                        |               13 |             21 |         1.62 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/p_30_in                               |                                                                                        |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_dout[31]_i_1_n_0                                    | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_negative_i[31]_i_1_n_0                              | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_dout[63]_i_1_n_0                                    | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_din[31]_i_1_n_0                                     | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                                   | bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_1_n_0                                 |               13 |             32 |         2.46 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_din[63]_i_1_n_0                                     | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/buff_rdata/next_beat                              |                                                                                        |                5 |             32 |         6.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_enable_reg_pp0_iter5_reg[0]           | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |               15 |             32 |         2.13 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_positive_r_i[31]_i_1_n_0                            | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/p_6_in                                   |                                                                                        |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_enable_reg_pp0_iter5_reg_1[0]         | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |               10 |             32 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                  |                                                                                        |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                  |                                                                                        |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/buff_rdata/pop                                    | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |                5 |             33 |         6.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[8]                         |                                                                                        |                7 |             34 |         4.86 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/pop                                   | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |                6 |             36 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_enable_reg_pp0_iter5_reg_0[0]         | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |                8 |             41 |         5.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/buff_rdata/push                                   | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |                8 |             41 |         5.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_0[0]                  | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |                8 |             52 |         6.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                    | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |               11 |             52 |         4.73 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                  |                                                                                        |               16 |             62 |         3.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rreq/E[0]                                      |                                                                                        |               12 |             62 |         5.17 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                   |                                                                                        |               20 |             62 |         3.10 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p2                                  |                                                                                        |               11 |             62 |         5.64 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                   | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |               17 |             62 |         3.65 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_20_in                                 | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |               13 |             62 |         4.77 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_wreq/push                                   |                                                                                        |                9 |             63 |         7.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_1[0]                         | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |               12 |             63 |         5.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/icmp_ln5_reg_449_pp0_iter2_reg_reg[0][0] |                                                                                        |               17 |             63 |         3.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/push                                    |                                                                                        |                9 |             63 |         7.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf           | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |               13 |             63 |         4.85 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_wreq/pop0                                   | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |               10 |             64 |         6.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                    | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |               10 |             64 |         6.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                        | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |               20 |             65 |         3.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop           | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |               14 |             66 |         4.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_block_pp0_stage0_subdone              |                                                                                        |                6 |             66 |        11.00 |
|  ap_clk      |                                                                                              | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |               36 |             94 |         2.61 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state1                                                        |                                                                                        |               28 |            125 |         4.46 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq               | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |               28 |            129 |         4.61 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                               | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                           |               32 |            130 |         4.06 |
+--------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+--------------+


