
STM32G491RE_LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004bf0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001dfc  08004dd0  08004dd0  00005dd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006bcc  08006bcc  00008070  2**0
                  CONTENTS
  4 .ARM          00000008  08006bcc  08006bcc  00007bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006bd4  08006bd4  00008070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006bd4  08006bd4  00007bd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006bd8  08006bd8  00007bd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08006bdc  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000240  20000070  08006c4c  00008070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b0  08006c4c  000082b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eecf  00000000  00000000  000080a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002853  00000000  00000000  00016f6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001090  00000000  00000000  000197c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c97  00000000  00000000  0001a858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020a5d  00000000  00000000  0001b4ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013629  00000000  00000000  0003bf4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cbf6a  00000000  00000000  0004f575  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011b4df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d38  00000000  00000000  0011b524  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0012025c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004db8 	.word	0x08004db8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	08004db8 	.word	0x08004db8

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <MX_GPIO_Init>:
        * EXTI
     PA2   ------> LPUART1_TX
     PA3   ------> LPUART1_RX
*/
void MX_GPIO_Init(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b08a      	sub	sp, #40	@ 0x28
 80002c4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002c6:	f107 0314 	add.w	r3, r7, #20
 80002ca:	2200      	movs	r2, #0
 80002cc:	601a      	str	r2, [r3, #0]
 80002ce:	605a      	str	r2, [r3, #4]
 80002d0:	609a      	str	r2, [r3, #8]
 80002d2:	60da      	str	r2, [r3, #12]
 80002d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002d6:	4b3e      	ldr	r3, [pc, #248]	@ (80003d0 <MX_GPIO_Init+0x110>)
 80002d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80002da:	4a3d      	ldr	r2, [pc, #244]	@ (80003d0 <MX_GPIO_Init+0x110>)
 80002dc:	f043 0304 	orr.w	r3, r3, #4
 80002e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80002e2:	4b3b      	ldr	r3, [pc, #236]	@ (80003d0 <MX_GPIO_Init+0x110>)
 80002e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80002e6:	f003 0304 	and.w	r3, r3, #4
 80002ea:	613b      	str	r3, [r7, #16]
 80002ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80002ee:	4b38      	ldr	r3, [pc, #224]	@ (80003d0 <MX_GPIO_Init+0x110>)
 80002f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80002f2:	4a37      	ldr	r2, [pc, #220]	@ (80003d0 <MX_GPIO_Init+0x110>)
 80002f4:	f043 0320 	orr.w	r3, r3, #32
 80002f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80002fa:	4b35      	ldr	r3, [pc, #212]	@ (80003d0 <MX_GPIO_Init+0x110>)
 80002fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80002fe:	f003 0320 	and.w	r3, r3, #32
 8000302:	60fb      	str	r3, [r7, #12]
 8000304:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000306:	4b32      	ldr	r3, [pc, #200]	@ (80003d0 <MX_GPIO_Init+0x110>)
 8000308:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800030a:	4a31      	ldr	r2, [pc, #196]	@ (80003d0 <MX_GPIO_Init+0x110>)
 800030c:	f043 0301 	orr.w	r3, r3, #1
 8000310:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000312:	4b2f      	ldr	r3, [pc, #188]	@ (80003d0 <MX_GPIO_Init+0x110>)
 8000314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000316:	f003 0301 	and.w	r3, r3, #1
 800031a:	60bb      	str	r3, [r7, #8]
 800031c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800031e:	4b2c      	ldr	r3, [pc, #176]	@ (80003d0 <MX_GPIO_Init+0x110>)
 8000320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000322:	4a2b      	ldr	r2, [pc, #172]	@ (80003d0 <MX_GPIO_Init+0x110>)
 8000324:	f043 0302 	orr.w	r3, r3, #2
 8000328:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800032a:	4b29      	ldr	r3, [pc, #164]	@ (80003d0 <MX_GPIO_Init+0x110>)
 800032c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800032e:	f003 0302 	and.w	r3, r3, #2
 8000332:	607b      	str	r3, [r7, #4]
 8000334:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DC_Pin|RST_Pin, GPIO_PIN_RESET);
 8000336:	2200      	movs	r2, #0
 8000338:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800033c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000340:	f000 fe90 	bl	8001064 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8000344:	2200      	movs	r2, #0
 8000346:	2140      	movs	r1, #64	@ 0x40
 8000348:	4822      	ldr	r0, [pc, #136]	@ (80003d4 <MX_GPIO_Init+0x114>)
 800034a:	f000 fe8b 	bl	8001064 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800034e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000352:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000354:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000358:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800035a:	2300      	movs	r3, #0
 800035c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800035e:	f107 0314 	add.w	r3, r7, #20
 8000362:	4619      	mov	r1, r3
 8000364:	481c      	ldr	r0, [pc, #112]	@ (80003d8 <MX_GPIO_Init+0x118>)
 8000366:	f000 fcfb 	bl	8000d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 800036a:	230c      	movs	r3, #12
 800036c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800036e:	2302      	movs	r3, #2
 8000370:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000372:	2300      	movs	r3, #0
 8000374:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000376:	2300      	movs	r3, #0
 8000378:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 800037a:	230c      	movs	r3, #12
 800037c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800037e:	f107 0314 	add.w	r3, r7, #20
 8000382:	4619      	mov	r1, r3
 8000384:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000388:	f000 fcea 	bl	8000d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = DC_Pin|RST_Pin;
 800038c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000390:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000392:	2301      	movs	r3, #1
 8000394:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000396:	2300      	movs	r3, #0
 8000398:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800039a:	2300      	movs	r3, #0
 800039c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800039e:	f107 0314 	add.w	r3, r7, #20
 80003a2:	4619      	mov	r1, r3
 80003a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003a8:	f000 fcda 	bl	8000d60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_Pin;
 80003ac:	2340      	movs	r3, #64	@ 0x40
 80003ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003b0:	2301      	movs	r3, #1
 80003b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003b4:	2300      	movs	r3, #0
 80003b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003b8:	2300      	movs	r3, #0
 80003ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 80003bc:	f107 0314 	add.w	r3, r7, #20
 80003c0:	4619      	mov	r1, r3
 80003c2:	4804      	ldr	r0, [pc, #16]	@ (80003d4 <MX_GPIO_Init+0x114>)
 80003c4:	f000 fccc 	bl	8000d60 <HAL_GPIO_Init>

}
 80003c8:	bf00      	nop
 80003ca:	3728      	adds	r7, #40	@ 0x28
 80003cc:	46bd      	mov	sp, r7
 80003ce:	bd80      	pop	{r7, pc}
 80003d0:	40021000 	.word	0x40021000
 80003d4:	48000400 	.word	0x48000400
 80003d8:	48000800 	.word	0x48000800

080003dc <initLCD>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void initLCD()
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	af00      	add	r7, sp, #0
	DEV_Module_Init();
 80003e0:	f002 febc 	bl	800315c <DEV_Module_Init>

	LCD_2IN4_Init();
 80003e4:	f003 f990 	bl	8003708 <LCD_2IN4_Init>

	Paint_NewImage(LCD_2IN4_WIDTH,LCD_2IN4_HEIGHT, ROTATE_0, WHITE);
 80003e8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80003ec:	2200      	movs	r2, #0
 80003ee:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 80003f2:	20f0      	movs	r0, #240	@ 0xf0
 80003f4:	f002 fed2 	bl	800319c <Paint_NewImage>

	Paint_SetClearFuntion(LCD_2IN4_Clear);
 80003f8:	4805      	ldr	r0, [pc, #20]	@ (8000410 <initLCD+0x34>)
 80003fa:	f002 ff1b 	bl	8003234 <Paint_SetClearFuntion>
	Paint_SetDisplayFuntion(LCD_2IN4_DrawPaint);
 80003fe:	4805      	ldr	r0, [pc, #20]	@ (8000414 <initLCD+0x38>)
 8000400:	f002 ff28 	bl	8003254 <Paint_SetDisplayFuntion>
	Paint_Clear(BG);
 8000404:	f249 6010 	movw	r0, #38416	@ 0x9610
 8000408:	f002 ffe4 	bl	80033d4 <Paint_Clear>
}
 800040c:	bf00      	nop
 800040e:	bd80      	pop	{r7, pc}
 8000410:	08003a45 	.word	0x08003a45
 8000414:	08003aa3 	.word	0x08003aa3

08000418 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b090      	sub	sp, #64	@ 0x40
 800041c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800041e:	f000 fafc 	bl	8000a1a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000422:	f000 f821 	bl	8000468 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000426:	f7ff ff4b 	bl	80002c0 <MX_GPIO_Init>
  MX_TIM3_Init();
 800042a:	f000 fa1b 	bl	8000864 <MX_TIM3_Init>
  MX_SPI1_Init();
 800042e:	f000 f881 	bl	8000534 <MX_SPI1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000432:	f000 f864 	bl	80004fe <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  initLCD();
 8000436:	f7ff ffd1 	bl	80003dc <initLCD>

  char scoreText[50]; // Score output
  sprintf(scoreText, "Score: %d", 12); // Format Score string
 800043a:	1d3b      	adds	r3, r7, #4
 800043c:	220c      	movs	r2, #12
 800043e:	4908      	ldr	r1, [pc, #32]	@ (8000460 <main+0x48>)
 8000440:	4618      	mov	r0, r3
 8000442:	f003 fd35 	bl	8003eb0 <siprintf>
  Paint_DrawString_EN(45, 174, scoreText, &Font24, BLACK, WHITE);
 8000446:	1d3a      	adds	r2, r7, #4
 8000448:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800044c:	9301      	str	r3, [sp, #4]
 800044e:	2300      	movs	r3, #0
 8000450:	9300      	str	r3, [sp, #0]
 8000452:	4b04      	ldr	r3, [pc, #16]	@ (8000464 <main+0x4c>)
 8000454:	21ae      	movs	r1, #174	@ 0xae
 8000456:	202d      	movs	r0, #45	@ 0x2d
 8000458:	f003 f878 	bl	800354c <Paint_DrawString_EN>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800045c:	bf00      	nop
 800045e:	e7fd      	b.n	800045c <main+0x44>
 8000460:	08004dd0 	.word	0x08004dd0
 8000464:	2000000c 	.word	0x2000000c

08000468 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	b094      	sub	sp, #80	@ 0x50
 800046c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800046e:	f107 0318 	add.w	r3, r7, #24
 8000472:	2238      	movs	r2, #56	@ 0x38
 8000474:	2100      	movs	r1, #0
 8000476:	4618      	mov	r0, r3
 8000478:	f003 fe12 	bl	80040a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800047c:	1d3b      	adds	r3, r7, #4
 800047e:	2200      	movs	r2, #0
 8000480:	601a      	str	r2, [r3, #0]
 8000482:	605a      	str	r2, [r3, #4]
 8000484:	609a      	str	r2, [r3, #8]
 8000486:	60da      	str	r2, [r3, #12]
 8000488:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800048a:	2000      	movs	r0, #0
 800048c:	f000 fe26 	bl	80010dc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000490:	2302      	movs	r3, #2
 8000492:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000494:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000498:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800049a:	2340      	movs	r3, #64	@ 0x40
 800049c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800049e:	2302      	movs	r3, #2
 80004a0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80004a2:	2302      	movs	r3, #2
 80004a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80004a6:	2304      	movs	r3, #4
 80004a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80004aa:	2355      	movs	r3, #85	@ 0x55
 80004ac:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80004ae:	2302      	movs	r3, #2
 80004b0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80004b2:	2302      	movs	r3, #2
 80004b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80004b6:	2302      	movs	r3, #2
 80004b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004ba:	f107 0318 	add.w	r3, r7, #24
 80004be:	4618      	mov	r0, r3
 80004c0:	f000 fec0 	bl	8001244 <HAL_RCC_OscConfig>
 80004c4:	4603      	mov	r3, r0
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d001      	beq.n	80004ce <SystemClock_Config+0x66>
  {
    Error_Handler();
 80004ca:	f000 f82c 	bl	8000526 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004ce:	230f      	movs	r3, #15
 80004d0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004d2:	2303      	movs	r3, #3
 80004d4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004d6:	2300      	movs	r3, #0
 80004d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004da:	2300      	movs	r3, #0
 80004dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004de:	2300      	movs	r3, #0
 80004e0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80004e2:	1d3b      	adds	r3, r7, #4
 80004e4:	2104      	movs	r1, #4
 80004e6:	4618      	mov	r0, r3
 80004e8:	f001 f9be 	bl	8001868 <HAL_RCC_ClockConfig>
 80004ec:	4603      	mov	r3, r0
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d001      	beq.n	80004f6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80004f2:	f000 f818 	bl	8000526 <Error_Handler>
  }
}
 80004f6:	bf00      	nop
 80004f8:	3750      	adds	r7, #80	@ 0x50
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bd80      	pop	{r7, pc}

080004fe <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80004fe:	b580      	push	{r7, lr}
 8000500:	af00      	add	r7, sp, #0
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 0, 0);
 8000502:	2200      	movs	r2, #0
 8000504:	2100      	movs	r1, #0
 8000506:	2051      	movs	r0, #81	@ 0x51
 8000508:	f000 fbf5 	bl	8000cf6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 800050c:	2051      	movs	r0, #81	@ 0x51
 800050e:	f000 fc0c 	bl	8000d2a <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000512:	2200      	movs	r2, #0
 8000514:	2100      	movs	r1, #0
 8000516:	2028      	movs	r0, #40	@ 0x28
 8000518:	f000 fbed 	bl	8000cf6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800051c:	2028      	movs	r0, #40	@ 0x28
 800051e:	f000 fc04 	bl	8000d2a <HAL_NVIC_EnableIRQ>
}
 8000522:	bf00      	nop
 8000524:	bd80      	pop	{r7, pc}

08000526 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000526:	b480      	push	{r7}
 8000528:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800052a:	b672      	cpsid	i
}
 800052c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800052e:	bf00      	nop
 8000530:	e7fd      	b.n	800052e <Error_Handler+0x8>
	...

08000534 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000538:	4b1b      	ldr	r3, [pc, #108]	@ (80005a8 <MX_SPI1_Init+0x74>)
 800053a:	4a1c      	ldr	r2, [pc, #112]	@ (80005ac <MX_SPI1_Init+0x78>)
 800053c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800053e:	4b1a      	ldr	r3, [pc, #104]	@ (80005a8 <MX_SPI1_Init+0x74>)
 8000540:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000544:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000546:	4b18      	ldr	r3, [pc, #96]	@ (80005a8 <MX_SPI1_Init+0x74>)
 8000548:	2200      	movs	r2, #0
 800054a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800054c:	4b16      	ldr	r3, [pc, #88]	@ (80005a8 <MX_SPI1_Init+0x74>)
 800054e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000552:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000554:	4b14      	ldr	r3, [pc, #80]	@ (80005a8 <MX_SPI1_Init+0x74>)
 8000556:	2200      	movs	r2, #0
 8000558:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800055a:	4b13      	ldr	r3, [pc, #76]	@ (80005a8 <MX_SPI1_Init+0x74>)
 800055c:	2200      	movs	r2, #0
 800055e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000560:	4b11      	ldr	r3, [pc, #68]	@ (80005a8 <MX_SPI1_Init+0x74>)
 8000562:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000566:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000568:	4b0f      	ldr	r3, [pc, #60]	@ (80005a8 <MX_SPI1_Init+0x74>)
 800056a:	2210      	movs	r2, #16
 800056c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800056e:	4b0e      	ldr	r3, [pc, #56]	@ (80005a8 <MX_SPI1_Init+0x74>)
 8000570:	2200      	movs	r2, #0
 8000572:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000574:	4b0c      	ldr	r3, [pc, #48]	@ (80005a8 <MX_SPI1_Init+0x74>)
 8000576:	2200      	movs	r2, #0
 8000578:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800057a:	4b0b      	ldr	r3, [pc, #44]	@ (80005a8 <MX_SPI1_Init+0x74>)
 800057c:	2200      	movs	r2, #0
 800057e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000580:	4b09      	ldr	r3, [pc, #36]	@ (80005a8 <MX_SPI1_Init+0x74>)
 8000582:	2207      	movs	r2, #7
 8000584:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000586:	4b08      	ldr	r3, [pc, #32]	@ (80005a8 <MX_SPI1_Init+0x74>)
 8000588:	2200      	movs	r2, #0
 800058a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800058c:	4b06      	ldr	r3, [pc, #24]	@ (80005a8 <MX_SPI1_Init+0x74>)
 800058e:	2208      	movs	r2, #8
 8000590:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000592:	4805      	ldr	r0, [pc, #20]	@ (80005a8 <MX_SPI1_Init+0x74>)
 8000594:	f001 fb4c 	bl	8001c30 <HAL_SPI_Init>
 8000598:	4603      	mov	r3, r0
 800059a:	2b00      	cmp	r3, #0
 800059c:	d001      	beq.n	80005a2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800059e:	f7ff ffc2 	bl	8000526 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80005a2:	bf00      	nop
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	2000008c 	.word	0x2000008c
 80005ac:	40013000 	.word	0x40013000

080005b0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b08a      	sub	sp, #40	@ 0x28
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b8:	f107 0314 	add.w	r3, r7, #20
 80005bc:	2200      	movs	r2, #0
 80005be:	601a      	str	r2, [r3, #0]
 80005c0:	605a      	str	r2, [r3, #4]
 80005c2:	609a      	str	r2, [r3, #8]
 80005c4:	60da      	str	r2, [r3, #12]
 80005c6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	4a17      	ldr	r2, [pc, #92]	@ (800062c <HAL_SPI_MspInit+0x7c>)
 80005ce:	4293      	cmp	r3, r2
 80005d0:	d128      	bne.n	8000624 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80005d2:	4b17      	ldr	r3, [pc, #92]	@ (8000630 <HAL_SPI_MspInit+0x80>)
 80005d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005d6:	4a16      	ldr	r2, [pc, #88]	@ (8000630 <HAL_SPI_MspInit+0x80>)
 80005d8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80005dc:	6613      	str	r3, [r2, #96]	@ 0x60
 80005de:	4b14      	ldr	r3, [pc, #80]	@ (8000630 <HAL_SPI_MspInit+0x80>)
 80005e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80005e6:	613b      	str	r3, [r7, #16]
 80005e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ea:	4b11      	ldr	r3, [pc, #68]	@ (8000630 <HAL_SPI_MspInit+0x80>)
 80005ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ee:	4a10      	ldr	r2, [pc, #64]	@ (8000630 <HAL_SPI_MspInit+0x80>)
 80005f0:	f043 0301 	orr.w	r3, r3, #1
 80005f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000630 <HAL_SPI_MspInit+0x80>)
 80005f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005fa:	f003 0301 	and.w	r3, r3, #1
 80005fe:	60fb      	str	r3, [r7, #12]
 8000600:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000602:	23e0      	movs	r3, #224	@ 0xe0
 8000604:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000606:	2302      	movs	r3, #2
 8000608:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060a:	2300      	movs	r3, #0
 800060c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800060e:	2300      	movs	r3, #0
 8000610:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000612:	2305      	movs	r3, #5
 8000614:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000616:	f107 0314 	add.w	r3, r7, #20
 800061a:	4619      	mov	r1, r3
 800061c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000620:	f000 fb9e 	bl	8000d60 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000624:	bf00      	nop
 8000626:	3728      	adds	r7, #40	@ 0x28
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}
 800062c:	40013000 	.word	0x40013000
 8000630:	40021000 	.word	0x40021000

08000634 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800063a:	4b0f      	ldr	r3, [pc, #60]	@ (8000678 <HAL_MspInit+0x44>)
 800063c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800063e:	4a0e      	ldr	r2, [pc, #56]	@ (8000678 <HAL_MspInit+0x44>)
 8000640:	f043 0301 	orr.w	r3, r3, #1
 8000644:	6613      	str	r3, [r2, #96]	@ 0x60
 8000646:	4b0c      	ldr	r3, [pc, #48]	@ (8000678 <HAL_MspInit+0x44>)
 8000648:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800064a:	f003 0301 	and.w	r3, r3, #1
 800064e:	607b      	str	r3, [r7, #4]
 8000650:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000652:	4b09      	ldr	r3, [pc, #36]	@ (8000678 <HAL_MspInit+0x44>)
 8000654:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000656:	4a08      	ldr	r2, [pc, #32]	@ (8000678 <HAL_MspInit+0x44>)
 8000658:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800065c:	6593      	str	r3, [r2, #88]	@ 0x58
 800065e:	4b06      	ldr	r3, [pc, #24]	@ (8000678 <HAL_MspInit+0x44>)
 8000660:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000662:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000666:	603b      	str	r3, [r7, #0]
 8000668:	683b      	ldr	r3, [r7, #0]

  /* Peripheral interrupt init */

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800066a:	f000 fddb 	bl	8001224 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800066e:	bf00      	nop
 8000670:	3708      	adds	r7, #8
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	40021000 	.word	0x40021000

0800067c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000680:	bf00      	nop
 8000682:	e7fd      	b.n	8000680 <NMI_Handler+0x4>

08000684 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000688:	bf00      	nop
 800068a:	e7fd      	b.n	8000688 <HardFault_Handler+0x4>

0800068c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000690:	bf00      	nop
 8000692:	e7fd      	b.n	8000690 <MemManage_Handler+0x4>

08000694 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000698:	bf00      	nop
 800069a:	e7fd      	b.n	8000698 <BusFault_Handler+0x4>

0800069c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800069c:	b480      	push	{r7}
 800069e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006a0:	bf00      	nop
 80006a2:	e7fd      	b.n	80006a0 <UsageFault_Handler+0x4>

080006a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006a4:	b480      	push	{r7}
 80006a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006a8:	bf00      	nop
 80006aa:	46bd      	mov	sp, r7
 80006ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b0:	4770      	bx	lr

080006b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006b2:	b480      	push	{r7}
 80006b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006b6:	bf00      	nop
 80006b8:	46bd      	mov	sp, r7
 80006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006be:	4770      	bx	lr

080006c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006c4:	bf00      	nop
 80006c6:	46bd      	mov	sp, r7
 80006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006cc:	4770      	bx	lr

080006ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006ce:	b580      	push	{r7, lr}
 80006d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006d2:	f000 f9f5 	bl	8000ac0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006d6:	bf00      	nop
 80006d8:	bd80      	pop	{r7, pc}

080006da <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80006da:	b580      	push	{r7, lr}
 80006dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80006de:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80006e2:	f000 fcd7 	bl	8001094 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80006e6:	bf00      	nop
 80006e8:	bd80      	pop	{r7, pc}

080006ea <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 80006ea:	b480      	push	{r7}
 80006ec:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 80006ee:	bf00      	nop
 80006f0:	46bd      	mov	sp, r7
 80006f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f6:	4770      	bx	lr

080006f8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b086      	sub	sp, #24
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	60f8      	str	r0, [r7, #12]
 8000700:	60b9      	str	r1, [r7, #8]
 8000702:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000704:	2300      	movs	r3, #0
 8000706:	617b      	str	r3, [r7, #20]
 8000708:	e00a      	b.n	8000720 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800070a:	f3af 8000 	nop.w
 800070e:	4601      	mov	r1, r0
 8000710:	68bb      	ldr	r3, [r7, #8]
 8000712:	1c5a      	adds	r2, r3, #1
 8000714:	60ba      	str	r2, [r7, #8]
 8000716:	b2ca      	uxtb	r2, r1
 8000718:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800071a:	697b      	ldr	r3, [r7, #20]
 800071c:	3301      	adds	r3, #1
 800071e:	617b      	str	r3, [r7, #20]
 8000720:	697a      	ldr	r2, [r7, #20]
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	429a      	cmp	r2, r3
 8000726:	dbf0      	blt.n	800070a <_read+0x12>
  }

  return len;
 8000728:	687b      	ldr	r3, [r7, #4]
}
 800072a:	4618      	mov	r0, r3
 800072c:	3718      	adds	r7, #24
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}

08000732 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000732:	b580      	push	{r7, lr}
 8000734:	b086      	sub	sp, #24
 8000736:	af00      	add	r7, sp, #0
 8000738:	60f8      	str	r0, [r7, #12]
 800073a:	60b9      	str	r1, [r7, #8]
 800073c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800073e:	2300      	movs	r3, #0
 8000740:	617b      	str	r3, [r7, #20]
 8000742:	e009      	b.n	8000758 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	1c5a      	adds	r2, r3, #1
 8000748:	60ba      	str	r2, [r7, #8]
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	4618      	mov	r0, r3
 800074e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000752:	697b      	ldr	r3, [r7, #20]
 8000754:	3301      	adds	r3, #1
 8000756:	617b      	str	r3, [r7, #20]
 8000758:	697a      	ldr	r2, [r7, #20]
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	429a      	cmp	r2, r3
 800075e:	dbf1      	blt.n	8000744 <_write+0x12>
  }
  return len;
 8000760:	687b      	ldr	r3, [r7, #4]
}
 8000762:	4618      	mov	r0, r3
 8000764:	3718      	adds	r7, #24
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}

0800076a <_close>:

int _close(int file)
{
 800076a:	b480      	push	{r7}
 800076c:	b083      	sub	sp, #12
 800076e:	af00      	add	r7, sp, #0
 8000770:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000772:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000776:	4618      	mov	r0, r3
 8000778:	370c      	adds	r7, #12
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr

08000782 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000782:	b480      	push	{r7}
 8000784:	b083      	sub	sp, #12
 8000786:	af00      	add	r7, sp, #0
 8000788:	6078      	str	r0, [r7, #4]
 800078a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800078c:	683b      	ldr	r3, [r7, #0]
 800078e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000792:	605a      	str	r2, [r3, #4]
  return 0;
 8000794:	2300      	movs	r3, #0
}
 8000796:	4618      	mov	r0, r3
 8000798:	370c      	adds	r7, #12
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr

080007a2 <_isatty>:

int _isatty(int file)
{
 80007a2:	b480      	push	{r7}
 80007a4:	b083      	sub	sp, #12
 80007a6:	af00      	add	r7, sp, #0
 80007a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80007aa:	2301      	movs	r3, #1
}
 80007ac:	4618      	mov	r0, r3
 80007ae:	370c      	adds	r7, #12
 80007b0:	46bd      	mov	sp, r7
 80007b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b6:	4770      	bx	lr

080007b8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b085      	sub	sp, #20
 80007bc:	af00      	add	r7, sp, #0
 80007be:	60f8      	str	r0, [r7, #12]
 80007c0:	60b9      	str	r1, [r7, #8]
 80007c2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80007c4:	2300      	movs	r3, #0
}
 80007c6:	4618      	mov	r0, r3
 80007c8:	3714      	adds	r7, #20
 80007ca:	46bd      	mov	sp, r7
 80007cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d0:	4770      	bx	lr
	...

080007d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b086      	sub	sp, #24
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007dc:	4a14      	ldr	r2, [pc, #80]	@ (8000830 <_sbrk+0x5c>)
 80007de:	4b15      	ldr	r3, [pc, #84]	@ (8000834 <_sbrk+0x60>)
 80007e0:	1ad3      	subs	r3, r2, r3
 80007e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007e4:	697b      	ldr	r3, [r7, #20]
 80007e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007e8:	4b13      	ldr	r3, [pc, #76]	@ (8000838 <_sbrk+0x64>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d102      	bne.n	80007f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007f0:	4b11      	ldr	r3, [pc, #68]	@ (8000838 <_sbrk+0x64>)
 80007f2:	4a12      	ldr	r2, [pc, #72]	@ (800083c <_sbrk+0x68>)
 80007f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007f6:	4b10      	ldr	r3, [pc, #64]	@ (8000838 <_sbrk+0x64>)
 80007f8:	681a      	ldr	r2, [r3, #0]
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	4413      	add	r3, r2
 80007fe:	693a      	ldr	r2, [r7, #16]
 8000800:	429a      	cmp	r2, r3
 8000802:	d207      	bcs.n	8000814 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000804:	f003 fcaa 	bl	800415c <__errno>
 8000808:	4603      	mov	r3, r0
 800080a:	220c      	movs	r2, #12
 800080c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800080e:	f04f 33ff 	mov.w	r3, #4294967295
 8000812:	e009      	b.n	8000828 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000814:	4b08      	ldr	r3, [pc, #32]	@ (8000838 <_sbrk+0x64>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800081a:	4b07      	ldr	r3, [pc, #28]	@ (8000838 <_sbrk+0x64>)
 800081c:	681a      	ldr	r2, [r3, #0]
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	4413      	add	r3, r2
 8000822:	4a05      	ldr	r2, [pc, #20]	@ (8000838 <_sbrk+0x64>)
 8000824:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000826:	68fb      	ldr	r3, [r7, #12]
}
 8000828:	4618      	mov	r0, r3
 800082a:	3718      	adds	r7, #24
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}
 8000830:	2001c000 	.word	0x2001c000
 8000834:	00000400 	.word	0x00000400
 8000838:	200000f0 	.word	0x200000f0
 800083c:	200002b0 	.word	0x200002b0

08000840 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000844:	4b06      	ldr	r3, [pc, #24]	@ (8000860 <SystemInit+0x20>)
 8000846:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800084a:	4a05      	ldr	r2, [pc, #20]	@ (8000860 <SystemInit+0x20>)
 800084c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000850:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000854:	bf00      	nop
 8000856:	46bd      	mov	sp, r7
 8000858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085c:	4770      	bx	lr
 800085e:	bf00      	nop
 8000860:	e000ed00 	.word	0xe000ed00

08000864 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b08a      	sub	sp, #40	@ 0x28
 8000868:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800086a:	f107 031c 	add.w	r3, r7, #28
 800086e:	2200      	movs	r2, #0
 8000870:	601a      	str	r2, [r3, #0]
 8000872:	605a      	str	r2, [r3, #4]
 8000874:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000876:	463b      	mov	r3, r7
 8000878:	2200      	movs	r2, #0
 800087a:	601a      	str	r2, [r3, #0]
 800087c:	605a      	str	r2, [r3, #4]
 800087e:	609a      	str	r2, [r3, #8]
 8000880:	60da      	str	r2, [r3, #12]
 8000882:	611a      	str	r2, [r3, #16]
 8000884:	615a      	str	r2, [r3, #20]
 8000886:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000888:	4b21      	ldr	r3, [pc, #132]	@ (8000910 <MX_TIM3_Init+0xac>)
 800088a:	4a22      	ldr	r2, [pc, #136]	@ (8000914 <MX_TIM3_Init+0xb0>)
 800088c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800088e:	4b20      	ldr	r3, [pc, #128]	@ (8000910 <MX_TIM3_Init+0xac>)
 8000890:	2200      	movs	r2, #0
 8000892:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000894:	4b1e      	ldr	r3, [pc, #120]	@ (8000910 <MX_TIM3_Init+0xac>)
 8000896:	2200      	movs	r2, #0
 8000898:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800089a:	4b1d      	ldr	r3, [pc, #116]	@ (8000910 <MX_TIM3_Init+0xac>)
 800089c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80008a0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008a2:	4b1b      	ldr	r3, [pc, #108]	@ (8000910 <MX_TIM3_Init+0xac>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008a8:	4b19      	ldr	r3, [pc, #100]	@ (8000910 <MX_TIM3_Init+0xac>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80008ae:	4818      	ldr	r0, [pc, #96]	@ (8000910 <MX_TIM3_Init+0xac>)
 80008b0:	f001 fd42 	bl	8002338 <HAL_TIM_PWM_Init>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 80008ba:	f7ff fe34 	bl	8000526 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008be:	2300      	movs	r3, #0
 80008c0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008c2:	2300      	movs	r3, #0
 80008c4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80008c6:	f107 031c 	add.w	r3, r7, #28
 80008ca:	4619      	mov	r1, r3
 80008cc:	4810      	ldr	r0, [pc, #64]	@ (8000910 <MX_TIM3_Init+0xac>)
 80008ce:	f002 fba5 	bl	800301c <HAL_TIMEx_MasterConfigSynchronization>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80008d8:	f7ff fe25 	bl	8000526 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80008dc:	2360      	movs	r3, #96	@ 0x60
 80008de:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008e4:	2300      	movs	r3, #0
 80008e6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008e8:	2300      	movs	r3, #0
 80008ea:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80008ec:	463b      	mov	r3, r7
 80008ee:	2204      	movs	r2, #4
 80008f0:	4619      	mov	r1, r3
 80008f2:	4807      	ldr	r0, [pc, #28]	@ (8000910 <MX_TIM3_Init+0xac>)
 80008f4:	f001 fe84 	bl	8002600 <HAL_TIM_PWM_ConfigChannel>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80008fe:	f7ff fe12 	bl	8000526 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000902:	4803      	ldr	r0, [pc, #12]	@ (8000910 <MX_TIM3_Init+0xac>)
 8000904:	f000 f828 	bl	8000958 <HAL_TIM_MspPostInit>

}
 8000908:	bf00      	nop
 800090a:	3728      	adds	r7, #40	@ 0x28
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	200000f4 	.word	0x200000f4
 8000914:	40000400 	.word	0x40000400

08000918 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000918:	b480      	push	{r7}
 800091a:	b085      	sub	sp, #20
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4a0a      	ldr	r2, [pc, #40]	@ (8000950 <HAL_TIM_PWM_MspInit+0x38>)
 8000926:	4293      	cmp	r3, r2
 8000928:	d10b      	bne.n	8000942 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800092a:	4b0a      	ldr	r3, [pc, #40]	@ (8000954 <HAL_TIM_PWM_MspInit+0x3c>)
 800092c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800092e:	4a09      	ldr	r2, [pc, #36]	@ (8000954 <HAL_TIM_PWM_MspInit+0x3c>)
 8000930:	f043 0302 	orr.w	r3, r3, #2
 8000934:	6593      	str	r3, [r2, #88]	@ 0x58
 8000936:	4b07      	ldr	r3, [pc, #28]	@ (8000954 <HAL_TIM_PWM_MspInit+0x3c>)
 8000938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800093a:	f003 0302 	and.w	r3, r3, #2
 800093e:	60fb      	str	r3, [r7, #12]
 8000940:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000942:	bf00      	nop
 8000944:	3714      	adds	r7, #20
 8000946:	46bd      	mov	sp, r7
 8000948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094c:	4770      	bx	lr
 800094e:	bf00      	nop
 8000950:	40000400 	.word	0x40000400
 8000954:	40021000 	.word	0x40021000

08000958 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b088      	sub	sp, #32
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000960:	f107 030c 	add.w	r3, r7, #12
 8000964:	2200      	movs	r2, #0
 8000966:	601a      	str	r2, [r3, #0]
 8000968:	605a      	str	r2, [r3, #4]
 800096a:	609a      	str	r2, [r3, #8]
 800096c:	60da      	str	r2, [r3, #12]
 800096e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4a11      	ldr	r2, [pc, #68]	@ (80009bc <HAL_TIM_MspPostInit+0x64>)
 8000976:	4293      	cmp	r3, r2
 8000978:	d11b      	bne.n	80009b2 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800097a:	4b11      	ldr	r3, [pc, #68]	@ (80009c0 <HAL_TIM_MspPostInit+0x68>)
 800097c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800097e:	4a10      	ldr	r2, [pc, #64]	@ (80009c0 <HAL_TIM_MspPostInit+0x68>)
 8000980:	f043 0302 	orr.w	r3, r3, #2
 8000984:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000986:	4b0e      	ldr	r3, [pc, #56]	@ (80009c0 <HAL_TIM_MspPostInit+0x68>)
 8000988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800098a:	f003 0302 	and.w	r3, r3, #2
 800098e:	60bb      	str	r3, [r7, #8]
 8000990:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000992:	2320      	movs	r3, #32
 8000994:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000996:	2302      	movs	r3, #2
 8000998:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099a:	2300      	movs	r3, #0
 800099c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099e:	2300      	movs	r3, #0
 80009a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80009a2:	2302      	movs	r3, #2
 80009a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009a6:	f107 030c 	add.w	r3, r7, #12
 80009aa:	4619      	mov	r1, r3
 80009ac:	4805      	ldr	r0, [pc, #20]	@ (80009c4 <HAL_TIM_MspPostInit+0x6c>)
 80009ae:	f000 f9d7 	bl	8000d60 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80009b2:	bf00      	nop
 80009b4:	3720      	adds	r7, #32
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	40000400 	.word	0x40000400
 80009c0:	40021000 	.word	0x40021000
 80009c4:	48000400 	.word	0x48000400

080009c8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009c8:	480d      	ldr	r0, [pc, #52]	@ (8000a00 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009ca:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80009cc:	f7ff ff38 	bl	8000840 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009d0:	480c      	ldr	r0, [pc, #48]	@ (8000a04 <LoopForever+0x6>)
  ldr r1, =_edata
 80009d2:	490d      	ldr	r1, [pc, #52]	@ (8000a08 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009d4:	4a0d      	ldr	r2, [pc, #52]	@ (8000a0c <LoopForever+0xe>)
  movs r3, #0
 80009d6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80009d8:	e002      	b.n	80009e0 <LoopCopyDataInit>

080009da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009de:	3304      	adds	r3, #4

080009e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009e4:	d3f9      	bcc.n	80009da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009e6:	4a0a      	ldr	r2, [pc, #40]	@ (8000a10 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009e8:	4c0a      	ldr	r4, [pc, #40]	@ (8000a14 <LoopForever+0x16>)
  movs r3, #0
 80009ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009ec:	e001      	b.n	80009f2 <LoopFillZerobss>

080009ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009f0:	3204      	adds	r2, #4

080009f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009f4:	d3fb      	bcc.n	80009ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009f6:	f003 fbb7 	bl	8004168 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80009fa:	f7ff fd0d 	bl	8000418 <main>

080009fe <LoopForever>:

LoopForever:
    b LoopForever
 80009fe:	e7fe      	b.n	80009fe <LoopForever>
  ldr   r0, =_estack
 8000a00:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 8000a04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a08:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000a0c:	08006bdc 	.word	0x08006bdc
  ldr r2, =_sbss
 8000a10:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000a14:	200002b0 	.word	0x200002b0

08000a18 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a18:	e7fe      	b.n	8000a18 <ADC1_2_IRQHandler>

08000a1a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a1a:	b580      	push	{r7, lr}
 8000a1c:	b082      	sub	sp, #8
 8000a1e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a20:	2300      	movs	r3, #0
 8000a22:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a24:	2003      	movs	r0, #3
 8000a26:	f000 f95b 	bl	8000ce0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a2a:	2000      	movs	r0, #0
 8000a2c:	f000 f80e 	bl	8000a4c <HAL_InitTick>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d002      	beq.n	8000a3c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000a36:	2301      	movs	r3, #1
 8000a38:	71fb      	strb	r3, [r7, #7]
 8000a3a:	e001      	b.n	8000a40 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a3c:	f7ff fdfa 	bl	8000634 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a40:	79fb      	ldrb	r3, [r7, #7]

}
 8000a42:	4618      	mov	r0, r3
 8000a44:	3708      	adds	r7, #8
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
	...

08000a4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b084      	sub	sp, #16
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a54:	2300      	movs	r3, #0
 8000a56:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000a58:	4b16      	ldr	r3, [pc, #88]	@ (8000ab4 <HAL_InitTick+0x68>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d022      	beq.n	8000aa6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000a60:	4b15      	ldr	r3, [pc, #84]	@ (8000ab8 <HAL_InitTick+0x6c>)
 8000a62:	681a      	ldr	r2, [r3, #0]
 8000a64:	4b13      	ldr	r3, [pc, #76]	@ (8000ab4 <HAL_InitTick+0x68>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000a6c:	fbb1 f3f3 	udiv	r3, r1, r3
 8000a70:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a74:	4618      	mov	r0, r3
 8000a76:	f000 f966 	bl	8000d46 <HAL_SYSTICK_Config>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d10f      	bne.n	8000aa0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	2b0f      	cmp	r3, #15
 8000a84:	d809      	bhi.n	8000a9a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a86:	2200      	movs	r2, #0
 8000a88:	6879      	ldr	r1, [r7, #4]
 8000a8a:	f04f 30ff 	mov.w	r0, #4294967295
 8000a8e:	f000 f932 	bl	8000cf6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a92:	4a0a      	ldr	r2, [pc, #40]	@ (8000abc <HAL_InitTick+0x70>)
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	6013      	str	r3, [r2, #0]
 8000a98:	e007      	b.n	8000aaa <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	73fb      	strb	r3, [r7, #15]
 8000a9e:	e004      	b.n	8000aaa <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	73fb      	strb	r3, [r7, #15]
 8000aa4:	e001      	b.n	8000aaa <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000aaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8000aac:	4618      	mov	r0, r3
 8000aae:	3710      	adds	r7, #16
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	20000008 	.word	0x20000008
 8000ab8:	20000000 	.word	0x20000000
 8000abc:	20000004 	.word	0x20000004

08000ac0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ac4:	4b05      	ldr	r3, [pc, #20]	@ (8000adc <HAL_IncTick+0x1c>)
 8000ac6:	681a      	ldr	r2, [r3, #0]
 8000ac8:	4b05      	ldr	r3, [pc, #20]	@ (8000ae0 <HAL_IncTick+0x20>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4413      	add	r3, r2
 8000ace:	4a03      	ldr	r2, [pc, #12]	@ (8000adc <HAL_IncTick+0x1c>)
 8000ad0:	6013      	str	r3, [r2, #0]
}
 8000ad2:	bf00      	nop
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr
 8000adc:	20000140 	.word	0x20000140
 8000ae0:	20000008 	.word	0x20000008

08000ae4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ae8:	4b03      	ldr	r3, [pc, #12]	@ (8000af8 <HAL_GetTick+0x14>)
 8000aea:	681b      	ldr	r3, [r3, #0]
}
 8000aec:	4618      	mov	r0, r3
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop
 8000af8:	20000140 	.word	0x20000140

08000afc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b084      	sub	sp, #16
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b04:	f7ff ffee 	bl	8000ae4 <HAL_GetTick>
 8000b08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b14:	d004      	beq.n	8000b20 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b16:	4b09      	ldr	r3, [pc, #36]	@ (8000b3c <HAL_Delay+0x40>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	68fa      	ldr	r2, [r7, #12]
 8000b1c:	4413      	add	r3, r2
 8000b1e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b20:	bf00      	nop
 8000b22:	f7ff ffdf 	bl	8000ae4 <HAL_GetTick>
 8000b26:	4602      	mov	r2, r0
 8000b28:	68bb      	ldr	r3, [r7, #8]
 8000b2a:	1ad3      	subs	r3, r2, r3
 8000b2c:	68fa      	ldr	r2, [r7, #12]
 8000b2e:	429a      	cmp	r2, r3
 8000b30:	d8f7      	bhi.n	8000b22 <HAL_Delay+0x26>
  {
  }
}
 8000b32:	bf00      	nop
 8000b34:	bf00      	nop
 8000b36:	3710      	adds	r7, #16
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	20000008 	.word	0x20000008

08000b40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b085      	sub	sp, #20
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	f003 0307 	and.w	r3, r3, #7
 8000b4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b50:	4b0c      	ldr	r3, [pc, #48]	@ (8000b84 <__NVIC_SetPriorityGrouping+0x44>)
 8000b52:	68db      	ldr	r3, [r3, #12]
 8000b54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b56:	68ba      	ldr	r2, [r7, #8]
 8000b58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b64:	68bb      	ldr	r3, [r7, #8]
 8000b66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b72:	4a04      	ldr	r2, [pc, #16]	@ (8000b84 <__NVIC_SetPriorityGrouping+0x44>)
 8000b74:	68bb      	ldr	r3, [r7, #8]
 8000b76:	60d3      	str	r3, [r2, #12]
}
 8000b78:	bf00      	nop
 8000b7a:	3714      	adds	r7, #20
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr
 8000b84:	e000ed00 	.word	0xe000ed00

08000b88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b8c:	4b04      	ldr	r3, [pc, #16]	@ (8000ba0 <__NVIC_GetPriorityGrouping+0x18>)
 8000b8e:	68db      	ldr	r3, [r3, #12]
 8000b90:	0a1b      	lsrs	r3, r3, #8
 8000b92:	f003 0307 	and.w	r3, r3, #7
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr
 8000ba0:	e000ed00 	.word	0xe000ed00

08000ba4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	b083      	sub	sp, #12
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	4603      	mov	r3, r0
 8000bac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	db0b      	blt.n	8000bce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bb6:	79fb      	ldrb	r3, [r7, #7]
 8000bb8:	f003 021f 	and.w	r2, r3, #31
 8000bbc:	4907      	ldr	r1, [pc, #28]	@ (8000bdc <__NVIC_EnableIRQ+0x38>)
 8000bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bc2:	095b      	lsrs	r3, r3, #5
 8000bc4:	2001      	movs	r0, #1
 8000bc6:	fa00 f202 	lsl.w	r2, r0, r2
 8000bca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000bce:	bf00      	nop
 8000bd0:	370c      	adds	r7, #12
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop
 8000bdc:	e000e100 	.word	0xe000e100

08000be0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b083      	sub	sp, #12
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	4603      	mov	r3, r0
 8000be8:	6039      	str	r1, [r7, #0]
 8000bea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	db0a      	blt.n	8000c0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	b2da      	uxtb	r2, r3
 8000bf8:	490c      	ldr	r1, [pc, #48]	@ (8000c2c <__NVIC_SetPriority+0x4c>)
 8000bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bfe:	0112      	lsls	r2, r2, #4
 8000c00:	b2d2      	uxtb	r2, r2
 8000c02:	440b      	add	r3, r1
 8000c04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c08:	e00a      	b.n	8000c20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	b2da      	uxtb	r2, r3
 8000c0e:	4908      	ldr	r1, [pc, #32]	@ (8000c30 <__NVIC_SetPriority+0x50>)
 8000c10:	79fb      	ldrb	r3, [r7, #7]
 8000c12:	f003 030f 	and.w	r3, r3, #15
 8000c16:	3b04      	subs	r3, #4
 8000c18:	0112      	lsls	r2, r2, #4
 8000c1a:	b2d2      	uxtb	r2, r2
 8000c1c:	440b      	add	r3, r1
 8000c1e:	761a      	strb	r2, [r3, #24]
}
 8000c20:	bf00      	nop
 8000c22:	370c      	adds	r7, #12
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr
 8000c2c:	e000e100 	.word	0xe000e100
 8000c30:	e000ed00 	.word	0xe000ed00

08000c34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b089      	sub	sp, #36	@ 0x24
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	60f8      	str	r0, [r7, #12]
 8000c3c:	60b9      	str	r1, [r7, #8]
 8000c3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	f003 0307 	and.w	r3, r3, #7
 8000c46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c48:	69fb      	ldr	r3, [r7, #28]
 8000c4a:	f1c3 0307 	rsb	r3, r3, #7
 8000c4e:	2b04      	cmp	r3, #4
 8000c50:	bf28      	it	cs
 8000c52:	2304      	movcs	r3, #4
 8000c54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c56:	69fb      	ldr	r3, [r7, #28]
 8000c58:	3304      	adds	r3, #4
 8000c5a:	2b06      	cmp	r3, #6
 8000c5c:	d902      	bls.n	8000c64 <NVIC_EncodePriority+0x30>
 8000c5e:	69fb      	ldr	r3, [r7, #28]
 8000c60:	3b03      	subs	r3, #3
 8000c62:	e000      	b.n	8000c66 <NVIC_EncodePriority+0x32>
 8000c64:	2300      	movs	r3, #0
 8000c66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c68:	f04f 32ff 	mov.w	r2, #4294967295
 8000c6c:	69bb      	ldr	r3, [r7, #24]
 8000c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c72:	43da      	mvns	r2, r3
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	401a      	ands	r2, r3
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c7c:	f04f 31ff 	mov.w	r1, #4294967295
 8000c80:	697b      	ldr	r3, [r7, #20]
 8000c82:	fa01 f303 	lsl.w	r3, r1, r3
 8000c86:	43d9      	mvns	r1, r3
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c8c:	4313      	orrs	r3, r2
         );
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	3724      	adds	r7, #36	@ 0x24
 8000c92:	46bd      	mov	sp, r7
 8000c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c98:	4770      	bx	lr
	...

08000c9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	3b01      	subs	r3, #1
 8000ca8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000cac:	d301      	bcc.n	8000cb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cae:	2301      	movs	r3, #1
 8000cb0:	e00f      	b.n	8000cd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cb2:	4a0a      	ldr	r2, [pc, #40]	@ (8000cdc <SysTick_Config+0x40>)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	3b01      	subs	r3, #1
 8000cb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cba:	210f      	movs	r1, #15
 8000cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8000cc0:	f7ff ff8e 	bl	8000be0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cc4:	4b05      	ldr	r3, [pc, #20]	@ (8000cdc <SysTick_Config+0x40>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cca:	4b04      	ldr	r3, [pc, #16]	@ (8000cdc <SysTick_Config+0x40>)
 8000ccc:	2207      	movs	r2, #7
 8000cce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cd0:	2300      	movs	r3, #0
}
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	3708      	adds	r7, #8
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	e000e010 	.word	0xe000e010

08000ce0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ce8:	6878      	ldr	r0, [r7, #4]
 8000cea:	f7ff ff29 	bl	8000b40 <__NVIC_SetPriorityGrouping>
}
 8000cee:	bf00      	nop
 8000cf0:	3708      	adds	r7, #8
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}

08000cf6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cf6:	b580      	push	{r7, lr}
 8000cf8:	b086      	sub	sp, #24
 8000cfa:	af00      	add	r7, sp, #0
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	60b9      	str	r1, [r7, #8]
 8000d00:	607a      	str	r2, [r7, #4]
 8000d02:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d04:	f7ff ff40 	bl	8000b88 <__NVIC_GetPriorityGrouping>
 8000d08:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d0a:	687a      	ldr	r2, [r7, #4]
 8000d0c:	68b9      	ldr	r1, [r7, #8]
 8000d0e:	6978      	ldr	r0, [r7, #20]
 8000d10:	f7ff ff90 	bl	8000c34 <NVIC_EncodePriority>
 8000d14:	4602      	mov	r2, r0
 8000d16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d1a:	4611      	mov	r1, r2
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f7ff ff5f 	bl	8000be0 <__NVIC_SetPriority>
}
 8000d22:	bf00      	nop
 8000d24:	3718      	adds	r7, #24
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}

08000d2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	b082      	sub	sp, #8
 8000d2e:	af00      	add	r7, sp, #0
 8000d30:	4603      	mov	r3, r0
 8000d32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f7ff ff33 	bl	8000ba4 <__NVIC_EnableIRQ>
}
 8000d3e:	bf00      	nop
 8000d40:	3708      	adds	r7, #8
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}

08000d46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d46:	b580      	push	{r7, lr}
 8000d48:	b082      	sub	sp, #8
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d4e:	6878      	ldr	r0, [r7, #4]
 8000d50:	f7ff ffa4 	bl	8000c9c <SysTick_Config>
 8000d54:	4603      	mov	r3, r0
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3708      	adds	r7, #8
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
	...

08000d60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b087      	sub	sp, #28
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000d6e:	e15a      	b.n	8001026 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	681a      	ldr	r2, [r3, #0]
 8000d74:	2101      	movs	r1, #1
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	fa01 f303 	lsl.w	r3, r1, r3
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	f000 814c 	beq.w	8001020 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	685b      	ldr	r3, [r3, #4]
 8000d8c:	f003 0303 	and.w	r3, r3, #3
 8000d90:	2b01      	cmp	r3, #1
 8000d92:	d005      	beq.n	8000da0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d9c:	2b02      	cmp	r3, #2
 8000d9e:	d130      	bne.n	8000e02 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	689b      	ldr	r3, [r3, #8]
 8000da4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	005b      	lsls	r3, r3, #1
 8000daa:	2203      	movs	r2, #3
 8000dac:	fa02 f303 	lsl.w	r3, r2, r3
 8000db0:	43db      	mvns	r3, r3
 8000db2:	693a      	ldr	r2, [r7, #16]
 8000db4:	4013      	ands	r3, r2
 8000db6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	68da      	ldr	r2, [r3, #12]
 8000dbc:	697b      	ldr	r3, [r7, #20]
 8000dbe:	005b      	lsls	r3, r3, #1
 8000dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc4:	693a      	ldr	r2, [r7, #16]
 8000dc6:	4313      	orrs	r3, r2
 8000dc8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	693a      	ldr	r2, [r7, #16]
 8000dce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	685b      	ldr	r3, [r3, #4]
 8000dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	697b      	ldr	r3, [r7, #20]
 8000dda:	fa02 f303 	lsl.w	r3, r2, r3
 8000dde:	43db      	mvns	r3, r3
 8000de0:	693a      	ldr	r2, [r7, #16]
 8000de2:	4013      	ands	r3, r2
 8000de4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	091b      	lsrs	r3, r3, #4
 8000dec:	f003 0201 	and.w	r2, r3, #1
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	fa02 f303 	lsl.w	r3, r2, r3
 8000df6:	693a      	ldr	r2, [r7, #16]
 8000df8:	4313      	orrs	r3, r2
 8000dfa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	693a      	ldr	r2, [r7, #16]
 8000e00:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	f003 0303 	and.w	r3, r3, #3
 8000e0a:	2b03      	cmp	r3, #3
 8000e0c:	d017      	beq.n	8000e3e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	68db      	ldr	r3, [r3, #12]
 8000e12:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	005b      	lsls	r3, r3, #1
 8000e18:	2203      	movs	r2, #3
 8000e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1e:	43db      	mvns	r3, r3
 8000e20:	693a      	ldr	r2, [r7, #16]
 8000e22:	4013      	ands	r3, r2
 8000e24:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	689a      	ldr	r2, [r3, #8]
 8000e2a:	697b      	ldr	r3, [r7, #20]
 8000e2c:	005b      	lsls	r3, r3, #1
 8000e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e32:	693a      	ldr	r2, [r7, #16]
 8000e34:	4313      	orrs	r3, r2
 8000e36:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	693a      	ldr	r2, [r7, #16]
 8000e3c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	f003 0303 	and.w	r3, r3, #3
 8000e46:	2b02      	cmp	r3, #2
 8000e48:	d123      	bne.n	8000e92 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	08da      	lsrs	r2, r3, #3
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	3208      	adds	r2, #8
 8000e52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e56:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	f003 0307 	and.w	r3, r3, #7
 8000e5e:	009b      	lsls	r3, r3, #2
 8000e60:	220f      	movs	r2, #15
 8000e62:	fa02 f303 	lsl.w	r3, r2, r3
 8000e66:	43db      	mvns	r3, r3
 8000e68:	693a      	ldr	r2, [r7, #16]
 8000e6a:	4013      	ands	r3, r2
 8000e6c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	691a      	ldr	r2, [r3, #16]
 8000e72:	697b      	ldr	r3, [r7, #20]
 8000e74:	f003 0307 	and.w	r3, r3, #7
 8000e78:	009b      	lsls	r3, r3, #2
 8000e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7e:	693a      	ldr	r2, [r7, #16]
 8000e80:	4313      	orrs	r3, r2
 8000e82:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	08da      	lsrs	r2, r3, #3
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	3208      	adds	r2, #8
 8000e8c:	6939      	ldr	r1, [r7, #16]
 8000e8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	005b      	lsls	r3, r3, #1
 8000e9c:	2203      	movs	r2, #3
 8000e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea2:	43db      	mvns	r3, r3
 8000ea4:	693a      	ldr	r2, [r7, #16]
 8000ea6:	4013      	ands	r3, r2
 8000ea8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	f003 0203 	and.w	r2, r3, #3
 8000eb2:	697b      	ldr	r3, [r7, #20]
 8000eb4:	005b      	lsls	r3, r3, #1
 8000eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eba:	693a      	ldr	r2, [r7, #16]
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	693a      	ldr	r2, [r7, #16]
 8000ec4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	f000 80a6 	beq.w	8001020 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ed4:	4b5b      	ldr	r3, [pc, #364]	@ (8001044 <HAL_GPIO_Init+0x2e4>)
 8000ed6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ed8:	4a5a      	ldr	r2, [pc, #360]	@ (8001044 <HAL_GPIO_Init+0x2e4>)
 8000eda:	f043 0301 	orr.w	r3, r3, #1
 8000ede:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ee0:	4b58      	ldr	r3, [pc, #352]	@ (8001044 <HAL_GPIO_Init+0x2e4>)
 8000ee2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ee4:	f003 0301 	and.w	r3, r3, #1
 8000ee8:	60bb      	str	r3, [r7, #8]
 8000eea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000eec:	4a56      	ldr	r2, [pc, #344]	@ (8001048 <HAL_GPIO_Init+0x2e8>)
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	089b      	lsrs	r3, r3, #2
 8000ef2:	3302      	adds	r3, #2
 8000ef4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ef8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	f003 0303 	and.w	r3, r3, #3
 8000f00:	009b      	lsls	r3, r3, #2
 8000f02:	220f      	movs	r2, #15
 8000f04:	fa02 f303 	lsl.w	r3, r2, r3
 8000f08:	43db      	mvns	r3, r3
 8000f0a:	693a      	ldr	r2, [r7, #16]
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000f16:	d01f      	beq.n	8000f58 <HAL_GPIO_Init+0x1f8>
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	4a4c      	ldr	r2, [pc, #304]	@ (800104c <HAL_GPIO_Init+0x2ec>)
 8000f1c:	4293      	cmp	r3, r2
 8000f1e:	d019      	beq.n	8000f54 <HAL_GPIO_Init+0x1f4>
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	4a4b      	ldr	r2, [pc, #300]	@ (8001050 <HAL_GPIO_Init+0x2f0>)
 8000f24:	4293      	cmp	r3, r2
 8000f26:	d013      	beq.n	8000f50 <HAL_GPIO_Init+0x1f0>
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	4a4a      	ldr	r2, [pc, #296]	@ (8001054 <HAL_GPIO_Init+0x2f4>)
 8000f2c:	4293      	cmp	r3, r2
 8000f2e:	d00d      	beq.n	8000f4c <HAL_GPIO_Init+0x1ec>
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	4a49      	ldr	r2, [pc, #292]	@ (8001058 <HAL_GPIO_Init+0x2f8>)
 8000f34:	4293      	cmp	r3, r2
 8000f36:	d007      	beq.n	8000f48 <HAL_GPIO_Init+0x1e8>
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	4a48      	ldr	r2, [pc, #288]	@ (800105c <HAL_GPIO_Init+0x2fc>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d101      	bne.n	8000f44 <HAL_GPIO_Init+0x1e4>
 8000f40:	2305      	movs	r3, #5
 8000f42:	e00a      	b.n	8000f5a <HAL_GPIO_Init+0x1fa>
 8000f44:	2306      	movs	r3, #6
 8000f46:	e008      	b.n	8000f5a <HAL_GPIO_Init+0x1fa>
 8000f48:	2304      	movs	r3, #4
 8000f4a:	e006      	b.n	8000f5a <HAL_GPIO_Init+0x1fa>
 8000f4c:	2303      	movs	r3, #3
 8000f4e:	e004      	b.n	8000f5a <HAL_GPIO_Init+0x1fa>
 8000f50:	2302      	movs	r3, #2
 8000f52:	e002      	b.n	8000f5a <HAL_GPIO_Init+0x1fa>
 8000f54:	2301      	movs	r3, #1
 8000f56:	e000      	b.n	8000f5a <HAL_GPIO_Init+0x1fa>
 8000f58:	2300      	movs	r3, #0
 8000f5a:	697a      	ldr	r2, [r7, #20]
 8000f5c:	f002 0203 	and.w	r2, r2, #3
 8000f60:	0092      	lsls	r2, r2, #2
 8000f62:	4093      	lsls	r3, r2
 8000f64:	693a      	ldr	r2, [r7, #16]
 8000f66:	4313      	orrs	r3, r2
 8000f68:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f6a:	4937      	ldr	r1, [pc, #220]	@ (8001048 <HAL_GPIO_Init+0x2e8>)
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	089b      	lsrs	r3, r3, #2
 8000f70:	3302      	adds	r3, #2
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000f78:	4b39      	ldr	r3, [pc, #228]	@ (8001060 <HAL_GPIO_Init+0x300>)
 8000f7a:	689b      	ldr	r3, [r3, #8]
 8000f7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	43db      	mvns	r3, r3
 8000f82:	693a      	ldr	r2, [r7, #16]
 8000f84:	4013      	ands	r3, r2
 8000f86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d003      	beq.n	8000f9c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000f94:	693a      	ldr	r2, [r7, #16]
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000f9c:	4a30      	ldr	r2, [pc, #192]	@ (8001060 <HAL_GPIO_Init+0x300>)
 8000f9e:	693b      	ldr	r3, [r7, #16]
 8000fa0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000fa2:	4b2f      	ldr	r3, [pc, #188]	@ (8001060 <HAL_GPIO_Init+0x300>)
 8000fa4:	68db      	ldr	r3, [r3, #12]
 8000fa6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	43db      	mvns	r3, r3
 8000fac:	693a      	ldr	r2, [r7, #16]
 8000fae:	4013      	ands	r3, r2
 8000fb0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d003      	beq.n	8000fc6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8000fbe:	693a      	ldr	r2, [r7, #16]
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000fc6:	4a26      	ldr	r2, [pc, #152]	@ (8001060 <HAL_GPIO_Init+0x300>)
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8000fcc:	4b24      	ldr	r3, [pc, #144]	@ (8001060 <HAL_GPIO_Init+0x300>)
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	43db      	mvns	r3, r3
 8000fd6:	693a      	ldr	r2, [r7, #16]
 8000fd8:	4013      	ands	r3, r2
 8000fda:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d003      	beq.n	8000ff0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8000fe8:	693a      	ldr	r2, [r7, #16]
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	4313      	orrs	r3, r2
 8000fee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000ff0:	4a1b      	ldr	r2, [pc, #108]	@ (8001060 <HAL_GPIO_Init+0x300>)
 8000ff2:	693b      	ldr	r3, [r7, #16]
 8000ff4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000ff6:	4b1a      	ldr	r3, [pc, #104]	@ (8001060 <HAL_GPIO_Init+0x300>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	43db      	mvns	r3, r3
 8001000:	693a      	ldr	r2, [r7, #16]
 8001002:	4013      	ands	r3, r2
 8001004:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800100e:	2b00      	cmp	r3, #0
 8001010:	d003      	beq.n	800101a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001012:	693a      	ldr	r2, [r7, #16]
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	4313      	orrs	r3, r2
 8001018:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800101a:	4a11      	ldr	r2, [pc, #68]	@ (8001060 <HAL_GPIO_Init+0x300>)
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	3301      	adds	r3, #1
 8001024:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	681a      	ldr	r2, [r3, #0]
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	fa22 f303 	lsr.w	r3, r2, r3
 8001030:	2b00      	cmp	r3, #0
 8001032:	f47f ae9d 	bne.w	8000d70 <HAL_GPIO_Init+0x10>
  }
}
 8001036:	bf00      	nop
 8001038:	bf00      	nop
 800103a:	371c      	adds	r7, #28
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr
 8001044:	40021000 	.word	0x40021000
 8001048:	40010000 	.word	0x40010000
 800104c:	48000400 	.word	0x48000400
 8001050:	48000800 	.word	0x48000800
 8001054:	48000c00 	.word	0x48000c00
 8001058:	48001000 	.word	0x48001000
 800105c:	48001400 	.word	0x48001400
 8001060:	40010400 	.word	0x40010400

08001064 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	460b      	mov	r3, r1
 800106e:	807b      	strh	r3, [r7, #2]
 8001070:	4613      	mov	r3, r2
 8001072:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001074:	787b      	ldrb	r3, [r7, #1]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d003      	beq.n	8001082 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800107a:	887a      	ldrh	r2, [r7, #2]
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001080:	e002      	b.n	8001088 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001082:	887a      	ldrh	r2, [r7, #2]
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001088:	bf00      	nop
 800108a:	370c      	adds	r7, #12
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr

08001094 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800109e:	4b08      	ldr	r3, [pc, #32]	@ (80010c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80010a0:	695a      	ldr	r2, [r3, #20]
 80010a2:	88fb      	ldrh	r3, [r7, #6]
 80010a4:	4013      	ands	r3, r2
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d006      	beq.n	80010b8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80010aa:	4a05      	ldr	r2, [pc, #20]	@ (80010c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80010ac:	88fb      	ldrh	r3, [r7, #6]
 80010ae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80010b0:	88fb      	ldrh	r3, [r7, #6]
 80010b2:	4618      	mov	r0, r3
 80010b4:	f000 f806 	bl	80010c4 <HAL_GPIO_EXTI_Callback>
  }
}
 80010b8:	bf00      	nop
 80010ba:	3708      	adds	r7, #8
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	40010400 	.word	0x40010400

080010c4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	4603      	mov	r3, r0
 80010cc:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80010ce:	bf00      	nop
 80010d0:	370c      	adds	r7, #12
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
	...

080010dc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80010dc:	b480      	push	{r7}
 80010de:	b085      	sub	sp, #20
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d141      	bne.n	800116e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80010ea:	4b4b      	ldr	r3, [pc, #300]	@ (8001218 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80010f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80010f6:	d131      	bne.n	800115c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80010f8:	4b47      	ldr	r3, [pc, #284]	@ (8001218 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80010fe:	4a46      	ldr	r2, [pc, #280]	@ (8001218 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001100:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001104:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001108:	4b43      	ldr	r3, [pc, #268]	@ (8001218 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001110:	4a41      	ldr	r2, [pc, #260]	@ (8001218 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001112:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001116:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001118:	4b40      	ldr	r3, [pc, #256]	@ (800121c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2232      	movs	r2, #50	@ 0x32
 800111e:	fb02 f303 	mul.w	r3, r2, r3
 8001122:	4a3f      	ldr	r2, [pc, #252]	@ (8001220 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001124:	fba2 2303 	umull	r2, r3, r2, r3
 8001128:	0c9b      	lsrs	r3, r3, #18
 800112a:	3301      	adds	r3, #1
 800112c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800112e:	e002      	b.n	8001136 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	3b01      	subs	r3, #1
 8001134:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001136:	4b38      	ldr	r3, [pc, #224]	@ (8001218 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001138:	695b      	ldr	r3, [r3, #20]
 800113a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800113e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001142:	d102      	bne.n	800114a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d1f2      	bne.n	8001130 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800114a:	4b33      	ldr	r3, [pc, #204]	@ (8001218 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001152:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001156:	d158      	bne.n	800120a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001158:	2303      	movs	r3, #3
 800115a:	e057      	b.n	800120c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800115c:	4b2e      	ldr	r3, [pc, #184]	@ (8001218 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800115e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001162:	4a2d      	ldr	r2, [pc, #180]	@ (8001218 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001164:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001168:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800116c:	e04d      	b.n	800120a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001174:	d141      	bne.n	80011fa <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001176:	4b28      	ldr	r3, [pc, #160]	@ (8001218 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800117e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001182:	d131      	bne.n	80011e8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001184:	4b24      	ldr	r3, [pc, #144]	@ (8001218 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001186:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800118a:	4a23      	ldr	r2, [pc, #140]	@ (8001218 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800118c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001190:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001194:	4b20      	ldr	r3, [pc, #128]	@ (8001218 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800119c:	4a1e      	ldr	r2, [pc, #120]	@ (8001218 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800119e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011a2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80011a4:	4b1d      	ldr	r3, [pc, #116]	@ (800121c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	2232      	movs	r2, #50	@ 0x32
 80011aa:	fb02 f303 	mul.w	r3, r2, r3
 80011ae:	4a1c      	ldr	r2, [pc, #112]	@ (8001220 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80011b0:	fba2 2303 	umull	r2, r3, r2, r3
 80011b4:	0c9b      	lsrs	r3, r3, #18
 80011b6:	3301      	adds	r3, #1
 80011b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80011ba:	e002      	b.n	80011c2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	3b01      	subs	r3, #1
 80011c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80011c2:	4b15      	ldr	r3, [pc, #84]	@ (8001218 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011c4:	695b      	ldr	r3, [r3, #20]
 80011c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011ce:	d102      	bne.n	80011d6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d1f2      	bne.n	80011bc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80011d6:	4b10      	ldr	r3, [pc, #64]	@ (8001218 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011d8:	695b      	ldr	r3, [r3, #20]
 80011da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011e2:	d112      	bne.n	800120a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80011e4:	2303      	movs	r3, #3
 80011e6:	e011      	b.n	800120c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80011e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001218 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80011ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001218 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80011f8:	e007      	b.n	800120a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80011fa:	4b07      	ldr	r3, [pc, #28]	@ (8001218 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001202:	4a05      	ldr	r2, [pc, #20]	@ (8001218 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001204:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001208:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800120a:	2300      	movs	r3, #0
}
 800120c:	4618      	mov	r0, r3
 800120e:	3714      	adds	r7, #20
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr
 8001218:	40007000 	.word	0x40007000
 800121c:	20000000 	.word	0x20000000
 8001220:	431bde83 	.word	0x431bde83

08001224 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001228:	4b05      	ldr	r3, [pc, #20]	@ (8001240 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800122a:	689b      	ldr	r3, [r3, #8]
 800122c:	4a04      	ldr	r2, [pc, #16]	@ (8001240 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800122e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001232:	6093      	str	r3, [r2, #8]
}
 8001234:	bf00      	nop
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	40007000 	.word	0x40007000

08001244 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b088      	sub	sp, #32
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d101      	bne.n	8001256 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001252:	2301      	movs	r3, #1
 8001254:	e2fe      	b.n	8001854 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 0301 	and.w	r3, r3, #1
 800125e:	2b00      	cmp	r3, #0
 8001260:	d075      	beq.n	800134e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001262:	4b97      	ldr	r3, [pc, #604]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 8001264:	689b      	ldr	r3, [r3, #8]
 8001266:	f003 030c 	and.w	r3, r3, #12
 800126a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800126c:	4b94      	ldr	r3, [pc, #592]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 800126e:	68db      	ldr	r3, [r3, #12]
 8001270:	f003 0303 	and.w	r3, r3, #3
 8001274:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001276:	69bb      	ldr	r3, [r7, #24]
 8001278:	2b0c      	cmp	r3, #12
 800127a:	d102      	bne.n	8001282 <HAL_RCC_OscConfig+0x3e>
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	2b03      	cmp	r3, #3
 8001280:	d002      	beq.n	8001288 <HAL_RCC_OscConfig+0x44>
 8001282:	69bb      	ldr	r3, [r7, #24]
 8001284:	2b08      	cmp	r3, #8
 8001286:	d10b      	bne.n	80012a0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001288:	4b8d      	ldr	r3, [pc, #564]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001290:	2b00      	cmp	r3, #0
 8001292:	d05b      	beq.n	800134c <HAL_RCC_OscConfig+0x108>
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d157      	bne.n	800134c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800129c:	2301      	movs	r3, #1
 800129e:	e2d9      	b.n	8001854 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80012a8:	d106      	bne.n	80012b8 <HAL_RCC_OscConfig+0x74>
 80012aa:	4b85      	ldr	r3, [pc, #532]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4a84      	ldr	r2, [pc, #528]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 80012b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012b4:	6013      	str	r3, [r2, #0]
 80012b6:	e01d      	b.n	80012f4 <HAL_RCC_OscConfig+0xb0>
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80012c0:	d10c      	bne.n	80012dc <HAL_RCC_OscConfig+0x98>
 80012c2:	4b7f      	ldr	r3, [pc, #508]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4a7e      	ldr	r2, [pc, #504]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 80012c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012cc:	6013      	str	r3, [r2, #0]
 80012ce:	4b7c      	ldr	r3, [pc, #496]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a7b      	ldr	r2, [pc, #492]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 80012d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012d8:	6013      	str	r3, [r2, #0]
 80012da:	e00b      	b.n	80012f4 <HAL_RCC_OscConfig+0xb0>
 80012dc:	4b78      	ldr	r3, [pc, #480]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a77      	ldr	r2, [pc, #476]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 80012e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80012e6:	6013      	str	r3, [r2, #0]
 80012e8:	4b75      	ldr	r3, [pc, #468]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a74      	ldr	r2, [pc, #464]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 80012ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d013      	beq.n	8001324 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012fc:	f7ff fbf2 	bl	8000ae4 <HAL_GetTick>
 8001300:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001302:	e008      	b.n	8001316 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001304:	f7ff fbee 	bl	8000ae4 <HAL_GetTick>
 8001308:	4602      	mov	r2, r0
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	2b64      	cmp	r3, #100	@ 0x64
 8001310:	d901      	bls.n	8001316 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001312:	2303      	movs	r3, #3
 8001314:	e29e      	b.n	8001854 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001316:	4b6a      	ldr	r3, [pc, #424]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800131e:	2b00      	cmp	r3, #0
 8001320:	d0f0      	beq.n	8001304 <HAL_RCC_OscConfig+0xc0>
 8001322:	e014      	b.n	800134e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001324:	f7ff fbde 	bl	8000ae4 <HAL_GetTick>
 8001328:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800132a:	e008      	b.n	800133e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800132c:	f7ff fbda 	bl	8000ae4 <HAL_GetTick>
 8001330:	4602      	mov	r2, r0
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	2b64      	cmp	r3, #100	@ 0x64
 8001338:	d901      	bls.n	800133e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800133a:	2303      	movs	r3, #3
 800133c:	e28a      	b.n	8001854 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800133e:	4b60      	ldr	r3, [pc, #384]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001346:	2b00      	cmp	r3, #0
 8001348:	d1f0      	bne.n	800132c <HAL_RCC_OscConfig+0xe8>
 800134a:	e000      	b.n	800134e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800134c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f003 0302 	and.w	r3, r3, #2
 8001356:	2b00      	cmp	r3, #0
 8001358:	d075      	beq.n	8001446 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800135a:	4b59      	ldr	r3, [pc, #356]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 800135c:	689b      	ldr	r3, [r3, #8]
 800135e:	f003 030c 	and.w	r3, r3, #12
 8001362:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001364:	4b56      	ldr	r3, [pc, #344]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 8001366:	68db      	ldr	r3, [r3, #12]
 8001368:	f003 0303 	and.w	r3, r3, #3
 800136c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	2b0c      	cmp	r3, #12
 8001372:	d102      	bne.n	800137a <HAL_RCC_OscConfig+0x136>
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	2b02      	cmp	r3, #2
 8001378:	d002      	beq.n	8001380 <HAL_RCC_OscConfig+0x13c>
 800137a:	69bb      	ldr	r3, [r7, #24]
 800137c:	2b04      	cmp	r3, #4
 800137e:	d11f      	bne.n	80013c0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001380:	4b4f      	ldr	r3, [pc, #316]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001388:	2b00      	cmp	r3, #0
 800138a:	d005      	beq.n	8001398 <HAL_RCC_OscConfig+0x154>
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	68db      	ldr	r3, [r3, #12]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d101      	bne.n	8001398 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	e25d      	b.n	8001854 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001398:	4b49      	ldr	r3, [pc, #292]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	691b      	ldr	r3, [r3, #16]
 80013a4:	061b      	lsls	r3, r3, #24
 80013a6:	4946      	ldr	r1, [pc, #280]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 80013a8:	4313      	orrs	r3, r2
 80013aa:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80013ac:	4b45      	ldr	r3, [pc, #276]	@ (80014c4 <HAL_RCC_OscConfig+0x280>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff fb4b 	bl	8000a4c <HAL_InitTick>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d043      	beq.n	8001444 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80013bc:	2301      	movs	r3, #1
 80013be:	e249      	b.n	8001854 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d023      	beq.n	8001410 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013c8:	4b3d      	ldr	r3, [pc, #244]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a3c      	ldr	r2, [pc, #240]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 80013ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013d4:	f7ff fb86 	bl	8000ae4 <HAL_GetTick>
 80013d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013da:	e008      	b.n	80013ee <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013dc:	f7ff fb82 	bl	8000ae4 <HAL_GetTick>
 80013e0:	4602      	mov	r2, r0
 80013e2:	693b      	ldr	r3, [r7, #16]
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	2b02      	cmp	r3, #2
 80013e8:	d901      	bls.n	80013ee <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80013ea:	2303      	movs	r3, #3
 80013ec:	e232      	b.n	8001854 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013ee:	4b34      	ldr	r3, [pc, #208]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d0f0      	beq.n	80013dc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013fa:	4b31      	ldr	r3, [pc, #196]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	691b      	ldr	r3, [r3, #16]
 8001406:	061b      	lsls	r3, r3, #24
 8001408:	492d      	ldr	r1, [pc, #180]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 800140a:	4313      	orrs	r3, r2
 800140c:	604b      	str	r3, [r1, #4]
 800140e:	e01a      	b.n	8001446 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001410:	4b2b      	ldr	r3, [pc, #172]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a2a      	ldr	r2, [pc, #168]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 8001416:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800141a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800141c:	f7ff fb62 	bl	8000ae4 <HAL_GetTick>
 8001420:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001422:	e008      	b.n	8001436 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001424:	f7ff fb5e 	bl	8000ae4 <HAL_GetTick>
 8001428:	4602      	mov	r2, r0
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	2b02      	cmp	r3, #2
 8001430:	d901      	bls.n	8001436 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001432:	2303      	movs	r3, #3
 8001434:	e20e      	b.n	8001854 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001436:	4b22      	ldr	r3, [pc, #136]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800143e:	2b00      	cmp	r3, #0
 8001440:	d1f0      	bne.n	8001424 <HAL_RCC_OscConfig+0x1e0>
 8001442:	e000      	b.n	8001446 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001444:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f003 0308 	and.w	r3, r3, #8
 800144e:	2b00      	cmp	r3, #0
 8001450:	d041      	beq.n	80014d6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	695b      	ldr	r3, [r3, #20]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d01c      	beq.n	8001494 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800145a:	4b19      	ldr	r3, [pc, #100]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 800145c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001460:	4a17      	ldr	r2, [pc, #92]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 8001462:	f043 0301 	orr.w	r3, r3, #1
 8001466:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800146a:	f7ff fb3b 	bl	8000ae4 <HAL_GetTick>
 800146e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001470:	e008      	b.n	8001484 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001472:	f7ff fb37 	bl	8000ae4 <HAL_GetTick>
 8001476:	4602      	mov	r2, r0
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	1ad3      	subs	r3, r2, r3
 800147c:	2b02      	cmp	r3, #2
 800147e:	d901      	bls.n	8001484 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001480:	2303      	movs	r3, #3
 8001482:	e1e7      	b.n	8001854 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001484:	4b0e      	ldr	r3, [pc, #56]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 8001486:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800148a:	f003 0302 	and.w	r3, r3, #2
 800148e:	2b00      	cmp	r3, #0
 8001490:	d0ef      	beq.n	8001472 <HAL_RCC_OscConfig+0x22e>
 8001492:	e020      	b.n	80014d6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001494:	4b0a      	ldr	r3, [pc, #40]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 8001496:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800149a:	4a09      	ldr	r2, [pc, #36]	@ (80014c0 <HAL_RCC_OscConfig+0x27c>)
 800149c:	f023 0301 	bic.w	r3, r3, #1
 80014a0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014a4:	f7ff fb1e 	bl	8000ae4 <HAL_GetTick>
 80014a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80014aa:	e00d      	b.n	80014c8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014ac:	f7ff fb1a 	bl	8000ae4 <HAL_GetTick>
 80014b0:	4602      	mov	r2, r0
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	2b02      	cmp	r3, #2
 80014b8:	d906      	bls.n	80014c8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80014ba:	2303      	movs	r3, #3
 80014bc:	e1ca      	b.n	8001854 <HAL_RCC_OscConfig+0x610>
 80014be:	bf00      	nop
 80014c0:	40021000 	.word	0x40021000
 80014c4:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80014c8:	4b8c      	ldr	r3, [pc, #560]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 80014ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80014ce:	f003 0302 	and.w	r3, r3, #2
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d1ea      	bne.n	80014ac <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f003 0304 	and.w	r3, r3, #4
 80014de:	2b00      	cmp	r3, #0
 80014e0:	f000 80a6 	beq.w	8001630 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014e4:	2300      	movs	r3, #0
 80014e6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80014e8:	4b84      	ldr	r3, [pc, #528]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 80014ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d101      	bne.n	80014f8 <HAL_RCC_OscConfig+0x2b4>
 80014f4:	2301      	movs	r3, #1
 80014f6:	e000      	b.n	80014fa <HAL_RCC_OscConfig+0x2b6>
 80014f8:	2300      	movs	r3, #0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d00d      	beq.n	800151a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014fe:	4b7f      	ldr	r3, [pc, #508]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 8001500:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001502:	4a7e      	ldr	r2, [pc, #504]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 8001504:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001508:	6593      	str	r3, [r2, #88]	@ 0x58
 800150a:	4b7c      	ldr	r3, [pc, #496]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 800150c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800150e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001512:	60fb      	str	r3, [r7, #12]
 8001514:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001516:	2301      	movs	r3, #1
 8001518:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800151a:	4b79      	ldr	r3, [pc, #484]	@ (8001700 <HAL_RCC_OscConfig+0x4bc>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001522:	2b00      	cmp	r3, #0
 8001524:	d118      	bne.n	8001558 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001526:	4b76      	ldr	r3, [pc, #472]	@ (8001700 <HAL_RCC_OscConfig+0x4bc>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4a75      	ldr	r2, [pc, #468]	@ (8001700 <HAL_RCC_OscConfig+0x4bc>)
 800152c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001530:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001532:	f7ff fad7 	bl	8000ae4 <HAL_GetTick>
 8001536:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001538:	e008      	b.n	800154c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800153a:	f7ff fad3 	bl	8000ae4 <HAL_GetTick>
 800153e:	4602      	mov	r2, r0
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	1ad3      	subs	r3, r2, r3
 8001544:	2b02      	cmp	r3, #2
 8001546:	d901      	bls.n	800154c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001548:	2303      	movs	r3, #3
 800154a:	e183      	b.n	8001854 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800154c:	4b6c      	ldr	r3, [pc, #432]	@ (8001700 <HAL_RCC_OscConfig+0x4bc>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001554:	2b00      	cmp	r3, #0
 8001556:	d0f0      	beq.n	800153a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	2b01      	cmp	r3, #1
 800155e:	d108      	bne.n	8001572 <HAL_RCC_OscConfig+0x32e>
 8001560:	4b66      	ldr	r3, [pc, #408]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 8001562:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001566:	4a65      	ldr	r2, [pc, #404]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 8001568:	f043 0301 	orr.w	r3, r3, #1
 800156c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001570:	e024      	b.n	80015bc <HAL_RCC_OscConfig+0x378>
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	2b05      	cmp	r3, #5
 8001578:	d110      	bne.n	800159c <HAL_RCC_OscConfig+0x358>
 800157a:	4b60      	ldr	r3, [pc, #384]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 800157c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001580:	4a5e      	ldr	r2, [pc, #376]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 8001582:	f043 0304 	orr.w	r3, r3, #4
 8001586:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800158a:	4b5c      	ldr	r3, [pc, #368]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 800158c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001590:	4a5a      	ldr	r2, [pc, #360]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 8001592:	f043 0301 	orr.w	r3, r3, #1
 8001596:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800159a:	e00f      	b.n	80015bc <HAL_RCC_OscConfig+0x378>
 800159c:	4b57      	ldr	r3, [pc, #348]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 800159e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80015a2:	4a56      	ldr	r2, [pc, #344]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 80015a4:	f023 0301 	bic.w	r3, r3, #1
 80015a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80015ac:	4b53      	ldr	r3, [pc, #332]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 80015ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80015b2:	4a52      	ldr	r2, [pc, #328]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 80015b4:	f023 0304 	bic.w	r3, r3, #4
 80015b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d016      	beq.n	80015f2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015c4:	f7ff fa8e 	bl	8000ae4 <HAL_GetTick>
 80015c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015ca:	e00a      	b.n	80015e2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015cc:	f7ff fa8a 	bl	8000ae4 <HAL_GetTick>
 80015d0:	4602      	mov	r2, r0
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015da:	4293      	cmp	r3, r2
 80015dc:	d901      	bls.n	80015e2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e138      	b.n	8001854 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015e2:	4b46      	ldr	r3, [pc, #280]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 80015e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80015e8:	f003 0302 	and.w	r3, r3, #2
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d0ed      	beq.n	80015cc <HAL_RCC_OscConfig+0x388>
 80015f0:	e015      	b.n	800161e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015f2:	f7ff fa77 	bl	8000ae4 <HAL_GetTick>
 80015f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015f8:	e00a      	b.n	8001610 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015fa:	f7ff fa73 	bl	8000ae4 <HAL_GetTick>
 80015fe:	4602      	mov	r2, r0
 8001600:	693b      	ldr	r3, [r7, #16]
 8001602:	1ad3      	subs	r3, r2, r3
 8001604:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001608:	4293      	cmp	r3, r2
 800160a:	d901      	bls.n	8001610 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800160c:	2303      	movs	r3, #3
 800160e:	e121      	b.n	8001854 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001610:	4b3a      	ldr	r3, [pc, #232]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 8001612:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001616:	f003 0302 	and.w	r3, r3, #2
 800161a:	2b00      	cmp	r3, #0
 800161c:	d1ed      	bne.n	80015fa <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800161e:	7ffb      	ldrb	r3, [r7, #31]
 8001620:	2b01      	cmp	r3, #1
 8001622:	d105      	bne.n	8001630 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001624:	4b35      	ldr	r3, [pc, #212]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 8001626:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001628:	4a34      	ldr	r2, [pc, #208]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 800162a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800162e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f003 0320 	and.w	r3, r3, #32
 8001638:	2b00      	cmp	r3, #0
 800163a:	d03c      	beq.n	80016b6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	699b      	ldr	r3, [r3, #24]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d01c      	beq.n	800167e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001644:	4b2d      	ldr	r3, [pc, #180]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 8001646:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800164a:	4a2c      	ldr	r2, [pc, #176]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 800164c:	f043 0301 	orr.w	r3, r3, #1
 8001650:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001654:	f7ff fa46 	bl	8000ae4 <HAL_GetTick>
 8001658:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800165a:	e008      	b.n	800166e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800165c:	f7ff fa42 	bl	8000ae4 <HAL_GetTick>
 8001660:	4602      	mov	r2, r0
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	2b02      	cmp	r3, #2
 8001668:	d901      	bls.n	800166e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800166a:	2303      	movs	r3, #3
 800166c:	e0f2      	b.n	8001854 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800166e:	4b23      	ldr	r3, [pc, #140]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 8001670:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001674:	f003 0302 	and.w	r3, r3, #2
 8001678:	2b00      	cmp	r3, #0
 800167a:	d0ef      	beq.n	800165c <HAL_RCC_OscConfig+0x418>
 800167c:	e01b      	b.n	80016b6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800167e:	4b1f      	ldr	r3, [pc, #124]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 8001680:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001684:	4a1d      	ldr	r2, [pc, #116]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 8001686:	f023 0301 	bic.w	r3, r3, #1
 800168a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800168e:	f7ff fa29 	bl	8000ae4 <HAL_GetTick>
 8001692:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001694:	e008      	b.n	80016a8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001696:	f7ff fa25 	bl	8000ae4 <HAL_GetTick>
 800169a:	4602      	mov	r2, r0
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	2b02      	cmp	r3, #2
 80016a2:	d901      	bls.n	80016a8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80016a4:	2303      	movs	r3, #3
 80016a6:	e0d5      	b.n	8001854 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80016a8:	4b14      	ldr	r3, [pc, #80]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 80016aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80016ae:	f003 0302 	and.w	r3, r3, #2
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d1ef      	bne.n	8001696 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	69db      	ldr	r3, [r3, #28]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	f000 80c9 	beq.w	8001852 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80016c0:	4b0e      	ldr	r3, [pc, #56]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	f003 030c 	and.w	r3, r3, #12
 80016c8:	2b0c      	cmp	r3, #12
 80016ca:	f000 8083 	beq.w	80017d4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	69db      	ldr	r3, [r3, #28]
 80016d2:	2b02      	cmp	r3, #2
 80016d4:	d15e      	bne.n	8001794 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016d6:	4b09      	ldr	r3, [pc, #36]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a08      	ldr	r2, [pc, #32]	@ (80016fc <HAL_RCC_OscConfig+0x4b8>)
 80016dc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80016e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016e2:	f7ff f9ff 	bl	8000ae4 <HAL_GetTick>
 80016e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016e8:	e00c      	b.n	8001704 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016ea:	f7ff f9fb 	bl	8000ae4 <HAL_GetTick>
 80016ee:	4602      	mov	r2, r0
 80016f0:	693b      	ldr	r3, [r7, #16]
 80016f2:	1ad3      	subs	r3, r2, r3
 80016f4:	2b02      	cmp	r3, #2
 80016f6:	d905      	bls.n	8001704 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80016f8:	2303      	movs	r3, #3
 80016fa:	e0ab      	b.n	8001854 <HAL_RCC_OscConfig+0x610>
 80016fc:	40021000 	.word	0x40021000
 8001700:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001704:	4b55      	ldr	r3, [pc, #340]	@ (800185c <HAL_RCC_OscConfig+0x618>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800170c:	2b00      	cmp	r3, #0
 800170e:	d1ec      	bne.n	80016ea <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001710:	4b52      	ldr	r3, [pc, #328]	@ (800185c <HAL_RCC_OscConfig+0x618>)
 8001712:	68da      	ldr	r2, [r3, #12]
 8001714:	4b52      	ldr	r3, [pc, #328]	@ (8001860 <HAL_RCC_OscConfig+0x61c>)
 8001716:	4013      	ands	r3, r2
 8001718:	687a      	ldr	r2, [r7, #4]
 800171a:	6a11      	ldr	r1, [r2, #32]
 800171c:	687a      	ldr	r2, [r7, #4]
 800171e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001720:	3a01      	subs	r2, #1
 8001722:	0112      	lsls	r2, r2, #4
 8001724:	4311      	orrs	r1, r2
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800172a:	0212      	lsls	r2, r2, #8
 800172c:	4311      	orrs	r1, r2
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001732:	0852      	lsrs	r2, r2, #1
 8001734:	3a01      	subs	r2, #1
 8001736:	0552      	lsls	r2, r2, #21
 8001738:	4311      	orrs	r1, r2
 800173a:	687a      	ldr	r2, [r7, #4]
 800173c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800173e:	0852      	lsrs	r2, r2, #1
 8001740:	3a01      	subs	r2, #1
 8001742:	0652      	lsls	r2, r2, #25
 8001744:	4311      	orrs	r1, r2
 8001746:	687a      	ldr	r2, [r7, #4]
 8001748:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800174a:	06d2      	lsls	r2, r2, #27
 800174c:	430a      	orrs	r2, r1
 800174e:	4943      	ldr	r1, [pc, #268]	@ (800185c <HAL_RCC_OscConfig+0x618>)
 8001750:	4313      	orrs	r3, r2
 8001752:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001754:	4b41      	ldr	r3, [pc, #260]	@ (800185c <HAL_RCC_OscConfig+0x618>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a40      	ldr	r2, [pc, #256]	@ (800185c <HAL_RCC_OscConfig+0x618>)
 800175a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800175e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001760:	4b3e      	ldr	r3, [pc, #248]	@ (800185c <HAL_RCC_OscConfig+0x618>)
 8001762:	68db      	ldr	r3, [r3, #12]
 8001764:	4a3d      	ldr	r2, [pc, #244]	@ (800185c <HAL_RCC_OscConfig+0x618>)
 8001766:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800176a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800176c:	f7ff f9ba 	bl	8000ae4 <HAL_GetTick>
 8001770:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001772:	e008      	b.n	8001786 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001774:	f7ff f9b6 	bl	8000ae4 <HAL_GetTick>
 8001778:	4602      	mov	r2, r0
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	2b02      	cmp	r3, #2
 8001780:	d901      	bls.n	8001786 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001782:	2303      	movs	r3, #3
 8001784:	e066      	b.n	8001854 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001786:	4b35      	ldr	r3, [pc, #212]	@ (800185c <HAL_RCC_OscConfig+0x618>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800178e:	2b00      	cmp	r3, #0
 8001790:	d0f0      	beq.n	8001774 <HAL_RCC_OscConfig+0x530>
 8001792:	e05e      	b.n	8001852 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001794:	4b31      	ldr	r3, [pc, #196]	@ (800185c <HAL_RCC_OscConfig+0x618>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a30      	ldr	r2, [pc, #192]	@ (800185c <HAL_RCC_OscConfig+0x618>)
 800179a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800179e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017a0:	f7ff f9a0 	bl	8000ae4 <HAL_GetTick>
 80017a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017a6:	e008      	b.n	80017ba <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017a8:	f7ff f99c 	bl	8000ae4 <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	2b02      	cmp	r3, #2
 80017b4:	d901      	bls.n	80017ba <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80017b6:	2303      	movs	r3, #3
 80017b8:	e04c      	b.n	8001854 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017ba:	4b28      	ldr	r3, [pc, #160]	@ (800185c <HAL_RCC_OscConfig+0x618>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d1f0      	bne.n	80017a8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80017c6:	4b25      	ldr	r3, [pc, #148]	@ (800185c <HAL_RCC_OscConfig+0x618>)
 80017c8:	68da      	ldr	r2, [r3, #12]
 80017ca:	4924      	ldr	r1, [pc, #144]	@ (800185c <HAL_RCC_OscConfig+0x618>)
 80017cc:	4b25      	ldr	r3, [pc, #148]	@ (8001864 <HAL_RCC_OscConfig+0x620>)
 80017ce:	4013      	ands	r3, r2
 80017d0:	60cb      	str	r3, [r1, #12]
 80017d2:	e03e      	b.n	8001852 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	69db      	ldr	r3, [r3, #28]
 80017d8:	2b01      	cmp	r3, #1
 80017da:	d101      	bne.n	80017e0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80017dc:	2301      	movs	r3, #1
 80017de:	e039      	b.n	8001854 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80017e0:	4b1e      	ldr	r3, [pc, #120]	@ (800185c <HAL_RCC_OscConfig+0x618>)
 80017e2:	68db      	ldr	r3, [r3, #12]
 80017e4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	f003 0203 	and.w	r2, r3, #3
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	6a1b      	ldr	r3, [r3, #32]
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d12c      	bne.n	800184e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017fe:	3b01      	subs	r3, #1
 8001800:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001802:	429a      	cmp	r2, r3
 8001804:	d123      	bne.n	800184e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001810:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001812:	429a      	cmp	r2, r3
 8001814:	d11b      	bne.n	800184e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001820:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001822:	429a      	cmp	r2, r3
 8001824:	d113      	bne.n	800184e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001830:	085b      	lsrs	r3, r3, #1
 8001832:	3b01      	subs	r3, #1
 8001834:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001836:	429a      	cmp	r2, r3
 8001838:	d109      	bne.n	800184e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001844:	085b      	lsrs	r3, r3, #1
 8001846:	3b01      	subs	r3, #1
 8001848:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800184a:	429a      	cmp	r2, r3
 800184c:	d001      	beq.n	8001852 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e000      	b.n	8001854 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001852:	2300      	movs	r3, #0
}
 8001854:	4618      	mov	r0, r3
 8001856:	3720      	adds	r7, #32
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	40021000 	.word	0x40021000
 8001860:	019f800c 	.word	0x019f800c
 8001864:	feeefffc 	.word	0xfeeefffc

08001868 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b086      	sub	sp, #24
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
 8001870:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001872:	2300      	movs	r3, #0
 8001874:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d101      	bne.n	8001880 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800187c:	2301      	movs	r3, #1
 800187e:	e11e      	b.n	8001abe <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001880:	4b91      	ldr	r3, [pc, #580]	@ (8001ac8 <HAL_RCC_ClockConfig+0x260>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f003 030f 	and.w	r3, r3, #15
 8001888:	683a      	ldr	r2, [r7, #0]
 800188a:	429a      	cmp	r2, r3
 800188c:	d910      	bls.n	80018b0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800188e:	4b8e      	ldr	r3, [pc, #568]	@ (8001ac8 <HAL_RCC_ClockConfig+0x260>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f023 020f 	bic.w	r2, r3, #15
 8001896:	498c      	ldr	r1, [pc, #560]	@ (8001ac8 <HAL_RCC_ClockConfig+0x260>)
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	4313      	orrs	r3, r2
 800189c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800189e:	4b8a      	ldr	r3, [pc, #552]	@ (8001ac8 <HAL_RCC_ClockConfig+0x260>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f003 030f 	and.w	r3, r3, #15
 80018a6:	683a      	ldr	r2, [r7, #0]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d001      	beq.n	80018b0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80018ac:	2301      	movs	r3, #1
 80018ae:	e106      	b.n	8001abe <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f003 0301 	and.w	r3, r3, #1
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d073      	beq.n	80019a4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	2b03      	cmp	r3, #3
 80018c2:	d129      	bne.n	8001918 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018c4:	4b81      	ldr	r3, [pc, #516]	@ (8001acc <HAL_RCC_ClockConfig+0x264>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d101      	bne.n	80018d4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	e0f4      	b.n	8001abe <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80018d4:	f000 f966 	bl	8001ba4 <RCC_GetSysClockFreqFromPLLSource>
 80018d8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	4a7c      	ldr	r2, [pc, #496]	@ (8001ad0 <HAL_RCC_ClockConfig+0x268>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d93f      	bls.n	8001962 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80018e2:	4b7a      	ldr	r3, [pc, #488]	@ (8001acc <HAL_RCC_ClockConfig+0x264>)
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d009      	beq.n	8001902 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d033      	beq.n	8001962 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d12f      	bne.n	8001962 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001902:	4b72      	ldr	r3, [pc, #456]	@ (8001acc <HAL_RCC_ClockConfig+0x264>)
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800190a:	4a70      	ldr	r2, [pc, #448]	@ (8001acc <HAL_RCC_ClockConfig+0x264>)
 800190c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001910:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001912:	2380      	movs	r3, #128	@ 0x80
 8001914:	617b      	str	r3, [r7, #20]
 8001916:	e024      	b.n	8001962 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	2b02      	cmp	r3, #2
 800191e:	d107      	bne.n	8001930 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001920:	4b6a      	ldr	r3, [pc, #424]	@ (8001acc <HAL_RCC_ClockConfig+0x264>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001928:	2b00      	cmp	r3, #0
 800192a:	d109      	bne.n	8001940 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	e0c6      	b.n	8001abe <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001930:	4b66      	ldr	r3, [pc, #408]	@ (8001acc <HAL_RCC_ClockConfig+0x264>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001938:	2b00      	cmp	r3, #0
 800193a:	d101      	bne.n	8001940 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	e0be      	b.n	8001abe <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001940:	f000 f8ce 	bl	8001ae0 <HAL_RCC_GetSysClockFreq>
 8001944:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	4a61      	ldr	r2, [pc, #388]	@ (8001ad0 <HAL_RCC_ClockConfig+0x268>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d909      	bls.n	8001962 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800194e:	4b5f      	ldr	r3, [pc, #380]	@ (8001acc <HAL_RCC_ClockConfig+0x264>)
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001956:	4a5d      	ldr	r2, [pc, #372]	@ (8001acc <HAL_RCC_ClockConfig+0x264>)
 8001958:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800195c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800195e:	2380      	movs	r3, #128	@ 0x80
 8001960:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001962:	4b5a      	ldr	r3, [pc, #360]	@ (8001acc <HAL_RCC_ClockConfig+0x264>)
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	f023 0203 	bic.w	r2, r3, #3
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	4957      	ldr	r1, [pc, #348]	@ (8001acc <HAL_RCC_ClockConfig+0x264>)
 8001970:	4313      	orrs	r3, r2
 8001972:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001974:	f7ff f8b6 	bl	8000ae4 <HAL_GetTick>
 8001978:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800197a:	e00a      	b.n	8001992 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800197c:	f7ff f8b2 	bl	8000ae4 <HAL_GetTick>
 8001980:	4602      	mov	r2, r0
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	f241 3288 	movw	r2, #5000	@ 0x1388
 800198a:	4293      	cmp	r3, r2
 800198c:	d901      	bls.n	8001992 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800198e:	2303      	movs	r3, #3
 8001990:	e095      	b.n	8001abe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001992:	4b4e      	ldr	r3, [pc, #312]	@ (8001acc <HAL_RCC_ClockConfig+0x264>)
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	f003 020c 	and.w	r2, r3, #12
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d1eb      	bne.n	800197c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f003 0302 	and.w	r3, r3, #2
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d023      	beq.n	80019f8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f003 0304 	and.w	r3, r3, #4
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d005      	beq.n	80019c8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019bc:	4b43      	ldr	r3, [pc, #268]	@ (8001acc <HAL_RCC_ClockConfig+0x264>)
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	4a42      	ldr	r2, [pc, #264]	@ (8001acc <HAL_RCC_ClockConfig+0x264>)
 80019c2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80019c6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f003 0308 	and.w	r3, r3, #8
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d007      	beq.n	80019e4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80019d4:	4b3d      	ldr	r3, [pc, #244]	@ (8001acc <HAL_RCC_ClockConfig+0x264>)
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80019dc:	4a3b      	ldr	r2, [pc, #236]	@ (8001acc <HAL_RCC_ClockConfig+0x264>)
 80019de:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80019e2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019e4:	4b39      	ldr	r3, [pc, #228]	@ (8001acc <HAL_RCC_ClockConfig+0x264>)
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	4936      	ldr	r1, [pc, #216]	@ (8001acc <HAL_RCC_ClockConfig+0x264>)
 80019f2:	4313      	orrs	r3, r2
 80019f4:	608b      	str	r3, [r1, #8]
 80019f6:	e008      	b.n	8001a0a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	2b80      	cmp	r3, #128	@ 0x80
 80019fc:	d105      	bne.n	8001a0a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80019fe:	4b33      	ldr	r3, [pc, #204]	@ (8001acc <HAL_RCC_ClockConfig+0x264>)
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	4a32      	ldr	r2, [pc, #200]	@ (8001acc <HAL_RCC_ClockConfig+0x264>)
 8001a04:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001a08:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a0a:	4b2f      	ldr	r3, [pc, #188]	@ (8001ac8 <HAL_RCC_ClockConfig+0x260>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 030f 	and.w	r3, r3, #15
 8001a12:	683a      	ldr	r2, [r7, #0]
 8001a14:	429a      	cmp	r2, r3
 8001a16:	d21d      	bcs.n	8001a54 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a18:	4b2b      	ldr	r3, [pc, #172]	@ (8001ac8 <HAL_RCC_ClockConfig+0x260>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f023 020f 	bic.w	r2, r3, #15
 8001a20:	4929      	ldr	r1, [pc, #164]	@ (8001ac8 <HAL_RCC_ClockConfig+0x260>)
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	4313      	orrs	r3, r2
 8001a26:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001a28:	f7ff f85c 	bl	8000ae4 <HAL_GetTick>
 8001a2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a2e:	e00a      	b.n	8001a46 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a30:	f7ff f858 	bl	8000ae4 <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d901      	bls.n	8001a46 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e03b      	b.n	8001abe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a46:	4b20      	ldr	r3, [pc, #128]	@ (8001ac8 <HAL_RCC_ClockConfig+0x260>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 030f 	and.w	r3, r3, #15
 8001a4e:	683a      	ldr	r2, [r7, #0]
 8001a50:	429a      	cmp	r2, r3
 8001a52:	d1ed      	bne.n	8001a30 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f003 0304 	and.w	r3, r3, #4
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d008      	beq.n	8001a72 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a60:	4b1a      	ldr	r3, [pc, #104]	@ (8001acc <HAL_RCC_ClockConfig+0x264>)
 8001a62:	689b      	ldr	r3, [r3, #8]
 8001a64:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	4917      	ldr	r1, [pc, #92]	@ (8001acc <HAL_RCC_ClockConfig+0x264>)
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f003 0308 	and.w	r3, r3, #8
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d009      	beq.n	8001a92 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a7e:	4b13      	ldr	r3, [pc, #76]	@ (8001acc <HAL_RCC_ClockConfig+0x264>)
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	691b      	ldr	r3, [r3, #16]
 8001a8a:	00db      	lsls	r3, r3, #3
 8001a8c:	490f      	ldr	r1, [pc, #60]	@ (8001acc <HAL_RCC_ClockConfig+0x264>)
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001a92:	f000 f825 	bl	8001ae0 <HAL_RCC_GetSysClockFreq>
 8001a96:	4602      	mov	r2, r0
 8001a98:	4b0c      	ldr	r3, [pc, #48]	@ (8001acc <HAL_RCC_ClockConfig+0x264>)
 8001a9a:	689b      	ldr	r3, [r3, #8]
 8001a9c:	091b      	lsrs	r3, r3, #4
 8001a9e:	f003 030f 	and.w	r3, r3, #15
 8001aa2:	490c      	ldr	r1, [pc, #48]	@ (8001ad4 <HAL_RCC_ClockConfig+0x26c>)
 8001aa4:	5ccb      	ldrb	r3, [r1, r3]
 8001aa6:	f003 031f 	and.w	r3, r3, #31
 8001aaa:	fa22 f303 	lsr.w	r3, r2, r3
 8001aae:	4a0a      	ldr	r2, [pc, #40]	@ (8001ad8 <HAL_RCC_ClockConfig+0x270>)
 8001ab0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8001adc <HAL_RCC_ClockConfig+0x274>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7fe ffc8 	bl	8000a4c <HAL_InitTick>
 8001abc:	4603      	mov	r3, r0
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3718      	adds	r7, #24
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	40022000 	.word	0x40022000
 8001acc:	40021000 	.word	0x40021000
 8001ad0:	04c4b400 	.word	0x04c4b400
 8001ad4:	080050d0 	.word	0x080050d0
 8001ad8:	20000000 	.word	0x20000000
 8001adc:	20000004 	.word	0x20000004

08001ae0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b087      	sub	sp, #28
 8001ae4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001ae6:	4b2c      	ldr	r3, [pc, #176]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	f003 030c 	and.w	r3, r3, #12
 8001aee:	2b04      	cmp	r3, #4
 8001af0:	d102      	bne.n	8001af8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001af2:	4b2a      	ldr	r3, [pc, #168]	@ (8001b9c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001af4:	613b      	str	r3, [r7, #16]
 8001af6:	e047      	b.n	8001b88 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001af8:	4b27      	ldr	r3, [pc, #156]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	f003 030c 	and.w	r3, r3, #12
 8001b00:	2b08      	cmp	r3, #8
 8001b02:	d102      	bne.n	8001b0a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001b04:	4b26      	ldr	r3, [pc, #152]	@ (8001ba0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001b06:	613b      	str	r3, [r7, #16]
 8001b08:	e03e      	b.n	8001b88 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001b0a:	4b23      	ldr	r3, [pc, #140]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	f003 030c 	and.w	r3, r3, #12
 8001b12:	2b0c      	cmp	r3, #12
 8001b14:	d136      	bne.n	8001b84 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001b16:	4b20      	ldr	r3, [pc, #128]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b18:	68db      	ldr	r3, [r3, #12]
 8001b1a:	f003 0303 	and.w	r3, r3, #3
 8001b1e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001b20:	4b1d      	ldr	r3, [pc, #116]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	091b      	lsrs	r3, r3, #4
 8001b26:	f003 030f 	and.w	r3, r3, #15
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	2b03      	cmp	r3, #3
 8001b32:	d10c      	bne.n	8001b4e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001b34:	4a1a      	ldr	r2, [pc, #104]	@ (8001ba0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001b36:	68bb      	ldr	r3, [r7, #8]
 8001b38:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b3c:	4a16      	ldr	r2, [pc, #88]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b3e:	68d2      	ldr	r2, [r2, #12]
 8001b40:	0a12      	lsrs	r2, r2, #8
 8001b42:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001b46:	fb02 f303 	mul.w	r3, r2, r3
 8001b4a:	617b      	str	r3, [r7, #20]
      break;
 8001b4c:	e00c      	b.n	8001b68 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001b4e:	4a13      	ldr	r2, [pc, #76]	@ (8001b9c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b56:	4a10      	ldr	r2, [pc, #64]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b58:	68d2      	ldr	r2, [r2, #12]
 8001b5a:	0a12      	lsrs	r2, r2, #8
 8001b5c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001b60:	fb02 f303 	mul.w	r3, r2, r3
 8001b64:	617b      	str	r3, [r7, #20]
      break;
 8001b66:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001b68:	4b0b      	ldr	r3, [pc, #44]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b6a:	68db      	ldr	r3, [r3, #12]
 8001b6c:	0e5b      	lsrs	r3, r3, #25
 8001b6e:	f003 0303 	and.w	r3, r3, #3
 8001b72:	3301      	adds	r3, #1
 8001b74:	005b      	lsls	r3, r3, #1
 8001b76:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001b78:	697a      	ldr	r2, [r7, #20]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b80:	613b      	str	r3, [r7, #16]
 8001b82:	e001      	b.n	8001b88 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001b84:	2300      	movs	r3, #0
 8001b86:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001b88:	693b      	ldr	r3, [r7, #16]
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	371c      	adds	r7, #28
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	40021000 	.word	0x40021000
 8001b9c:	00f42400 	.word	0x00f42400
 8001ba0:	016e3600 	.word	0x016e3600

08001ba4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b087      	sub	sp, #28
 8001ba8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001baa:	4b1e      	ldr	r3, [pc, #120]	@ (8001c24 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001bac:	68db      	ldr	r3, [r3, #12]
 8001bae:	f003 0303 	and.w	r3, r3, #3
 8001bb2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001bb4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c24 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001bb6:	68db      	ldr	r3, [r3, #12]
 8001bb8:	091b      	lsrs	r3, r3, #4
 8001bba:	f003 030f 	and.w	r3, r3, #15
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	2b03      	cmp	r3, #3
 8001bc6:	d10c      	bne.n	8001be2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001bc8:	4a17      	ldr	r2, [pc, #92]	@ (8001c28 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bd0:	4a14      	ldr	r2, [pc, #80]	@ (8001c24 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001bd2:	68d2      	ldr	r2, [r2, #12]
 8001bd4:	0a12      	lsrs	r2, r2, #8
 8001bd6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001bda:	fb02 f303 	mul.w	r3, r2, r3
 8001bde:	617b      	str	r3, [r7, #20]
    break;
 8001be0:	e00c      	b.n	8001bfc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001be2:	4a12      	ldr	r2, [pc, #72]	@ (8001c2c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bea:	4a0e      	ldr	r2, [pc, #56]	@ (8001c24 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001bec:	68d2      	ldr	r2, [r2, #12]
 8001bee:	0a12      	lsrs	r2, r2, #8
 8001bf0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001bf4:	fb02 f303 	mul.w	r3, r2, r3
 8001bf8:	617b      	str	r3, [r7, #20]
    break;
 8001bfa:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001bfc:	4b09      	ldr	r3, [pc, #36]	@ (8001c24 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	0e5b      	lsrs	r3, r3, #25
 8001c02:	f003 0303 	and.w	r3, r3, #3
 8001c06:	3301      	adds	r3, #1
 8001c08:	005b      	lsls	r3, r3, #1
 8001c0a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001c0c:	697a      	ldr	r2, [r7, #20]
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c14:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001c16:	687b      	ldr	r3, [r7, #4]
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	371c      	adds	r7, #28
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr
 8001c24:	40021000 	.word	0x40021000
 8001c28:	016e3600 	.word	0x016e3600
 8001c2c:	00f42400 	.word	0x00f42400

08001c30 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b084      	sub	sp, #16
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d101      	bne.n	8001c42 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e09d      	b.n	8001d7e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d108      	bne.n	8001c5c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001c52:	d009      	beq.n	8001c68 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2200      	movs	r2, #0
 8001c58:	61da      	str	r2, [r3, #28]
 8001c5a:	e005      	b.n	8001c68 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2200      	movs	r2, #0
 8001c66:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d106      	bne.n	8001c88 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	f7fe fc94 	bl	80005b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2202      	movs	r2, #2
 8001c8c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001c9e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	68db      	ldr	r3, [r3, #12]
 8001ca4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001ca8:	d902      	bls.n	8001cb0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001caa:	2300      	movs	r3, #0
 8001cac:	60fb      	str	r3, [r7, #12]
 8001cae:	e002      	b.n	8001cb6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001cb0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cb4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	68db      	ldr	r3, [r3, #12]
 8001cba:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8001cbe:	d007      	beq.n	8001cd0 <HAL_SPI_Init+0xa0>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001cc8:	d002      	beq.n	8001cd0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8001ce0:	431a      	orrs	r2, r3
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	691b      	ldr	r3, [r3, #16]
 8001ce6:	f003 0302 	and.w	r3, r3, #2
 8001cea:	431a      	orrs	r2, r3
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	695b      	ldr	r3, [r3, #20]
 8001cf0:	f003 0301 	and.w	r3, r3, #1
 8001cf4:	431a      	orrs	r2, r3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	699b      	ldr	r3, [r3, #24]
 8001cfa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001cfe:	431a      	orrs	r2, r3
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	69db      	ldr	r3, [r3, #28]
 8001d04:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001d08:	431a      	orrs	r2, r3
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6a1b      	ldr	r3, [r3, #32]
 8001d0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d12:	ea42 0103 	orr.w	r1, r2, r3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d1a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	430a      	orrs	r2, r1
 8001d24:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	699b      	ldr	r3, [r3, #24]
 8001d2a:	0c1b      	lsrs	r3, r3, #16
 8001d2c:	f003 0204 	and.w	r2, r3, #4
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d34:	f003 0310 	and.w	r3, r3, #16
 8001d38:	431a      	orrs	r2, r3
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d3e:	f003 0308 	and.w	r3, r3, #8
 8001d42:	431a      	orrs	r2, r3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8001d4c:	ea42 0103 	orr.w	r1, r2, r3
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	430a      	orrs	r2, r1
 8001d5c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	69da      	ldr	r2, [r3, #28]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d6c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2200      	movs	r2, #0
 8001d72:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2201      	movs	r2, #1
 8001d78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8001d7c:	2300      	movs	r3, #0
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3710      	adds	r7, #16
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}

08001d86 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d86:	b580      	push	{r7, lr}
 8001d88:	b088      	sub	sp, #32
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	60f8      	str	r0, [r7, #12]
 8001d8e:	60b9      	str	r1, [r7, #8]
 8001d90:	603b      	str	r3, [r7, #0]
 8001d92:	4613      	mov	r3, r2
 8001d94:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001d96:	2300      	movs	r3, #0
 8001d98:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001da0:	2b01      	cmp	r3, #1
 8001da2:	d101      	bne.n	8001da8 <HAL_SPI_Transmit+0x22>
 8001da4:	2302      	movs	r3, #2
 8001da6:	e15f      	b.n	8002068 <HAL_SPI_Transmit+0x2e2>
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	2201      	movs	r2, #1
 8001dac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001db0:	f7fe fe98 	bl	8000ae4 <HAL_GetTick>
 8001db4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8001db6:	88fb      	ldrh	r3, [r7, #6]
 8001db8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d002      	beq.n	8001dcc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8001dc6:	2302      	movs	r3, #2
 8001dc8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001dca:	e148      	b.n	800205e <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d002      	beq.n	8001dd8 <HAL_SPI_Transmit+0x52>
 8001dd2:	88fb      	ldrh	r3, [r7, #6]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d102      	bne.n	8001dde <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001ddc:	e13f      	b.n	800205e <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	2203      	movs	r2, #3
 8001de2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	2200      	movs	r2, #0
 8001dea:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	68ba      	ldr	r2, [r7, #8]
 8001df0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	88fa      	ldrh	r2, [r7, #6]
 8001df6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	88fa      	ldrh	r2, [r7, #6]
 8001dfc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	2200      	movs	r2, #0
 8001e02:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	2200      	movs	r2, #0
 8001e08:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	2200      	movs	r2, #0
 8001e10:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	2200      	movs	r2, #0
 8001e18:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001e28:	d10f      	bne.n	8001e4a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001e38:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001e48:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e54:	2b40      	cmp	r3, #64	@ 0x40
 8001e56:	d007      	beq.n	8001e68 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	681a      	ldr	r2, [r3, #0]
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001e66:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001e70:	d94f      	bls.n	8001f12 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d002      	beq.n	8001e80 <HAL_SPI_Transmit+0xfa>
 8001e7a:	8afb      	ldrh	r3, [r7, #22]
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d142      	bne.n	8001f06 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e84:	881a      	ldrh	r2, [r3, #0]
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e90:	1c9a      	adds	r2, r3, #2
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001e9a:	b29b      	uxth	r3, r3
 8001e9c:	3b01      	subs	r3, #1
 8001e9e:	b29a      	uxth	r2, r3
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001ea4:	e02f      	b.n	8001f06 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	f003 0302 	and.w	r3, r3, #2
 8001eb0:	2b02      	cmp	r3, #2
 8001eb2:	d112      	bne.n	8001eda <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001eb8:	881a      	ldrh	r2, [r3, #0]
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ec4:	1c9a      	adds	r2, r3, #2
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001ece:	b29b      	uxth	r3, r3
 8001ed0:	3b01      	subs	r3, #1
 8001ed2:	b29a      	uxth	r2, r3
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001ed8:	e015      	b.n	8001f06 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001eda:	f7fe fe03 	bl	8000ae4 <HAL_GetTick>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	69bb      	ldr	r3, [r7, #24]
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	683a      	ldr	r2, [r7, #0]
 8001ee6:	429a      	cmp	r2, r3
 8001ee8:	d803      	bhi.n	8001ef2 <HAL_SPI_Transmit+0x16c>
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ef0:	d102      	bne.n	8001ef8 <HAL_SPI_Transmit+0x172>
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d106      	bne.n	8001f06 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	2201      	movs	r2, #1
 8001f00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8001f04:	e0ab      	b.n	800205e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f0a:	b29b      	uxth	r3, r3
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d1ca      	bne.n	8001ea6 <HAL_SPI_Transmit+0x120>
 8001f10:	e080      	b.n	8002014 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d002      	beq.n	8001f20 <HAL_SPI_Transmit+0x19a>
 8001f1a:	8afb      	ldrh	r3, [r7, #22]
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d174      	bne.n	800200a <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d912      	bls.n	8001f50 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f2e:	881a      	ldrh	r2, [r3, #0]
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f3a:	1c9a      	adds	r2, r3, #2
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f44:	b29b      	uxth	r3, r3
 8001f46:	3b02      	subs	r3, #2
 8001f48:	b29a      	uxth	r2, r3
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001f4e:	e05c      	b.n	800200a <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	330c      	adds	r3, #12
 8001f5a:	7812      	ldrb	r2, [r2, #0]
 8001f5c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f62:	1c5a      	adds	r2, r3, #1
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f6c:	b29b      	uxth	r3, r3
 8001f6e:	3b01      	subs	r3, #1
 8001f70:	b29a      	uxth	r2, r3
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8001f76:	e048      	b.n	800200a <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	f003 0302 	and.w	r3, r3, #2
 8001f82:	2b02      	cmp	r3, #2
 8001f84:	d12b      	bne.n	8001fde <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	2b01      	cmp	r3, #1
 8001f8e:	d912      	bls.n	8001fb6 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f94:	881a      	ldrh	r2, [r3, #0]
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fa0:	1c9a      	adds	r2, r3, #2
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	3b02      	subs	r3, #2
 8001fae:	b29a      	uxth	r2, r3
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001fb4:	e029      	b.n	800200a <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	330c      	adds	r3, #12
 8001fc0:	7812      	ldrb	r2, [r2, #0]
 8001fc2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fc8:	1c5a      	adds	r2, r3, #1
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001fd2:	b29b      	uxth	r3, r3
 8001fd4:	3b01      	subs	r3, #1
 8001fd6:	b29a      	uxth	r2, r3
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001fdc:	e015      	b.n	800200a <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001fde:	f7fe fd81 	bl	8000ae4 <HAL_GetTick>
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	69bb      	ldr	r3, [r7, #24]
 8001fe6:	1ad3      	subs	r3, r2, r3
 8001fe8:	683a      	ldr	r2, [r7, #0]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d803      	bhi.n	8001ff6 <HAL_SPI_Transmit+0x270>
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ff4:	d102      	bne.n	8001ffc <HAL_SPI_Transmit+0x276>
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d106      	bne.n	800200a <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8001ffc:	2303      	movs	r3, #3
 8001ffe:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2201      	movs	r2, #1
 8002004:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8002008:	e029      	b.n	800205e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800200e:	b29b      	uxth	r3, r3
 8002010:	2b00      	cmp	r3, #0
 8002012:	d1b1      	bne.n	8001f78 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002014:	69ba      	ldr	r2, [r7, #24]
 8002016:	6839      	ldr	r1, [r7, #0]
 8002018:	68f8      	ldr	r0, [r7, #12]
 800201a:	f000 f947 	bl	80022ac <SPI_EndRxTxTransaction>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d002      	beq.n	800202a <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	2220      	movs	r2, #32
 8002028:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d10a      	bne.n	8002048 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002032:	2300      	movs	r3, #0
 8002034:	613b      	str	r3, [r7, #16]
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	613b      	str	r3, [r7, #16]
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	613b      	str	r3, [r7, #16]
 8002046:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800204c:	2b00      	cmp	r3, #0
 800204e:	d002      	beq.n	8002056 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	77fb      	strb	r3, [r7, #31]
 8002054:	e003      	b.n	800205e <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	2201      	movs	r2, #1
 800205a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	2200      	movs	r2, #0
 8002062:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8002066:	7ffb      	ldrb	r3, [r7, #31]
}
 8002068:	4618      	mov	r0, r3
 800206a:	3720      	adds	r7, #32
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}

08002070 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b088      	sub	sp, #32
 8002074:	af00      	add	r7, sp, #0
 8002076:	60f8      	str	r0, [r7, #12]
 8002078:	60b9      	str	r1, [r7, #8]
 800207a:	603b      	str	r3, [r7, #0]
 800207c:	4613      	mov	r3, r2
 800207e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002080:	f7fe fd30 	bl	8000ae4 <HAL_GetTick>
 8002084:	4602      	mov	r2, r0
 8002086:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002088:	1a9b      	subs	r3, r3, r2
 800208a:	683a      	ldr	r2, [r7, #0]
 800208c:	4413      	add	r3, r2
 800208e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002090:	f7fe fd28 	bl	8000ae4 <HAL_GetTick>
 8002094:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002096:	4b39      	ldr	r3, [pc, #228]	@ (800217c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	015b      	lsls	r3, r3, #5
 800209c:	0d1b      	lsrs	r3, r3, #20
 800209e:	69fa      	ldr	r2, [r7, #28]
 80020a0:	fb02 f303 	mul.w	r3, r2, r3
 80020a4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80020a6:	e054      	b.n	8002152 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020ae:	d050      	beq.n	8002152 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80020b0:	f7fe fd18 	bl	8000ae4 <HAL_GetTick>
 80020b4:	4602      	mov	r2, r0
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	1ad3      	subs	r3, r2, r3
 80020ba:	69fa      	ldr	r2, [r7, #28]
 80020bc:	429a      	cmp	r2, r3
 80020be:	d902      	bls.n	80020c6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80020c0:	69fb      	ldr	r3, [r7, #28]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d13d      	bne.n	8002142 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	685a      	ldr	r2, [r3, #4]
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80020d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80020de:	d111      	bne.n	8002104 <SPI_WaitFlagStateUntilTimeout+0x94>
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80020e8:	d004      	beq.n	80020f4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	689b      	ldr	r3, [r3, #8]
 80020ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020f2:	d107      	bne.n	8002104 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002102:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002108:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800210c:	d10f      	bne.n	800212e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800211c:	601a      	str	r2, [r3, #0]
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800212c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	2201      	movs	r2, #1
 8002132:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	2200      	movs	r2, #0
 800213a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800213e:	2303      	movs	r3, #3
 8002140:	e017      	b.n	8002172 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d101      	bne.n	800214c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002148:	2300      	movs	r3, #0
 800214a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	3b01      	subs	r3, #1
 8002150:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	689a      	ldr	r2, [r3, #8]
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	4013      	ands	r3, r2
 800215c:	68ba      	ldr	r2, [r7, #8]
 800215e:	429a      	cmp	r2, r3
 8002160:	bf0c      	ite	eq
 8002162:	2301      	moveq	r3, #1
 8002164:	2300      	movne	r3, #0
 8002166:	b2db      	uxtb	r3, r3
 8002168:	461a      	mov	r2, r3
 800216a:	79fb      	ldrb	r3, [r7, #7]
 800216c:	429a      	cmp	r2, r3
 800216e:	d19b      	bne.n	80020a8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	3720      	adds	r7, #32
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	20000000 	.word	0x20000000

08002180 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b08a      	sub	sp, #40	@ 0x28
 8002184:	af00      	add	r7, sp, #0
 8002186:	60f8      	str	r0, [r7, #12]
 8002188:	60b9      	str	r1, [r7, #8]
 800218a:	607a      	str	r2, [r7, #4]
 800218c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800218e:	2300      	movs	r3, #0
 8002190:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002192:	f7fe fca7 	bl	8000ae4 <HAL_GetTick>
 8002196:	4602      	mov	r2, r0
 8002198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800219a:	1a9b      	subs	r3, r3, r2
 800219c:	683a      	ldr	r2, [r7, #0]
 800219e:	4413      	add	r3, r2
 80021a0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80021a2:	f7fe fc9f 	bl	8000ae4 <HAL_GetTick>
 80021a6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	330c      	adds	r3, #12
 80021ae:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80021b0:	4b3d      	ldr	r3, [pc, #244]	@ (80022a8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	4613      	mov	r3, r2
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	4413      	add	r3, r2
 80021ba:	00da      	lsls	r2, r3, #3
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	0d1b      	lsrs	r3, r3, #20
 80021c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021c2:	fb02 f303 	mul.w	r3, r2, r3
 80021c6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80021c8:	e060      	b.n	800228c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80021d0:	d107      	bne.n	80021e2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d104      	bne.n	80021e2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80021d8:	69fb      	ldr	r3, [r7, #28]
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	b2db      	uxtb	r3, r3
 80021de:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80021e0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021e8:	d050      	beq.n	800228c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80021ea:	f7fe fc7b 	bl	8000ae4 <HAL_GetTick>
 80021ee:	4602      	mov	r2, r0
 80021f0:	6a3b      	ldr	r3, [r7, #32]
 80021f2:	1ad3      	subs	r3, r2, r3
 80021f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d902      	bls.n	8002200 <SPI_WaitFifoStateUntilTimeout+0x80>
 80021fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d13d      	bne.n	800227c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	685a      	ldr	r2, [r3, #4]
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800220e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002218:	d111      	bne.n	800223e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002222:	d004      	beq.n	800222e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800222c:	d107      	bne.n	800223e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800223c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002242:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002246:	d10f      	bne.n	8002268 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002256:	601a      	str	r2, [r3, #0]
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002266:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2201      	movs	r2, #1
 800226c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	2200      	movs	r2, #0
 8002274:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8002278:	2303      	movs	r3, #3
 800227a:	e010      	b.n	800229e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800227c:	69bb      	ldr	r3, [r7, #24]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d101      	bne.n	8002286 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8002282:	2300      	movs	r3, #0
 8002284:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8002286:	69bb      	ldr	r3, [r7, #24]
 8002288:	3b01      	subs	r3, #1
 800228a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	689a      	ldr	r2, [r3, #8]
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	4013      	ands	r3, r2
 8002296:	687a      	ldr	r2, [r7, #4]
 8002298:	429a      	cmp	r2, r3
 800229a:	d196      	bne.n	80021ca <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800229c:	2300      	movs	r3, #0
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3728      	adds	r7, #40	@ 0x28
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	20000000 	.word	0x20000000

080022ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b086      	sub	sp, #24
 80022b0:	af02      	add	r7, sp, #8
 80022b2:	60f8      	str	r0, [r7, #12]
 80022b4:	60b9      	str	r1, [r7, #8]
 80022b6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	9300      	str	r3, [sp, #0]
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	2200      	movs	r2, #0
 80022c0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80022c4:	68f8      	ldr	r0, [r7, #12]
 80022c6:	f7ff ff5b 	bl	8002180 <SPI_WaitFifoStateUntilTimeout>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d007      	beq.n	80022e0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022d4:	f043 0220 	orr.w	r2, r3, #32
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80022dc:	2303      	movs	r3, #3
 80022de:	e027      	b.n	8002330 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	9300      	str	r3, [sp, #0]
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	2200      	movs	r2, #0
 80022e8:	2180      	movs	r1, #128	@ 0x80
 80022ea:	68f8      	ldr	r0, [r7, #12]
 80022ec:	f7ff fec0 	bl	8002070 <SPI_WaitFlagStateUntilTimeout>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d007      	beq.n	8002306 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022fa:	f043 0220 	orr.w	r2, r3, #32
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002302:	2303      	movs	r3, #3
 8002304:	e014      	b.n	8002330 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	9300      	str	r3, [sp, #0]
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	2200      	movs	r2, #0
 800230e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8002312:	68f8      	ldr	r0, [r7, #12]
 8002314:	f7ff ff34 	bl	8002180 <SPI_WaitFifoStateUntilTimeout>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d007      	beq.n	800232e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002322:	f043 0220 	orr.w	r2, r3, #32
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	e000      	b.n	8002330 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800232e:	2300      	movs	r3, #0
}
 8002330:	4618      	mov	r0, r3
 8002332:	3710      	adds	r7, #16
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}

08002338 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d101      	bne.n	800234a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	e049      	b.n	80023de <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002350:	b2db      	uxtb	r3, r3
 8002352:	2b00      	cmp	r3, #0
 8002354:	d106      	bne.n	8002364 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	f7fe fada 	bl	8000918 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2202      	movs	r2, #2
 8002368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681a      	ldr	r2, [r3, #0]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	3304      	adds	r3, #4
 8002374:	4619      	mov	r1, r3
 8002376:	4610      	mov	r0, r2
 8002378:	f000 fa56 	bl	8002828 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2201      	movs	r2, #1
 8002380:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2201      	movs	r2, #1
 8002388:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2201      	movs	r2, #1
 8002390:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2201      	movs	r2, #1
 8002398:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2201      	movs	r2, #1
 80023a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2201      	movs	r2, #1
 80023a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2201      	movs	r2, #1
 80023b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2201      	movs	r2, #1
 80023b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2201      	movs	r2, #1
 80023c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2201      	movs	r2, #1
 80023c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2201      	movs	r2, #1
 80023d0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2201      	movs	r2, #1
 80023d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80023dc:	2300      	movs	r3, #0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3708      	adds	r7, #8
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
	...

080023e8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
 80023f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d109      	bne.n	800240c <HAL_TIM_PWM_Start+0x24>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	2b01      	cmp	r3, #1
 8002402:	bf14      	ite	ne
 8002404:	2301      	movne	r3, #1
 8002406:	2300      	moveq	r3, #0
 8002408:	b2db      	uxtb	r3, r3
 800240a:	e03c      	b.n	8002486 <HAL_TIM_PWM_Start+0x9e>
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	2b04      	cmp	r3, #4
 8002410:	d109      	bne.n	8002426 <HAL_TIM_PWM_Start+0x3e>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002418:	b2db      	uxtb	r3, r3
 800241a:	2b01      	cmp	r3, #1
 800241c:	bf14      	ite	ne
 800241e:	2301      	movne	r3, #1
 8002420:	2300      	moveq	r3, #0
 8002422:	b2db      	uxtb	r3, r3
 8002424:	e02f      	b.n	8002486 <HAL_TIM_PWM_Start+0x9e>
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	2b08      	cmp	r3, #8
 800242a:	d109      	bne.n	8002440 <HAL_TIM_PWM_Start+0x58>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002432:	b2db      	uxtb	r3, r3
 8002434:	2b01      	cmp	r3, #1
 8002436:	bf14      	ite	ne
 8002438:	2301      	movne	r3, #1
 800243a:	2300      	moveq	r3, #0
 800243c:	b2db      	uxtb	r3, r3
 800243e:	e022      	b.n	8002486 <HAL_TIM_PWM_Start+0x9e>
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	2b0c      	cmp	r3, #12
 8002444:	d109      	bne.n	800245a <HAL_TIM_PWM_Start+0x72>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800244c:	b2db      	uxtb	r3, r3
 800244e:	2b01      	cmp	r3, #1
 8002450:	bf14      	ite	ne
 8002452:	2301      	movne	r3, #1
 8002454:	2300      	moveq	r3, #0
 8002456:	b2db      	uxtb	r3, r3
 8002458:	e015      	b.n	8002486 <HAL_TIM_PWM_Start+0x9e>
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	2b10      	cmp	r3, #16
 800245e:	d109      	bne.n	8002474 <HAL_TIM_PWM_Start+0x8c>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002466:	b2db      	uxtb	r3, r3
 8002468:	2b01      	cmp	r3, #1
 800246a:	bf14      	ite	ne
 800246c:	2301      	movne	r3, #1
 800246e:	2300      	moveq	r3, #0
 8002470:	b2db      	uxtb	r3, r3
 8002472:	e008      	b.n	8002486 <HAL_TIM_PWM_Start+0x9e>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800247a:	b2db      	uxtb	r3, r3
 800247c:	2b01      	cmp	r3, #1
 800247e:	bf14      	ite	ne
 8002480:	2301      	movne	r3, #1
 8002482:	2300      	moveq	r3, #0
 8002484:	b2db      	uxtb	r3, r3
 8002486:	2b00      	cmp	r3, #0
 8002488:	d001      	beq.n	800248e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e0a1      	b.n	80025d2 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d104      	bne.n	800249e <HAL_TIM_PWM_Start+0xb6>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2202      	movs	r2, #2
 8002498:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800249c:	e023      	b.n	80024e6 <HAL_TIM_PWM_Start+0xfe>
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	2b04      	cmp	r3, #4
 80024a2:	d104      	bne.n	80024ae <HAL_TIM_PWM_Start+0xc6>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2202      	movs	r2, #2
 80024a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80024ac:	e01b      	b.n	80024e6 <HAL_TIM_PWM_Start+0xfe>
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	2b08      	cmp	r3, #8
 80024b2:	d104      	bne.n	80024be <HAL_TIM_PWM_Start+0xd6>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2202      	movs	r2, #2
 80024b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80024bc:	e013      	b.n	80024e6 <HAL_TIM_PWM_Start+0xfe>
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	2b0c      	cmp	r3, #12
 80024c2:	d104      	bne.n	80024ce <HAL_TIM_PWM_Start+0xe6>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2202      	movs	r2, #2
 80024c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80024cc:	e00b      	b.n	80024e6 <HAL_TIM_PWM_Start+0xfe>
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	2b10      	cmp	r3, #16
 80024d2:	d104      	bne.n	80024de <HAL_TIM_PWM_Start+0xf6>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2202      	movs	r2, #2
 80024d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80024dc:	e003      	b.n	80024e6 <HAL_TIM_PWM_Start+0xfe>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2202      	movs	r2, #2
 80024e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	2201      	movs	r2, #1
 80024ec:	6839      	ldr	r1, [r7, #0]
 80024ee:	4618      	mov	r0, r3
 80024f0:	f000 fd6e 	bl	8002fd0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a38      	ldr	r2, [pc, #224]	@ (80025dc <HAL_TIM_PWM_Start+0x1f4>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d018      	beq.n	8002530 <HAL_TIM_PWM_Start+0x148>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a37      	ldr	r2, [pc, #220]	@ (80025e0 <HAL_TIM_PWM_Start+0x1f8>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d013      	beq.n	8002530 <HAL_TIM_PWM_Start+0x148>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a35      	ldr	r2, [pc, #212]	@ (80025e4 <HAL_TIM_PWM_Start+0x1fc>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d00e      	beq.n	8002530 <HAL_TIM_PWM_Start+0x148>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a34      	ldr	r2, [pc, #208]	@ (80025e8 <HAL_TIM_PWM_Start+0x200>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d009      	beq.n	8002530 <HAL_TIM_PWM_Start+0x148>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a32      	ldr	r2, [pc, #200]	@ (80025ec <HAL_TIM_PWM_Start+0x204>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d004      	beq.n	8002530 <HAL_TIM_PWM_Start+0x148>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a31      	ldr	r2, [pc, #196]	@ (80025f0 <HAL_TIM_PWM_Start+0x208>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d101      	bne.n	8002534 <HAL_TIM_PWM_Start+0x14c>
 8002530:	2301      	movs	r3, #1
 8002532:	e000      	b.n	8002536 <HAL_TIM_PWM_Start+0x14e>
 8002534:	2300      	movs	r3, #0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d007      	beq.n	800254a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002548:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a23      	ldr	r2, [pc, #140]	@ (80025dc <HAL_TIM_PWM_Start+0x1f4>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d01d      	beq.n	8002590 <HAL_TIM_PWM_Start+0x1a8>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800255c:	d018      	beq.n	8002590 <HAL_TIM_PWM_Start+0x1a8>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a24      	ldr	r2, [pc, #144]	@ (80025f4 <HAL_TIM_PWM_Start+0x20c>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d013      	beq.n	8002590 <HAL_TIM_PWM_Start+0x1a8>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a22      	ldr	r2, [pc, #136]	@ (80025f8 <HAL_TIM_PWM_Start+0x210>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d00e      	beq.n	8002590 <HAL_TIM_PWM_Start+0x1a8>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a1a      	ldr	r2, [pc, #104]	@ (80025e0 <HAL_TIM_PWM_Start+0x1f8>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d009      	beq.n	8002590 <HAL_TIM_PWM_Start+0x1a8>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a18      	ldr	r2, [pc, #96]	@ (80025e4 <HAL_TIM_PWM_Start+0x1fc>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d004      	beq.n	8002590 <HAL_TIM_PWM_Start+0x1a8>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a19      	ldr	r2, [pc, #100]	@ (80025f0 <HAL_TIM_PWM_Start+0x208>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d115      	bne.n	80025bc <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	689a      	ldr	r2, [r3, #8]
 8002596:	4b19      	ldr	r3, [pc, #100]	@ (80025fc <HAL_TIM_PWM_Start+0x214>)
 8002598:	4013      	ands	r3, r2
 800259a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	2b06      	cmp	r3, #6
 80025a0:	d015      	beq.n	80025ce <HAL_TIM_PWM_Start+0x1e6>
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025a8:	d011      	beq.n	80025ce <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f042 0201 	orr.w	r2, r2, #1
 80025b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025ba:	e008      	b.n	80025ce <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f042 0201 	orr.w	r2, r2, #1
 80025ca:	601a      	str	r2, [r3, #0]
 80025cc:	e000      	b.n	80025d0 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025ce:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80025d0:	2300      	movs	r3, #0
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3710      	adds	r7, #16
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	40012c00 	.word	0x40012c00
 80025e0:	40013400 	.word	0x40013400
 80025e4:	40014000 	.word	0x40014000
 80025e8:	40014400 	.word	0x40014400
 80025ec:	40014800 	.word	0x40014800
 80025f0:	40015000 	.word	0x40015000
 80025f4:	40000400 	.word	0x40000400
 80025f8:	40000800 	.word	0x40000800
 80025fc:	00010007 	.word	0x00010007

08002600 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b086      	sub	sp, #24
 8002604:	af00      	add	r7, sp, #0
 8002606:	60f8      	str	r0, [r7, #12]
 8002608:	60b9      	str	r1, [r7, #8]
 800260a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800260c:	2300      	movs	r3, #0
 800260e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002616:	2b01      	cmp	r3, #1
 8002618:	d101      	bne.n	800261e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800261a:	2302      	movs	r3, #2
 800261c:	e0ff      	b.n	800281e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2201      	movs	r2, #1
 8002622:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2b14      	cmp	r3, #20
 800262a:	f200 80f0 	bhi.w	800280e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800262e:	a201      	add	r2, pc, #4	@ (adr r2, 8002634 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002634:	08002689 	.word	0x08002689
 8002638:	0800280f 	.word	0x0800280f
 800263c:	0800280f 	.word	0x0800280f
 8002640:	0800280f 	.word	0x0800280f
 8002644:	080026c9 	.word	0x080026c9
 8002648:	0800280f 	.word	0x0800280f
 800264c:	0800280f 	.word	0x0800280f
 8002650:	0800280f 	.word	0x0800280f
 8002654:	0800270b 	.word	0x0800270b
 8002658:	0800280f 	.word	0x0800280f
 800265c:	0800280f 	.word	0x0800280f
 8002660:	0800280f 	.word	0x0800280f
 8002664:	0800274b 	.word	0x0800274b
 8002668:	0800280f 	.word	0x0800280f
 800266c:	0800280f 	.word	0x0800280f
 8002670:	0800280f 	.word	0x0800280f
 8002674:	0800278d 	.word	0x0800278d
 8002678:	0800280f 	.word	0x0800280f
 800267c:	0800280f 	.word	0x0800280f
 8002680:	0800280f 	.word	0x0800280f
 8002684:	080027cd 	.word	0x080027cd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	68b9      	ldr	r1, [r7, #8]
 800268e:	4618      	mov	r0, r3
 8002690:	f000 f974 	bl	800297c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	699a      	ldr	r2, [r3, #24]
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f042 0208 	orr.w	r2, r2, #8
 80026a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	699a      	ldr	r2, [r3, #24]
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f022 0204 	bic.w	r2, r2, #4
 80026b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	6999      	ldr	r1, [r3, #24]
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	691a      	ldr	r2, [r3, #16]
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	430a      	orrs	r2, r1
 80026c4:	619a      	str	r2, [r3, #24]
      break;
 80026c6:	e0a5      	b.n	8002814 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	68b9      	ldr	r1, [r7, #8]
 80026ce:	4618      	mov	r0, r3
 80026d0:	f000 f9ee 	bl	8002ab0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	699a      	ldr	r2, [r3, #24]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80026e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	699a      	ldr	r2, [r3, #24]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80026f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	6999      	ldr	r1, [r3, #24]
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	691b      	ldr	r3, [r3, #16]
 80026fe:	021a      	lsls	r2, r3, #8
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	430a      	orrs	r2, r1
 8002706:	619a      	str	r2, [r3, #24]
      break;
 8002708:	e084      	b.n	8002814 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	68b9      	ldr	r1, [r7, #8]
 8002710:	4618      	mov	r0, r3
 8002712:	f000 fa61 	bl	8002bd8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	69da      	ldr	r2, [r3, #28]
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f042 0208 	orr.w	r2, r2, #8
 8002724:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	69da      	ldr	r2, [r3, #28]
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f022 0204 	bic.w	r2, r2, #4
 8002734:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	69d9      	ldr	r1, [r3, #28]
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	691a      	ldr	r2, [r3, #16]
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	430a      	orrs	r2, r1
 8002746:	61da      	str	r2, [r3, #28]
      break;
 8002748:	e064      	b.n	8002814 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	68b9      	ldr	r1, [r7, #8]
 8002750:	4618      	mov	r0, r3
 8002752:	f000 fad3 	bl	8002cfc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	69da      	ldr	r2, [r3, #28]
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002764:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	69da      	ldr	r2, [r3, #28]
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002774:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	69d9      	ldr	r1, [r3, #28]
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	691b      	ldr	r3, [r3, #16]
 8002780:	021a      	lsls	r2, r3, #8
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	430a      	orrs	r2, r1
 8002788:	61da      	str	r2, [r3, #28]
      break;
 800278a:	e043      	b.n	8002814 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	68b9      	ldr	r1, [r7, #8]
 8002792:	4618      	mov	r0, r3
 8002794:	f000 fb46 	bl	8002e24 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f042 0208 	orr.w	r2, r2, #8
 80027a6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f022 0204 	bic.w	r2, r2, #4
 80027b6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	691a      	ldr	r2, [r3, #16]
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	430a      	orrs	r2, r1
 80027c8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80027ca:	e023      	b.n	8002814 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	68b9      	ldr	r1, [r7, #8]
 80027d2:	4618      	mov	r0, r3
 80027d4:	f000 fb90 	bl	8002ef8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80027e6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027f6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	691b      	ldr	r3, [r3, #16]
 8002802:	021a      	lsls	r2, r3, #8
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	430a      	orrs	r2, r1
 800280a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800280c:	e002      	b.n	8002814 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	75fb      	strb	r3, [r7, #23]
      break;
 8002812:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2200      	movs	r2, #0
 8002818:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800281c:	7dfb      	ldrb	r3, [r7, #23]
}
 800281e:	4618      	mov	r0, r3
 8002820:	3718      	adds	r7, #24
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop

08002828 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002828:	b480      	push	{r7}
 800282a:	b085      	sub	sp, #20
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4a48      	ldr	r2, [pc, #288]	@ (800295c <TIM_Base_SetConfig+0x134>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d013      	beq.n	8002868 <TIM_Base_SetConfig+0x40>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002846:	d00f      	beq.n	8002868 <TIM_Base_SetConfig+0x40>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	4a45      	ldr	r2, [pc, #276]	@ (8002960 <TIM_Base_SetConfig+0x138>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d00b      	beq.n	8002868 <TIM_Base_SetConfig+0x40>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	4a44      	ldr	r2, [pc, #272]	@ (8002964 <TIM_Base_SetConfig+0x13c>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d007      	beq.n	8002868 <TIM_Base_SetConfig+0x40>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	4a43      	ldr	r2, [pc, #268]	@ (8002968 <TIM_Base_SetConfig+0x140>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d003      	beq.n	8002868 <TIM_Base_SetConfig+0x40>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	4a42      	ldr	r2, [pc, #264]	@ (800296c <TIM_Base_SetConfig+0x144>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d108      	bne.n	800287a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800286e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	68fa      	ldr	r2, [r7, #12]
 8002876:	4313      	orrs	r3, r2
 8002878:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4a37      	ldr	r2, [pc, #220]	@ (800295c <TIM_Base_SetConfig+0x134>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d01f      	beq.n	80028c2 <TIM_Base_SetConfig+0x9a>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002888:	d01b      	beq.n	80028c2 <TIM_Base_SetConfig+0x9a>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a34      	ldr	r2, [pc, #208]	@ (8002960 <TIM_Base_SetConfig+0x138>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d017      	beq.n	80028c2 <TIM_Base_SetConfig+0x9a>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4a33      	ldr	r2, [pc, #204]	@ (8002964 <TIM_Base_SetConfig+0x13c>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d013      	beq.n	80028c2 <TIM_Base_SetConfig+0x9a>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4a32      	ldr	r2, [pc, #200]	@ (8002968 <TIM_Base_SetConfig+0x140>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d00f      	beq.n	80028c2 <TIM_Base_SetConfig+0x9a>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a32      	ldr	r2, [pc, #200]	@ (8002970 <TIM_Base_SetConfig+0x148>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d00b      	beq.n	80028c2 <TIM_Base_SetConfig+0x9a>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a31      	ldr	r2, [pc, #196]	@ (8002974 <TIM_Base_SetConfig+0x14c>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d007      	beq.n	80028c2 <TIM_Base_SetConfig+0x9a>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a30      	ldr	r2, [pc, #192]	@ (8002978 <TIM_Base_SetConfig+0x150>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d003      	beq.n	80028c2 <TIM_Base_SetConfig+0x9a>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a2b      	ldr	r2, [pc, #172]	@ (800296c <TIM_Base_SetConfig+0x144>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d108      	bne.n	80028d4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80028c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	68db      	ldr	r3, [r3, #12]
 80028ce:	68fa      	ldr	r2, [r7, #12]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	695b      	ldr	r3, [r3, #20]
 80028de:	4313      	orrs	r3, r2
 80028e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	68fa      	ldr	r2, [r7, #12]
 80028e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	689a      	ldr	r2, [r3, #8]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4a18      	ldr	r2, [pc, #96]	@ (800295c <TIM_Base_SetConfig+0x134>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d013      	beq.n	8002928 <TIM_Base_SetConfig+0x100>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4a19      	ldr	r2, [pc, #100]	@ (8002968 <TIM_Base_SetConfig+0x140>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d00f      	beq.n	8002928 <TIM_Base_SetConfig+0x100>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4a19      	ldr	r2, [pc, #100]	@ (8002970 <TIM_Base_SetConfig+0x148>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d00b      	beq.n	8002928 <TIM_Base_SetConfig+0x100>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	4a18      	ldr	r2, [pc, #96]	@ (8002974 <TIM_Base_SetConfig+0x14c>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d007      	beq.n	8002928 <TIM_Base_SetConfig+0x100>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	4a17      	ldr	r2, [pc, #92]	@ (8002978 <TIM_Base_SetConfig+0x150>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d003      	beq.n	8002928 <TIM_Base_SetConfig+0x100>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	4a12      	ldr	r2, [pc, #72]	@ (800296c <TIM_Base_SetConfig+0x144>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d103      	bne.n	8002930 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	691a      	ldr	r2, [r3, #16]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2201      	movs	r2, #1
 8002934:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	691b      	ldr	r3, [r3, #16]
 800293a:	f003 0301 	and.w	r3, r3, #1
 800293e:	2b01      	cmp	r3, #1
 8002940:	d105      	bne.n	800294e <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	691b      	ldr	r3, [r3, #16]
 8002946:	f023 0201 	bic.w	r2, r3, #1
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	611a      	str	r2, [r3, #16]
  }
}
 800294e:	bf00      	nop
 8002950:	3714      	adds	r7, #20
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr
 800295a:	bf00      	nop
 800295c:	40012c00 	.word	0x40012c00
 8002960:	40000400 	.word	0x40000400
 8002964:	40000800 	.word	0x40000800
 8002968:	40013400 	.word	0x40013400
 800296c:	40015000 	.word	0x40015000
 8002970:	40014000 	.word	0x40014000
 8002974:	40014400 	.word	0x40014400
 8002978:	40014800 	.word	0x40014800

0800297c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800297c:	b480      	push	{r7}
 800297e:	b087      	sub	sp, #28
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6a1b      	ldr	r3, [r3, #32]
 800298a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6a1b      	ldr	r3, [r3, #32]
 8002990:	f023 0201 	bic.w	r2, r3, #1
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	699b      	ldr	r3, [r3, #24]
 80029a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	f023 0303 	bic.w	r3, r3, #3
 80029b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	68fa      	ldr	r2, [r7, #12]
 80029be:	4313      	orrs	r3, r2
 80029c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	f023 0302 	bic.w	r3, r3, #2
 80029c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	697a      	ldr	r2, [r7, #20]
 80029d0:	4313      	orrs	r3, r2
 80029d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	4a30      	ldr	r2, [pc, #192]	@ (8002a98 <TIM_OC1_SetConfig+0x11c>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d013      	beq.n	8002a04 <TIM_OC1_SetConfig+0x88>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	4a2f      	ldr	r2, [pc, #188]	@ (8002a9c <TIM_OC1_SetConfig+0x120>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d00f      	beq.n	8002a04 <TIM_OC1_SetConfig+0x88>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	4a2e      	ldr	r2, [pc, #184]	@ (8002aa0 <TIM_OC1_SetConfig+0x124>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d00b      	beq.n	8002a04 <TIM_OC1_SetConfig+0x88>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	4a2d      	ldr	r2, [pc, #180]	@ (8002aa4 <TIM_OC1_SetConfig+0x128>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d007      	beq.n	8002a04 <TIM_OC1_SetConfig+0x88>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	4a2c      	ldr	r2, [pc, #176]	@ (8002aa8 <TIM_OC1_SetConfig+0x12c>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d003      	beq.n	8002a04 <TIM_OC1_SetConfig+0x88>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	4a2b      	ldr	r2, [pc, #172]	@ (8002aac <TIM_OC1_SetConfig+0x130>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d10c      	bne.n	8002a1e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	f023 0308 	bic.w	r3, r3, #8
 8002a0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	68db      	ldr	r3, [r3, #12]
 8002a10:	697a      	ldr	r2, [r7, #20]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	f023 0304 	bic.w	r3, r3, #4
 8002a1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4a1d      	ldr	r2, [pc, #116]	@ (8002a98 <TIM_OC1_SetConfig+0x11c>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d013      	beq.n	8002a4e <TIM_OC1_SetConfig+0xd2>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4a1c      	ldr	r2, [pc, #112]	@ (8002a9c <TIM_OC1_SetConfig+0x120>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d00f      	beq.n	8002a4e <TIM_OC1_SetConfig+0xd2>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a1b      	ldr	r2, [pc, #108]	@ (8002aa0 <TIM_OC1_SetConfig+0x124>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d00b      	beq.n	8002a4e <TIM_OC1_SetConfig+0xd2>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4a1a      	ldr	r2, [pc, #104]	@ (8002aa4 <TIM_OC1_SetConfig+0x128>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d007      	beq.n	8002a4e <TIM_OC1_SetConfig+0xd2>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	4a19      	ldr	r2, [pc, #100]	@ (8002aa8 <TIM_OC1_SetConfig+0x12c>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d003      	beq.n	8002a4e <TIM_OC1_SetConfig+0xd2>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	4a18      	ldr	r2, [pc, #96]	@ (8002aac <TIM_OC1_SetConfig+0x130>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d111      	bne.n	8002a72 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002a5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	695b      	ldr	r3, [r3, #20]
 8002a62:	693a      	ldr	r2, [r7, #16]
 8002a64:	4313      	orrs	r3, r2
 8002a66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	699b      	ldr	r3, [r3, #24]
 8002a6c:	693a      	ldr	r2, [r7, #16]
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	693a      	ldr	r2, [r7, #16]
 8002a76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	68fa      	ldr	r2, [r7, #12]
 8002a7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	685a      	ldr	r2, [r3, #4]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	697a      	ldr	r2, [r7, #20]
 8002a8a:	621a      	str	r2, [r3, #32]
}
 8002a8c:	bf00      	nop
 8002a8e:	371c      	adds	r7, #28
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr
 8002a98:	40012c00 	.word	0x40012c00
 8002a9c:	40013400 	.word	0x40013400
 8002aa0:	40014000 	.word	0x40014000
 8002aa4:	40014400 	.word	0x40014400
 8002aa8:	40014800 	.word	0x40014800
 8002aac:	40015000 	.word	0x40015000

08002ab0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b087      	sub	sp, #28
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6a1b      	ldr	r3, [r3, #32]
 8002abe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6a1b      	ldr	r3, [r3, #32]
 8002ac4:	f023 0210 	bic.w	r2, r3, #16
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	699b      	ldr	r3, [r3, #24]
 8002ad6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ade:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002ae2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002aea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	021b      	lsls	r3, r3, #8
 8002af2:	68fa      	ldr	r2, [r7, #12]
 8002af4:	4313      	orrs	r3, r2
 8002af6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	f023 0320 	bic.w	r3, r3, #32
 8002afe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	011b      	lsls	r3, r3, #4
 8002b06:	697a      	ldr	r2, [r7, #20]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	4a2c      	ldr	r2, [pc, #176]	@ (8002bc0 <TIM_OC2_SetConfig+0x110>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d007      	beq.n	8002b24 <TIM_OC2_SetConfig+0x74>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	4a2b      	ldr	r2, [pc, #172]	@ (8002bc4 <TIM_OC2_SetConfig+0x114>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d003      	beq.n	8002b24 <TIM_OC2_SetConfig+0x74>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	4a2a      	ldr	r2, [pc, #168]	@ (8002bc8 <TIM_OC2_SetConfig+0x118>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d10d      	bne.n	8002b40 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	011b      	lsls	r3, r3, #4
 8002b32:	697a      	ldr	r2, [r7, #20]
 8002b34:	4313      	orrs	r3, r2
 8002b36:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002b3e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	4a1f      	ldr	r2, [pc, #124]	@ (8002bc0 <TIM_OC2_SetConfig+0x110>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d013      	beq.n	8002b70 <TIM_OC2_SetConfig+0xc0>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	4a1e      	ldr	r2, [pc, #120]	@ (8002bc4 <TIM_OC2_SetConfig+0x114>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d00f      	beq.n	8002b70 <TIM_OC2_SetConfig+0xc0>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	4a1e      	ldr	r2, [pc, #120]	@ (8002bcc <TIM_OC2_SetConfig+0x11c>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d00b      	beq.n	8002b70 <TIM_OC2_SetConfig+0xc0>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	4a1d      	ldr	r2, [pc, #116]	@ (8002bd0 <TIM_OC2_SetConfig+0x120>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d007      	beq.n	8002b70 <TIM_OC2_SetConfig+0xc0>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	4a1c      	ldr	r2, [pc, #112]	@ (8002bd4 <TIM_OC2_SetConfig+0x124>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d003      	beq.n	8002b70 <TIM_OC2_SetConfig+0xc0>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	4a17      	ldr	r2, [pc, #92]	@ (8002bc8 <TIM_OC2_SetConfig+0x118>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d113      	bne.n	8002b98 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002b76:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002b7e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	695b      	ldr	r3, [r3, #20]
 8002b84:	009b      	lsls	r3, r3, #2
 8002b86:	693a      	ldr	r2, [r7, #16]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	699b      	ldr	r3, [r3, #24]
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	693a      	ldr	r2, [r7, #16]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	693a      	ldr	r2, [r7, #16]
 8002b9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	68fa      	ldr	r2, [r7, #12]
 8002ba2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	685a      	ldr	r2, [r3, #4]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	697a      	ldr	r2, [r7, #20]
 8002bb0:	621a      	str	r2, [r3, #32]
}
 8002bb2:	bf00      	nop
 8002bb4:	371c      	adds	r7, #28
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr
 8002bbe:	bf00      	nop
 8002bc0:	40012c00 	.word	0x40012c00
 8002bc4:	40013400 	.word	0x40013400
 8002bc8:	40015000 	.word	0x40015000
 8002bcc:	40014000 	.word	0x40014000
 8002bd0:	40014400 	.word	0x40014400
 8002bd4:	40014800 	.word	0x40014800

08002bd8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b087      	sub	sp, #28
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
 8002be0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6a1b      	ldr	r3, [r3, #32]
 8002be6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6a1b      	ldr	r3, [r3, #32]
 8002bec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	69db      	ldr	r3, [r3, #28]
 8002bfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	f023 0303 	bic.w	r3, r3, #3
 8002c12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	68fa      	ldr	r2, [r7, #12]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002c24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	021b      	lsls	r3, r3, #8
 8002c2c:	697a      	ldr	r2, [r7, #20]
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4a2b      	ldr	r2, [pc, #172]	@ (8002ce4 <TIM_OC3_SetConfig+0x10c>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d007      	beq.n	8002c4a <TIM_OC3_SetConfig+0x72>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4a2a      	ldr	r2, [pc, #168]	@ (8002ce8 <TIM_OC3_SetConfig+0x110>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d003      	beq.n	8002c4a <TIM_OC3_SetConfig+0x72>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4a29      	ldr	r2, [pc, #164]	@ (8002cec <TIM_OC3_SetConfig+0x114>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d10d      	bne.n	8002c66 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002c50:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	68db      	ldr	r3, [r3, #12]
 8002c56:	021b      	lsls	r3, r3, #8
 8002c58:	697a      	ldr	r2, [r7, #20]
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002c64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	4a1e      	ldr	r2, [pc, #120]	@ (8002ce4 <TIM_OC3_SetConfig+0x10c>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d013      	beq.n	8002c96 <TIM_OC3_SetConfig+0xbe>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	4a1d      	ldr	r2, [pc, #116]	@ (8002ce8 <TIM_OC3_SetConfig+0x110>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d00f      	beq.n	8002c96 <TIM_OC3_SetConfig+0xbe>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4a1d      	ldr	r2, [pc, #116]	@ (8002cf0 <TIM_OC3_SetConfig+0x118>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d00b      	beq.n	8002c96 <TIM_OC3_SetConfig+0xbe>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4a1c      	ldr	r2, [pc, #112]	@ (8002cf4 <TIM_OC3_SetConfig+0x11c>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d007      	beq.n	8002c96 <TIM_OC3_SetConfig+0xbe>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	4a1b      	ldr	r2, [pc, #108]	@ (8002cf8 <TIM_OC3_SetConfig+0x120>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d003      	beq.n	8002c96 <TIM_OC3_SetConfig+0xbe>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	4a16      	ldr	r2, [pc, #88]	@ (8002cec <TIM_OC3_SetConfig+0x114>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d113      	bne.n	8002cbe <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002c9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002ca4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	695b      	ldr	r3, [r3, #20]
 8002caa:	011b      	lsls	r3, r3, #4
 8002cac:	693a      	ldr	r2, [r7, #16]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	699b      	ldr	r3, [r3, #24]
 8002cb6:	011b      	lsls	r3, r3, #4
 8002cb8:	693a      	ldr	r2, [r7, #16]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	693a      	ldr	r2, [r7, #16]
 8002cc2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	68fa      	ldr	r2, [r7, #12]
 8002cc8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	685a      	ldr	r2, [r3, #4]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	697a      	ldr	r2, [r7, #20]
 8002cd6:	621a      	str	r2, [r3, #32]
}
 8002cd8:	bf00      	nop
 8002cda:	371c      	adds	r7, #28
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr
 8002ce4:	40012c00 	.word	0x40012c00
 8002ce8:	40013400 	.word	0x40013400
 8002cec:	40015000 	.word	0x40015000
 8002cf0:	40014000 	.word	0x40014000
 8002cf4:	40014400 	.word	0x40014400
 8002cf8:	40014800 	.word	0x40014800

08002cfc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b087      	sub	sp, #28
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6a1b      	ldr	r3, [r3, #32]
 8002d0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6a1b      	ldr	r3, [r3, #32]
 8002d10:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	69db      	ldr	r3, [r3, #28]
 8002d22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002d2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	021b      	lsls	r3, r3, #8
 8002d3e:	68fa      	ldr	r2, [r7, #12]
 8002d40:	4313      	orrs	r3, r2
 8002d42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002d4a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	031b      	lsls	r3, r3, #12
 8002d52:	697a      	ldr	r2, [r7, #20]
 8002d54:	4313      	orrs	r3, r2
 8002d56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	4a2c      	ldr	r2, [pc, #176]	@ (8002e0c <TIM_OC4_SetConfig+0x110>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d007      	beq.n	8002d70 <TIM_OC4_SetConfig+0x74>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	4a2b      	ldr	r2, [pc, #172]	@ (8002e10 <TIM_OC4_SetConfig+0x114>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d003      	beq.n	8002d70 <TIM_OC4_SetConfig+0x74>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	4a2a      	ldr	r2, [pc, #168]	@ (8002e14 <TIM_OC4_SetConfig+0x118>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d10d      	bne.n	8002d8c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002d76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	031b      	lsls	r3, r3, #12
 8002d7e:	697a      	ldr	r2, [r7, #20]
 8002d80:	4313      	orrs	r3, r2
 8002d82:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002d8a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	4a1f      	ldr	r2, [pc, #124]	@ (8002e0c <TIM_OC4_SetConfig+0x110>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d013      	beq.n	8002dbc <TIM_OC4_SetConfig+0xc0>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	4a1e      	ldr	r2, [pc, #120]	@ (8002e10 <TIM_OC4_SetConfig+0x114>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d00f      	beq.n	8002dbc <TIM_OC4_SetConfig+0xc0>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	4a1e      	ldr	r2, [pc, #120]	@ (8002e18 <TIM_OC4_SetConfig+0x11c>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d00b      	beq.n	8002dbc <TIM_OC4_SetConfig+0xc0>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	4a1d      	ldr	r2, [pc, #116]	@ (8002e1c <TIM_OC4_SetConfig+0x120>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d007      	beq.n	8002dbc <TIM_OC4_SetConfig+0xc0>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	4a1c      	ldr	r2, [pc, #112]	@ (8002e20 <TIM_OC4_SetConfig+0x124>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d003      	beq.n	8002dbc <TIM_OC4_SetConfig+0xc0>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	4a17      	ldr	r2, [pc, #92]	@ (8002e14 <TIM_OC4_SetConfig+0x118>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d113      	bne.n	8002de4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002dc2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002dca:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	695b      	ldr	r3, [r3, #20]
 8002dd0:	019b      	lsls	r3, r3, #6
 8002dd2:	693a      	ldr	r2, [r7, #16]
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	699b      	ldr	r3, [r3, #24]
 8002ddc:	019b      	lsls	r3, r3, #6
 8002dde:	693a      	ldr	r2, [r7, #16]
 8002de0:	4313      	orrs	r3, r2
 8002de2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	693a      	ldr	r2, [r7, #16]
 8002de8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	68fa      	ldr	r2, [r7, #12]
 8002dee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	685a      	ldr	r2, [r3, #4]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	697a      	ldr	r2, [r7, #20]
 8002dfc:	621a      	str	r2, [r3, #32]
}
 8002dfe:	bf00      	nop
 8002e00:	371c      	adds	r7, #28
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr
 8002e0a:	bf00      	nop
 8002e0c:	40012c00 	.word	0x40012c00
 8002e10:	40013400 	.word	0x40013400
 8002e14:	40015000 	.word	0x40015000
 8002e18:	40014000 	.word	0x40014000
 8002e1c:	40014400 	.word	0x40014400
 8002e20:	40014800 	.word	0x40014800

08002e24 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b087      	sub	sp, #28
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6a1b      	ldr	r3, [r3, #32]
 8002e32:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a1b      	ldr	r3, [r3, #32]
 8002e38:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	68fa      	ldr	r2, [r7, #12]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8002e68:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	041b      	lsls	r3, r3, #16
 8002e70:	693a      	ldr	r2, [r7, #16]
 8002e72:	4313      	orrs	r3, r2
 8002e74:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	4a19      	ldr	r2, [pc, #100]	@ (8002ee0 <TIM_OC5_SetConfig+0xbc>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d013      	beq.n	8002ea6 <TIM_OC5_SetConfig+0x82>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4a18      	ldr	r2, [pc, #96]	@ (8002ee4 <TIM_OC5_SetConfig+0xc0>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d00f      	beq.n	8002ea6 <TIM_OC5_SetConfig+0x82>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	4a17      	ldr	r2, [pc, #92]	@ (8002ee8 <TIM_OC5_SetConfig+0xc4>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d00b      	beq.n	8002ea6 <TIM_OC5_SetConfig+0x82>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4a16      	ldr	r2, [pc, #88]	@ (8002eec <TIM_OC5_SetConfig+0xc8>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d007      	beq.n	8002ea6 <TIM_OC5_SetConfig+0x82>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	4a15      	ldr	r2, [pc, #84]	@ (8002ef0 <TIM_OC5_SetConfig+0xcc>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d003      	beq.n	8002ea6 <TIM_OC5_SetConfig+0x82>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	4a14      	ldr	r2, [pc, #80]	@ (8002ef4 <TIM_OC5_SetConfig+0xd0>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d109      	bne.n	8002eba <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002eac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	695b      	ldr	r3, [r3, #20]
 8002eb2:	021b      	lsls	r3, r3, #8
 8002eb4:	697a      	ldr	r2, [r7, #20]
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	697a      	ldr	r2, [r7, #20]
 8002ebe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	68fa      	ldr	r2, [r7, #12]
 8002ec4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	685a      	ldr	r2, [r3, #4]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	693a      	ldr	r2, [r7, #16]
 8002ed2:	621a      	str	r2, [r3, #32]
}
 8002ed4:	bf00      	nop
 8002ed6:	371c      	adds	r7, #28
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ede:	4770      	bx	lr
 8002ee0:	40012c00 	.word	0x40012c00
 8002ee4:	40013400 	.word	0x40013400
 8002ee8:	40014000 	.word	0x40014000
 8002eec:	40014400 	.word	0x40014400
 8002ef0:	40014800 	.word	0x40014800
 8002ef4:	40015000 	.word	0x40015000

08002ef8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b087      	sub	sp, #28
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
 8002f00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6a1b      	ldr	r3, [r3, #32]
 8002f06:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6a1b      	ldr	r3, [r3, #32]
 8002f0c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002f2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	021b      	lsls	r3, r3, #8
 8002f32:	68fa      	ldr	r2, [r7, #12]
 8002f34:	4313      	orrs	r3, r2
 8002f36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002f3e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	051b      	lsls	r3, r3, #20
 8002f46:	693a      	ldr	r2, [r7, #16]
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	4a1a      	ldr	r2, [pc, #104]	@ (8002fb8 <TIM_OC6_SetConfig+0xc0>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d013      	beq.n	8002f7c <TIM_OC6_SetConfig+0x84>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	4a19      	ldr	r2, [pc, #100]	@ (8002fbc <TIM_OC6_SetConfig+0xc4>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d00f      	beq.n	8002f7c <TIM_OC6_SetConfig+0x84>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	4a18      	ldr	r2, [pc, #96]	@ (8002fc0 <TIM_OC6_SetConfig+0xc8>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d00b      	beq.n	8002f7c <TIM_OC6_SetConfig+0x84>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	4a17      	ldr	r2, [pc, #92]	@ (8002fc4 <TIM_OC6_SetConfig+0xcc>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d007      	beq.n	8002f7c <TIM_OC6_SetConfig+0x84>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	4a16      	ldr	r2, [pc, #88]	@ (8002fc8 <TIM_OC6_SetConfig+0xd0>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d003      	beq.n	8002f7c <TIM_OC6_SetConfig+0x84>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	4a15      	ldr	r2, [pc, #84]	@ (8002fcc <TIM_OC6_SetConfig+0xd4>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d109      	bne.n	8002f90 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f82:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	695b      	ldr	r3, [r3, #20]
 8002f88:	029b      	lsls	r3, r3, #10
 8002f8a:	697a      	ldr	r2, [r7, #20]
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	697a      	ldr	r2, [r7, #20]
 8002f94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	68fa      	ldr	r2, [r7, #12]
 8002f9a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	685a      	ldr	r2, [r3, #4]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	693a      	ldr	r2, [r7, #16]
 8002fa8:	621a      	str	r2, [r3, #32]
}
 8002faa:	bf00      	nop
 8002fac:	371c      	adds	r7, #28
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr
 8002fb6:	bf00      	nop
 8002fb8:	40012c00 	.word	0x40012c00
 8002fbc:	40013400 	.word	0x40013400
 8002fc0:	40014000 	.word	0x40014000
 8002fc4:	40014400 	.word	0x40014400
 8002fc8:	40014800 	.word	0x40014800
 8002fcc:	40015000 	.word	0x40015000

08002fd0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b087      	sub	sp, #28
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	60f8      	str	r0, [r7, #12]
 8002fd8:	60b9      	str	r1, [r7, #8]
 8002fda:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	f003 031f 	and.w	r3, r3, #31
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	6a1a      	ldr	r2, [r3, #32]
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	43db      	mvns	r3, r3
 8002ff2:	401a      	ands	r2, r3
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	6a1a      	ldr	r2, [r3, #32]
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	f003 031f 	and.w	r3, r3, #31
 8003002:	6879      	ldr	r1, [r7, #4]
 8003004:	fa01 f303 	lsl.w	r3, r1, r3
 8003008:	431a      	orrs	r2, r3
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	621a      	str	r2, [r3, #32]
}
 800300e:	bf00      	nop
 8003010:	371c      	adds	r7, #28
 8003012:	46bd      	mov	sp, r7
 8003014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003018:	4770      	bx	lr
	...

0800301c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800301c:	b480      	push	{r7}
 800301e:	b085      	sub	sp, #20
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800302c:	2b01      	cmp	r3, #1
 800302e:	d101      	bne.n	8003034 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003030:	2302      	movs	r3, #2
 8003032:	e06f      	b.n	8003114 <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2201      	movs	r2, #1
 8003038:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2202      	movs	r2, #2
 8003040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	689b      	ldr	r3, [r3, #8]
 8003052:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a31      	ldr	r2, [pc, #196]	@ (8003120 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d009      	beq.n	8003072 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a30      	ldr	r2, [pc, #192]	@ (8003124 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d004      	beq.n	8003072 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a2e      	ldr	r2, [pc, #184]	@ (8003128 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d108      	bne.n	8003084 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003078:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	68fa      	ldr	r2, [r7, #12]
 8003080:	4313      	orrs	r3, r2
 8003082:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800308a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800308e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	68fa      	ldr	r2, [r7, #12]
 8003096:	4313      	orrs	r3, r2
 8003098:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	68fa      	ldr	r2, [r7, #12]
 80030a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a1e      	ldr	r2, [pc, #120]	@ (8003120 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d01d      	beq.n	80030e8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030b4:	d018      	beq.n	80030e8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a1c      	ldr	r2, [pc, #112]	@ (800312c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d013      	beq.n	80030e8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a1a      	ldr	r2, [pc, #104]	@ (8003130 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d00e      	beq.n	80030e8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a15      	ldr	r2, [pc, #84]	@ (8003124 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d009      	beq.n	80030e8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a16      	ldr	r2, [pc, #88]	@ (8003134 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d004      	beq.n	80030e8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a11      	ldr	r2, [pc, #68]	@ (8003128 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d10c      	bne.n	8003102 <HAL_TIMEx_MasterConfigSynchronization+0xe6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80030ee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	68ba      	ldr	r2, [r7, #8]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	68ba      	ldr	r2, [r7, #8]
 8003100:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2201      	movs	r2, #1
 8003106:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2200      	movs	r2, #0
 800310e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003112:	2300      	movs	r3, #0
}
 8003114:	4618      	mov	r0, r3
 8003116:	3714      	adds	r7, #20
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr
 8003120:	40012c00 	.word	0x40012c00
 8003124:	40013400 	.word	0x40013400
 8003128:	40015000 	.word	0x40015000
 800312c:	40000400 	.word	0x40000400
 8003130:	40000800 	.word	0x40000800
 8003134:	40014000 	.word	0x40014000

08003138 <DEV_SPI_WRite>:
	HAL_Delay(xms);
}


void DEV_SPI_WRite(UBYTE _dat)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b082      	sub	sp, #8
 800313c:	af00      	add	r7, sp, #0
 800313e:	4603      	mov	r3, r0
 8003140:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&_dat, 1, 500);
 8003142:	1df9      	adds	r1, r7, #7
 8003144:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003148:	2201      	movs	r2, #1
 800314a:	4803      	ldr	r0, [pc, #12]	@ (8003158 <DEV_SPI_WRite+0x20>)
 800314c:	f7fe fe1b 	bl	8001d86 <HAL_SPI_Transmit>
}
 8003150:	bf00      	nop
 8003152:	3708      	adds	r7, #8
 8003154:	46bd      	mov	sp, r7
 8003156:	bd80      	pop	{r7, pc}
 8003158:	2000008c 	.word	0x2000008c

0800315c <DEV_Module_Init>:

int DEV_Module_Init(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
    DEV_Digital_Write(DEV_DC_PIN, 1);
 8003160:	2201      	movs	r2, #1
 8003162:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003166:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800316a:	f7fd ff7b 	bl	8001064 <HAL_GPIO_WritePin>
    DEV_Digital_Write(DEV_CS_PIN, 1);
 800316e:	2201      	movs	r2, #1
 8003170:	2140      	movs	r1, #64	@ 0x40
 8003172:	4808      	ldr	r0, [pc, #32]	@ (8003194 <DEV_Module_Init+0x38>)
 8003174:	f7fd ff76 	bl	8001064 <HAL_GPIO_WritePin>
    DEV_Digital_Write(DEV_RST_PIN, 1);
 8003178:	2201      	movs	r2, #1
 800317a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800317e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003182:	f7fd ff6f 	bl	8001064 <HAL_GPIO_WritePin>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8003186:	2104      	movs	r1, #4
 8003188:	4803      	ldr	r0, [pc, #12]	@ (8003198 <DEV_Module_Init+0x3c>)
 800318a:	f7ff f92d 	bl	80023e8 <HAL_TIM_PWM_Start>
		return 0;
 800318e:	2300      	movs	r3, #0
}
 8003190:	4618      	mov	r0, r3
 8003192:	bd80      	pop	{r7, pc}
 8003194:	48000400 	.word	0x48000400
 8003198:	200000f4 	.word	0x200000f4

0800319c <Paint_NewImage>:
    width   :   The width of the picture
    Height  :   The height of the picture
    Color   :   Whether the picture is inverted
******************************************************************************/
void Paint_NewImage(UWORD Width, UWORD Height, UWORD Rotate, UWORD Color)
{
 800319c:	b590      	push	{r4, r7, lr}
 800319e:	b083      	sub	sp, #12
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	4604      	mov	r4, r0
 80031a4:	4608      	mov	r0, r1
 80031a6:	4611      	mov	r1, r2
 80031a8:	461a      	mov	r2, r3
 80031aa:	4623      	mov	r3, r4
 80031ac:	80fb      	strh	r3, [r7, #6]
 80031ae:	4603      	mov	r3, r0
 80031b0:	80bb      	strh	r3, [r7, #4]
 80031b2:	460b      	mov	r3, r1
 80031b4:	807b      	strh	r3, [r7, #2]
 80031b6:	4613      	mov	r3, r2
 80031b8:	803b      	strh	r3, [r7, #0]
    Paint.WidthMemory = Width;
 80031ba:	4a1c      	ldr	r2, [pc, #112]	@ (800322c <Paint_NewImage+0x90>)
 80031bc:	88fb      	ldrh	r3, [r7, #6]
 80031be:	8113      	strh	r3, [r2, #8]
    Paint.HeightMemory = Height;
 80031c0:	4a1a      	ldr	r2, [pc, #104]	@ (800322c <Paint_NewImage+0x90>)
 80031c2:	88bb      	ldrh	r3, [r7, #4]
 80031c4:	8153      	strh	r3, [r2, #10]
    Paint.Color = Color;    
 80031c6:	4a19      	ldr	r2, [pc, #100]	@ (800322c <Paint_NewImage+0x90>)
 80031c8:	883b      	ldrh	r3, [r7, #0]
 80031ca:	8193      	strh	r3, [r2, #12]
    Paint.WidthByte = Width;
 80031cc:	4a17      	ldr	r2, [pc, #92]	@ (800322c <Paint_NewImage+0x90>)
 80031ce:	88fb      	ldrh	r3, [r7, #6]
 80031d0:	8253      	strh	r3, [r2, #18]
    Paint.HeightByte = Height;    
 80031d2:	4a16      	ldr	r2, [pc, #88]	@ (800322c <Paint_NewImage+0x90>)
 80031d4:	88bb      	ldrh	r3, [r7, #4]
 80031d6:	8293      	strh	r3, [r2, #20]
    printf("WidthByte = %d, HeightByte = %d\r\n", Paint.WidthByte, Paint.HeightByte);
 80031d8:	4b14      	ldr	r3, [pc, #80]	@ (800322c <Paint_NewImage+0x90>)
 80031da:	8a5b      	ldrh	r3, [r3, #18]
 80031dc:	b29b      	uxth	r3, r3
 80031de:	4619      	mov	r1, r3
 80031e0:	4b12      	ldr	r3, [pc, #72]	@ (800322c <Paint_NewImage+0x90>)
 80031e2:	8a9b      	ldrh	r3, [r3, #20]
 80031e4:	b29b      	uxth	r3, r3
 80031e6:	461a      	mov	r2, r3
 80031e8:	4811      	ldr	r0, [pc, #68]	@ (8003230 <Paint_NewImage+0x94>)
 80031ea:	f000 fdf1 	bl	8003dd0 <iprintf>
   
    Paint.Rotate = Rotate;
 80031ee:	4a0f      	ldr	r2, [pc, #60]	@ (800322c <Paint_NewImage+0x90>)
 80031f0:	887b      	ldrh	r3, [r7, #2]
 80031f2:	81d3      	strh	r3, [r2, #14]
    Paint.Mirror = MIRROR_NONE;
 80031f4:	4b0d      	ldr	r3, [pc, #52]	@ (800322c <Paint_NewImage+0x90>)
 80031f6:	2200      	movs	r2, #0
 80031f8:	821a      	strh	r2, [r3, #16]
    
    if(Rotate == ROTATE_0 || Rotate == ROTATE_180) {
 80031fa:	887b      	ldrh	r3, [r7, #2]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d002      	beq.n	8003206 <Paint_NewImage+0x6a>
 8003200:	887b      	ldrh	r3, [r7, #2]
 8003202:	2bb4      	cmp	r3, #180	@ 0xb4
 8003204:	d106      	bne.n	8003214 <Paint_NewImage+0x78>
        Paint.Width = Width;
 8003206:	4a09      	ldr	r2, [pc, #36]	@ (800322c <Paint_NewImage+0x90>)
 8003208:	88fb      	ldrh	r3, [r7, #6]
 800320a:	8093      	strh	r3, [r2, #4]
        Paint.Height = Height;
 800320c:	4a07      	ldr	r2, [pc, #28]	@ (800322c <Paint_NewImage+0x90>)
 800320e:	88bb      	ldrh	r3, [r7, #4]
 8003210:	80d3      	strh	r3, [r2, #6]
 8003212:	e006      	b.n	8003222 <Paint_NewImage+0x86>
    } else {
        Paint.Width = Height;
 8003214:	4a05      	ldr	r2, [pc, #20]	@ (800322c <Paint_NewImage+0x90>)
 8003216:	88bb      	ldrh	r3, [r7, #4]
 8003218:	8093      	strh	r3, [r2, #4]
        Paint.Height = Width;
 800321a:	4a04      	ldr	r2, [pc, #16]	@ (800322c <Paint_NewImage+0x90>)
 800321c:	88fb      	ldrh	r3, [r7, #6]
 800321e:	80d3      	strh	r3, [r2, #6]
    }
}
 8003220:	bf00      	nop
 8003222:	bf00      	nop
 8003224:	370c      	adds	r7, #12
 8003226:	46bd      	mov	sp, r7
 8003228:	bd90      	pop	{r4, r7, pc}
 800322a:	bf00      	nop
 800322c:	20000144 	.word	0x20000144
 8003230:	08004ddc 	.word	0x08004ddc

08003234 <Paint_SetClearFuntion>:
function:	Select Clear Funtion
parameter:
      Clear :   Pointer to Clear funtion 
******************************************************************************/
void Paint_SetClearFuntion(void (*Clear)(UWORD))
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  CLEAR=Clear;
 800323c:	4a04      	ldr	r2, [pc, #16]	@ (8003250 <Paint_SetClearFuntion+0x1c>)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6013      	str	r3, [r2, #0]
}
 8003242:	bf00      	nop
 8003244:	370c      	adds	r7, #12
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	20000160 	.word	0x20000160

08003254 <Paint_SetDisplayFuntion>:
function:	Select DisplayF untion
parameter:
      Display :   Pointer to display funtion 
******************************************************************************/
void Paint_SetDisplayFuntion(void (*Display)(UWORD,UWORD,UWORD))
{
 8003254:	b480      	push	{r7}
 8003256:	b083      	sub	sp, #12
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  DISPLAY=Display;
 800325c:	4a04      	ldr	r2, [pc, #16]	@ (8003270 <Paint_SetDisplayFuntion+0x1c>)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6013      	str	r3, [r2, #0]
}
 8003262:	bf00      	nop
 8003264:	370c      	adds	r7, #12
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr
 800326e:	bf00      	nop
 8003270:	2000015c 	.word	0x2000015c

08003274 <Paint_SetPixel>:
    Xpoint  :   At point X
    Ypoint  :   At point Y
    Color   :   Painted colors
******************************************************************************/
void Paint_SetPixel(UWORD Xpoint, UWORD Ypoint, UWORD Color)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	4603      	mov	r3, r0
 800327c:	80fb      	strh	r3, [r7, #6]
 800327e:	460b      	mov	r3, r1
 8003280:	80bb      	strh	r3, [r7, #4]
 8003282:	4613      	mov	r3, r2
 8003284:	807b      	strh	r3, [r7, #2]
    if(Xpoint > Paint.Width || Ypoint > Paint.Height){
 8003286:	4b50      	ldr	r3, [pc, #320]	@ (80033c8 <Paint_SetPixel+0x154>)
 8003288:	889b      	ldrh	r3, [r3, #4]
 800328a:	b29b      	uxth	r3, r3
 800328c:	88fa      	ldrh	r2, [r7, #6]
 800328e:	429a      	cmp	r2, r3
 8003290:	d805      	bhi.n	800329e <Paint_SetPixel+0x2a>
 8003292:	4b4d      	ldr	r3, [pc, #308]	@ (80033c8 <Paint_SetPixel+0x154>)
 8003294:	88db      	ldrh	r3, [r3, #6]
 8003296:	b29b      	uxth	r3, r3
 8003298:	88ba      	ldrh	r2, [r7, #4]
 800329a:	429a      	cmp	r2, r3
 800329c:	d903      	bls.n	80032a6 <Paint_SetPixel+0x32>
        Debug("Exceeding display boundaries\r\n");
 800329e:	484b      	ldr	r0, [pc, #300]	@ (80033cc <Paint_SetPixel+0x158>)
 80032a0:	f000 fdfe 	bl	8003ea0 <puts>
        return;
 80032a4:	e08c      	b.n	80033c0 <Paint_SetPixel+0x14c>
    }      
    UWORD X, Y;

    switch(Paint.Rotate) {
 80032a6:	4b48      	ldr	r3, [pc, #288]	@ (80033c8 <Paint_SetPixel+0x154>)
 80032a8:	89db      	ldrh	r3, [r3, #14]
 80032aa:	b29b      	uxth	r3, r3
 80032ac:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 80032b0:	d02d      	beq.n	800330e <Paint_SetPixel+0x9a>
 80032b2:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 80032b6:	f300 8080 	bgt.w	80033ba <Paint_SetPixel+0x146>
 80032ba:	2bb4      	cmp	r3, #180	@ 0xb4
 80032bc:	d016      	beq.n	80032ec <Paint_SetPixel+0x78>
 80032be:	2bb4      	cmp	r3, #180	@ 0xb4
 80032c0:	dc7b      	bgt.n	80033ba <Paint_SetPixel+0x146>
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d002      	beq.n	80032cc <Paint_SetPixel+0x58>
 80032c6:	2b5a      	cmp	r3, #90	@ 0x5a
 80032c8:	d005      	beq.n	80032d6 <Paint_SetPixel+0x62>
        X = Ypoint;
        Y = Paint.HeightMemory - Xpoint - 1;
        break;

    default:
        return;
 80032ca:	e076      	b.n	80033ba <Paint_SetPixel+0x146>
        X = Xpoint;
 80032cc:	88fb      	ldrh	r3, [r7, #6]
 80032ce:	81fb      	strh	r3, [r7, #14]
        Y = Ypoint;  
 80032d0:	88bb      	ldrh	r3, [r7, #4]
 80032d2:	81bb      	strh	r3, [r7, #12]
        break;
 80032d4:	e026      	b.n	8003324 <Paint_SetPixel+0xb0>
        X = Paint.WidthMemory - Ypoint - 1;
 80032d6:	4b3c      	ldr	r3, [pc, #240]	@ (80033c8 <Paint_SetPixel+0x154>)
 80032d8:	891b      	ldrh	r3, [r3, #8]
 80032da:	b29a      	uxth	r2, r3
 80032dc:	88bb      	ldrh	r3, [r7, #4]
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	b29b      	uxth	r3, r3
 80032e2:	3b01      	subs	r3, #1
 80032e4:	81fb      	strh	r3, [r7, #14]
        Y = Xpoint;
 80032e6:	88fb      	ldrh	r3, [r7, #6]
 80032e8:	81bb      	strh	r3, [r7, #12]
        break;
 80032ea:	e01b      	b.n	8003324 <Paint_SetPixel+0xb0>
        X = Paint.WidthMemory - Xpoint - 1;
 80032ec:	4b36      	ldr	r3, [pc, #216]	@ (80033c8 <Paint_SetPixel+0x154>)
 80032ee:	891b      	ldrh	r3, [r3, #8]
 80032f0:	b29a      	uxth	r2, r3
 80032f2:	88fb      	ldrh	r3, [r7, #6]
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	b29b      	uxth	r3, r3
 80032f8:	3b01      	subs	r3, #1
 80032fa:	81fb      	strh	r3, [r7, #14]
        Y = Paint.HeightMemory - Ypoint - 1;
 80032fc:	4b32      	ldr	r3, [pc, #200]	@ (80033c8 <Paint_SetPixel+0x154>)
 80032fe:	895b      	ldrh	r3, [r3, #10]
 8003300:	b29a      	uxth	r2, r3
 8003302:	88bb      	ldrh	r3, [r7, #4]
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	b29b      	uxth	r3, r3
 8003308:	3b01      	subs	r3, #1
 800330a:	81bb      	strh	r3, [r7, #12]
        break;
 800330c:	e00a      	b.n	8003324 <Paint_SetPixel+0xb0>
        X = Ypoint;
 800330e:	88bb      	ldrh	r3, [r7, #4]
 8003310:	81fb      	strh	r3, [r7, #14]
        Y = Paint.HeightMemory - Xpoint - 1;
 8003312:	4b2d      	ldr	r3, [pc, #180]	@ (80033c8 <Paint_SetPixel+0x154>)
 8003314:	895b      	ldrh	r3, [r3, #10]
 8003316:	b29a      	uxth	r2, r3
 8003318:	88fb      	ldrh	r3, [r7, #6]
 800331a:	1ad3      	subs	r3, r2, r3
 800331c:	b29b      	uxth	r3, r3
 800331e:	3b01      	subs	r3, #1
 8003320:	81bb      	strh	r3, [r7, #12]
        break;
 8003322:	bf00      	nop
    }
    
    switch(Paint.Mirror) {
 8003324:	4b28      	ldr	r3, [pc, #160]	@ (80033c8 <Paint_SetPixel+0x154>)
 8003326:	8a1b      	ldrh	r3, [r3, #16]
 8003328:	b29b      	uxth	r3, r3
 800332a:	2b03      	cmp	r3, #3
 800332c:	d847      	bhi.n	80033be <Paint_SetPixel+0x14a>
 800332e:	a201      	add	r2, pc, #4	@ (adr r2, 8003334 <Paint_SetPixel+0xc0>)
 8003330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003334:	0800338b 	.word	0x0800338b
 8003338:	08003345 	.word	0x08003345
 800333c:	08003357 	.word	0x08003357
 8003340:	08003369 	.word	0x08003369
    case MIRROR_NONE:
        break;
    case MIRROR_HORIZONTAL:
        X = Paint.WidthMemory - X - 1;
 8003344:	4b20      	ldr	r3, [pc, #128]	@ (80033c8 <Paint_SetPixel+0x154>)
 8003346:	891b      	ldrh	r3, [r3, #8]
 8003348:	b29a      	uxth	r2, r3
 800334a:	89fb      	ldrh	r3, [r7, #14]
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	b29b      	uxth	r3, r3
 8003350:	3b01      	subs	r3, #1
 8003352:	81fb      	strh	r3, [r7, #14]
        break;
 8003354:	e01a      	b.n	800338c <Paint_SetPixel+0x118>
    case MIRROR_VERTICAL:
        Y = Paint.HeightMemory - Y - 1;
 8003356:	4b1c      	ldr	r3, [pc, #112]	@ (80033c8 <Paint_SetPixel+0x154>)
 8003358:	895b      	ldrh	r3, [r3, #10]
 800335a:	b29a      	uxth	r2, r3
 800335c:	89bb      	ldrh	r3, [r7, #12]
 800335e:	1ad3      	subs	r3, r2, r3
 8003360:	b29b      	uxth	r3, r3
 8003362:	3b01      	subs	r3, #1
 8003364:	81bb      	strh	r3, [r7, #12]
        break;
 8003366:	e011      	b.n	800338c <Paint_SetPixel+0x118>
    case MIRROR_ORIGIN:
        X = Paint.WidthMemory - X - 1;
 8003368:	4b17      	ldr	r3, [pc, #92]	@ (80033c8 <Paint_SetPixel+0x154>)
 800336a:	891b      	ldrh	r3, [r3, #8]
 800336c:	b29a      	uxth	r2, r3
 800336e:	89fb      	ldrh	r3, [r7, #14]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	b29b      	uxth	r3, r3
 8003374:	3b01      	subs	r3, #1
 8003376:	81fb      	strh	r3, [r7, #14]
        Y = Paint.HeightMemory - Y - 1;
 8003378:	4b13      	ldr	r3, [pc, #76]	@ (80033c8 <Paint_SetPixel+0x154>)
 800337a:	895b      	ldrh	r3, [r3, #10]
 800337c:	b29a      	uxth	r2, r3
 800337e:	89bb      	ldrh	r3, [r7, #12]
 8003380:	1ad3      	subs	r3, r2, r3
 8003382:	b29b      	uxth	r3, r3
 8003384:	3b01      	subs	r3, #1
 8003386:	81bb      	strh	r3, [r7, #12]
        break;
 8003388:	e000      	b.n	800338c <Paint_SetPixel+0x118>
        break;
 800338a:	bf00      	nop
    default:
        return;
    }

    // printf("x = %d, y = %d\r\n", X, Y);
    if(X > Paint.WidthMemory || Y > Paint.HeightMemory){
 800338c:	4b0e      	ldr	r3, [pc, #56]	@ (80033c8 <Paint_SetPixel+0x154>)
 800338e:	891b      	ldrh	r3, [r3, #8]
 8003390:	b29b      	uxth	r3, r3
 8003392:	89fa      	ldrh	r2, [r7, #14]
 8003394:	429a      	cmp	r2, r3
 8003396:	d805      	bhi.n	80033a4 <Paint_SetPixel+0x130>
 8003398:	4b0b      	ldr	r3, [pc, #44]	@ (80033c8 <Paint_SetPixel+0x154>)
 800339a:	895b      	ldrh	r3, [r3, #10]
 800339c:	b29b      	uxth	r3, r3
 800339e:	89ba      	ldrh	r2, [r7, #12]
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d903      	bls.n	80033ac <Paint_SetPixel+0x138>
        Debug("Exceeding display boundaries\r\n");
 80033a4:	4809      	ldr	r0, [pc, #36]	@ (80033cc <Paint_SetPixel+0x158>)
 80033a6:	f000 fd7b 	bl	8003ea0 <puts>
        return;
 80033aa:	e009      	b.n	80033c0 <Paint_SetPixel+0x14c>
    }
    
   // UDOUBLE Addr = X / 8 + Y * Paint.WidthByte;
		DISPLAY(X,Y, Color);
 80033ac:	4b08      	ldr	r3, [pc, #32]	@ (80033d0 <Paint_SetPixel+0x15c>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	887a      	ldrh	r2, [r7, #2]
 80033b2:	89b9      	ldrh	r1, [r7, #12]
 80033b4:	89f8      	ldrh	r0, [r7, #14]
 80033b6:	4798      	blx	r3
 80033b8:	e002      	b.n	80033c0 <Paint_SetPixel+0x14c>
        return;
 80033ba:	bf00      	nop
 80033bc:	e000      	b.n	80033c0 <Paint_SetPixel+0x14c>
        return;
 80033be:	bf00      	nop
}
 80033c0:	3710      	adds	r7, #16
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	20000144 	.word	0x20000144
 80033cc:	08004edc 	.word	0x08004edc
 80033d0:	2000015c 	.word	0x2000015c

080033d4 <Paint_Clear>:
function:	Clear the color of the picture
parameter:
    Color   :   Painted colors
******************************************************************************/
void Paint_Clear(UWORD Color)
{	
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b082      	sub	sp, #8
 80033d8:	af00      	add	r7, sp, #0
 80033da:	4603      	mov	r3, r0
 80033dc:	80fb      	strh	r3, [r7, #6]
	CLEAR(Color);
 80033de:	4b04      	ldr	r3, [pc, #16]	@ (80033f0 <Paint_Clear+0x1c>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	88fa      	ldrh	r2, [r7, #6]
 80033e4:	4610      	mov	r0, r2
 80033e6:	4798      	blx	r3
}
 80033e8:	bf00      	nop
 80033ea:	3708      	adds	r7, #8
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	20000160 	.word	0x20000160

080033f4 <Paint_DrawChar>:
    Color_Background : Select the background color of the English character
    Color_Foreground : Select the foreground color of the English character
******************************************************************************/
void Paint_DrawChar(UWORD Xpoint, UWORD Ypoint, const char Acsii_Char,
                    sFONT* Font, UWORD Color_Background, UWORD Color_Foreground)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b088      	sub	sp, #32
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	607b      	str	r3, [r7, #4]
 80033fc:	4603      	mov	r3, r0
 80033fe:	81fb      	strh	r3, [r7, #14]
 8003400:	460b      	mov	r3, r1
 8003402:	81bb      	strh	r3, [r7, #12]
 8003404:	4613      	mov	r3, r2
 8003406:	72fb      	strb	r3, [r7, #11]
    UWORD Page, Column;

    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 8003408:	4b4e      	ldr	r3, [pc, #312]	@ (8003544 <Paint_DrawChar+0x150>)
 800340a:	889b      	ldrh	r3, [r3, #4]
 800340c:	b29b      	uxth	r3, r3
 800340e:	89fa      	ldrh	r2, [r7, #14]
 8003410:	429a      	cmp	r2, r3
 8003412:	d805      	bhi.n	8003420 <Paint_DrawChar+0x2c>
 8003414:	4b4b      	ldr	r3, [pc, #300]	@ (8003544 <Paint_DrawChar+0x150>)
 8003416:	88db      	ldrh	r3, [r3, #6]
 8003418:	b29b      	uxth	r3, r3
 800341a:	89ba      	ldrh	r2, [r7, #12]
 800341c:	429a      	cmp	r2, r3
 800341e:	d903      	bls.n	8003428 <Paint_DrawChar+0x34>
        Debug("Paint_DrawChar Input exceeds the normal display range\r\n");
 8003420:	4849      	ldr	r0, [pc, #292]	@ (8003548 <Paint_DrawChar+0x154>)
 8003422:	f000 fd3d 	bl	8003ea0 <puts>
        return;
 8003426:	e089      	b.n	800353c <Paint_DrawChar+0x148>
    }

    uint32_t Char_Offset = (Acsii_Char - ' ') * Font->Height * (Font->Width / 8 + (Font->Width % 8 ? 1 : 0));
 8003428:	7afb      	ldrb	r3, [r7, #11]
 800342a:	3b20      	subs	r3, #32
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	88d2      	ldrh	r2, [r2, #6]
 8003430:	fb02 f303 	mul.w	r3, r2, r3
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	8892      	ldrh	r2, [r2, #4]
 8003438:	08d2      	lsrs	r2, r2, #3
 800343a:	b292      	uxth	r2, r2
 800343c:	4611      	mov	r1, r2
 800343e:	687a      	ldr	r2, [r7, #4]
 8003440:	8892      	ldrh	r2, [r2, #4]
 8003442:	f002 0207 	and.w	r2, r2, #7
 8003446:	b292      	uxth	r2, r2
 8003448:	2a00      	cmp	r2, #0
 800344a:	bf14      	ite	ne
 800344c:	2201      	movne	r2, #1
 800344e:	2200      	moveq	r2, #0
 8003450:	b2d2      	uxtb	r2, r2
 8003452:	440a      	add	r2, r1
 8003454:	fb02 f303 	mul.w	r3, r2, r3
 8003458:	617b      	str	r3, [r7, #20]
    const unsigned char *ptr = &Font->table[Char_Offset];
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	4413      	add	r3, r2
 8003462:	61bb      	str	r3, [r7, #24]

    for (Page = 0; Page < Font->Height; Page ++ ) {
 8003464:	2300      	movs	r3, #0
 8003466:	83fb      	strh	r3, [r7, #30]
 8003468:	e063      	b.n	8003532 <Paint_DrawChar+0x13e>
        for (Column = 0; Column < Font->Width; Column ++ ) {
 800346a:	2300      	movs	r3, #0
 800346c:	83bb      	strh	r3, [r7, #28]
 800346e:	e04e      	b.n	800350e <Paint_DrawChar+0x11a>

            //To determine whether the font background color and screen background color is consistent
            if (FONT_BACKGROUND == Color_Background) { //this process is to speed up the scan
 8003470:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003472:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003476:	4293      	cmp	r3, r2
 8003478:	d118      	bne.n	80034ac <Paint_DrawChar+0xb8>
                if (*ptr & (0x80 >> (Column % 8)))
 800347a:	69bb      	ldr	r3, [r7, #24]
 800347c:	781b      	ldrb	r3, [r3, #0]
 800347e:	4619      	mov	r1, r3
 8003480:	8bbb      	ldrh	r3, [r7, #28]
 8003482:	f003 0307 	and.w	r3, r3, #7
 8003486:	2280      	movs	r2, #128	@ 0x80
 8003488:	fa42 f303 	asr.w	r3, r2, r3
 800348c:	400b      	ands	r3, r1
 800348e:	2b00      	cmp	r3, #0
 8003490:	d031      	beq.n	80034f6 <Paint_DrawChar+0x102>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 8003492:	89fa      	ldrh	r2, [r7, #14]
 8003494:	8bbb      	ldrh	r3, [r7, #28]
 8003496:	4413      	add	r3, r2
 8003498:	b298      	uxth	r0, r3
 800349a:	89ba      	ldrh	r2, [r7, #12]
 800349c:	8bfb      	ldrh	r3, [r7, #30]
 800349e:	4413      	add	r3, r2
 80034a0:	b29b      	uxth	r3, r3
 80034a2:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80034a4:	4619      	mov	r1, r3
 80034a6:	f7ff fee5 	bl	8003274 <Paint_SetPixel>
 80034aa:	e024      	b.n	80034f6 <Paint_DrawChar+0x102>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
            } else {
                if (*ptr & (0x80 >> (Column % 8))) {
 80034ac:	69bb      	ldr	r3, [r7, #24]
 80034ae:	781b      	ldrb	r3, [r3, #0]
 80034b0:	4619      	mov	r1, r3
 80034b2:	8bbb      	ldrh	r3, [r7, #28]
 80034b4:	f003 0307 	and.w	r3, r3, #7
 80034b8:	2280      	movs	r2, #128	@ 0x80
 80034ba:	fa42 f303 	asr.w	r3, r2, r3
 80034be:	400b      	ands	r3, r1
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d00c      	beq.n	80034de <Paint_DrawChar+0xea>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 80034c4:	89fa      	ldrh	r2, [r7, #14]
 80034c6:	8bbb      	ldrh	r3, [r7, #28]
 80034c8:	4413      	add	r3, r2
 80034ca:	b298      	uxth	r0, r3
 80034cc:	89ba      	ldrh	r2, [r7, #12]
 80034ce:	8bfb      	ldrh	r3, [r7, #30]
 80034d0:	4413      	add	r3, r2
 80034d2:	b29b      	uxth	r3, r3
 80034d4:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80034d6:	4619      	mov	r1, r3
 80034d8:	f7ff fecc 	bl	8003274 <Paint_SetPixel>
 80034dc:	e00b      	b.n	80034f6 <Paint_DrawChar+0x102>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                } else {
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Background);
 80034de:	89fa      	ldrh	r2, [r7, #14]
 80034e0:	8bbb      	ldrh	r3, [r7, #28]
 80034e2:	4413      	add	r3, r2
 80034e4:	b298      	uxth	r0, r3
 80034e6:	89ba      	ldrh	r2, [r7, #12]
 80034e8:	8bfb      	ldrh	r3, [r7, #30]
 80034ea:	4413      	add	r3, r2
 80034ec:	b29b      	uxth	r3, r3
 80034ee:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80034f0:	4619      	mov	r1, r3
 80034f2:	f7ff febf 	bl	8003274 <Paint_SetPixel>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                }
            }
            //One pixel is 8 bits
            if (Column % 8 == 7)
 80034f6:	8bbb      	ldrh	r3, [r7, #28]
 80034f8:	f003 0307 	and.w	r3, r3, #7
 80034fc:	b29b      	uxth	r3, r3
 80034fe:	2b07      	cmp	r3, #7
 8003500:	d102      	bne.n	8003508 <Paint_DrawChar+0x114>
                ptr++;
 8003502:	69bb      	ldr	r3, [r7, #24]
 8003504:	3301      	adds	r3, #1
 8003506:	61bb      	str	r3, [r7, #24]
        for (Column = 0; Column < Font->Width; Column ++ ) {
 8003508:	8bbb      	ldrh	r3, [r7, #28]
 800350a:	3301      	adds	r3, #1
 800350c:	83bb      	strh	r3, [r7, #28]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	889b      	ldrh	r3, [r3, #4]
 8003512:	8bba      	ldrh	r2, [r7, #28]
 8003514:	429a      	cmp	r2, r3
 8003516:	d3ab      	bcc.n	8003470 <Paint_DrawChar+0x7c>
        }// Write a line
        if (Font->Width % 8 != 0)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	889b      	ldrh	r3, [r3, #4]
 800351c:	f003 0307 	and.w	r3, r3, #7
 8003520:	b29b      	uxth	r3, r3
 8003522:	2b00      	cmp	r3, #0
 8003524:	d002      	beq.n	800352c <Paint_DrawChar+0x138>
            ptr++;
 8003526:	69bb      	ldr	r3, [r7, #24]
 8003528:	3301      	adds	r3, #1
 800352a:	61bb      	str	r3, [r7, #24]
    for (Page = 0; Page < Font->Height; Page ++ ) {
 800352c:	8bfb      	ldrh	r3, [r7, #30]
 800352e:	3301      	adds	r3, #1
 8003530:	83fb      	strh	r3, [r7, #30]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	88db      	ldrh	r3, [r3, #6]
 8003536:	8bfa      	ldrh	r2, [r7, #30]
 8003538:	429a      	cmp	r2, r3
 800353a:	d396      	bcc.n	800346a <Paint_DrawChar+0x76>
    }// Write all
}
 800353c:	3720      	adds	r7, #32
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	20000144 	.word	0x20000144
 8003548:	08004ff8 	.word	0x08004ff8

0800354c <Paint_DrawString_EN>:
    Color_Background : Select the background color of the English character
    Color_Foreground : Select the foreground color of the English character
******************************************************************************/
void Paint_DrawString_EN(UWORD Xstart, UWORD Ystart, const char * pString,
                         sFONT* Font, UWORD Color_Background, UWORD Color_Foreground )
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b088      	sub	sp, #32
 8003550:	af02      	add	r7, sp, #8
 8003552:	60ba      	str	r2, [r7, #8]
 8003554:	607b      	str	r3, [r7, #4]
 8003556:	4603      	mov	r3, r0
 8003558:	81fb      	strh	r3, [r7, #14]
 800355a:	460b      	mov	r3, r1
 800355c:	81bb      	strh	r3, [r7, #12]
    UWORD Xpoint = Xstart;
 800355e:	89fb      	ldrh	r3, [r7, #14]
 8003560:	82fb      	strh	r3, [r7, #22]
    UWORD Ypoint = Ystart;
 8003562:	89bb      	ldrh	r3, [r7, #12]
 8003564:	82bb      	strh	r3, [r7, #20]

    if (Xstart > Paint.Width || Ystart > Paint.Height) {
 8003566:	4b23      	ldr	r3, [pc, #140]	@ (80035f4 <Paint_DrawString_EN+0xa8>)
 8003568:	889b      	ldrh	r3, [r3, #4]
 800356a:	b29b      	uxth	r3, r3
 800356c:	89fa      	ldrh	r2, [r7, #14]
 800356e:	429a      	cmp	r2, r3
 8003570:	d805      	bhi.n	800357e <Paint_DrawString_EN+0x32>
 8003572:	4b20      	ldr	r3, [pc, #128]	@ (80035f4 <Paint_DrawString_EN+0xa8>)
 8003574:	88db      	ldrh	r3, [r3, #6]
 8003576:	b29b      	uxth	r3, r3
 8003578:	89ba      	ldrh	r2, [r7, #12]
 800357a:	429a      	cmp	r2, r3
 800357c:	d933      	bls.n	80035e6 <Paint_DrawString_EN+0x9a>
        Debug("Paint_DrawString_EN Input exceeds the normal display range\r\n");
 800357e:	481e      	ldr	r0, [pc, #120]	@ (80035f8 <Paint_DrawString_EN+0xac>)
 8003580:	f000 fc8e 	bl	8003ea0 <puts>
        return;
 8003584:	e033      	b.n	80035ee <Paint_DrawString_EN+0xa2>
    }

    while (* pString != '\0') {
        //if X direction filled , reposition to(Xstart,Ypoint),Ypoint is Y direction plus the Height of the character
        if ((Xpoint + Font->Width ) > Paint.Width ) {
 8003586:	8afb      	ldrh	r3, [r7, #22]
 8003588:	687a      	ldr	r2, [r7, #4]
 800358a:	8892      	ldrh	r2, [r2, #4]
 800358c:	4413      	add	r3, r2
 800358e:	4a19      	ldr	r2, [pc, #100]	@ (80035f4 <Paint_DrawString_EN+0xa8>)
 8003590:	8892      	ldrh	r2, [r2, #4]
 8003592:	b292      	uxth	r2, r2
 8003594:	4293      	cmp	r3, r2
 8003596:	dd06      	ble.n	80035a6 <Paint_DrawString_EN+0x5a>
            Xpoint = Xstart;
 8003598:	89fb      	ldrh	r3, [r7, #14]
 800359a:	82fb      	strh	r3, [r7, #22]
            Ypoint += Font->Height;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	88da      	ldrh	r2, [r3, #6]
 80035a0:	8abb      	ldrh	r3, [r7, #20]
 80035a2:	4413      	add	r3, r2
 80035a4:	82bb      	strh	r3, [r7, #20]
        }

        // If the Y direction is full, reposition to(Xstart, Ystart)
        if ((Ypoint  + Font->Height ) > Paint.Height ) {
 80035a6:	8abb      	ldrh	r3, [r7, #20]
 80035a8:	687a      	ldr	r2, [r7, #4]
 80035aa:	88d2      	ldrh	r2, [r2, #6]
 80035ac:	4413      	add	r3, r2
 80035ae:	4a11      	ldr	r2, [pc, #68]	@ (80035f4 <Paint_DrawString_EN+0xa8>)
 80035b0:	88d2      	ldrh	r2, [r2, #6]
 80035b2:	b292      	uxth	r2, r2
 80035b4:	4293      	cmp	r3, r2
 80035b6:	dd03      	ble.n	80035c0 <Paint_DrawString_EN+0x74>
            Xpoint = Xstart;
 80035b8:	89fb      	ldrh	r3, [r7, #14]
 80035ba:	82fb      	strh	r3, [r7, #22]
            Ypoint = Ystart;
 80035bc:	89bb      	ldrh	r3, [r7, #12]
 80035be:	82bb      	strh	r3, [r7, #20]
        }
        Paint_DrawChar(Xpoint, Ypoint, * pString, Font, Color_Background, Color_Foreground);
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	781a      	ldrb	r2, [r3, #0]
 80035c4:	8ab9      	ldrh	r1, [r7, #20]
 80035c6:	8af8      	ldrh	r0, [r7, #22]
 80035c8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80035ca:	9301      	str	r3, [sp, #4]
 80035cc:	8c3b      	ldrh	r3, [r7, #32]
 80035ce:	9300      	str	r3, [sp, #0]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	f7ff ff0f 	bl	80033f4 <Paint_DrawChar>

        //The next character of the address
        pString ++;
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	3301      	adds	r3, #1
 80035da:	60bb      	str	r3, [r7, #8]

        //The next word of the abscissa increases the font of the broadband
        Xpoint += Font->Width;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	889a      	ldrh	r2, [r3, #4]
 80035e0:	8afb      	ldrh	r3, [r7, #22]
 80035e2:	4413      	add	r3, r2
 80035e4:	82fb      	strh	r3, [r7, #22]
    while (* pString != '\0') {
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d1cb      	bne.n	8003586 <Paint_DrawString_EN+0x3a>
    }
}
 80035ee:	3718      	adds	r7, #24
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	20000144 	.word	0x20000144
 80035f8:	08005038 	.word	0x08005038

080035fc <LCD_2IN4_Reset>:
/*******************************************************************************
function:
	Hardware reset
*******************************************************************************/
static void LCD_2IN4_Reset(void)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	af00      	add	r7, sp, #0
	LCD_2IN4_RST_1;
 8003600:	2201      	movs	r2, #1
 8003602:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003606:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800360a:	f7fd fd2b 	bl	8001064 <HAL_GPIO_WritePin>
	DEV_Delay_ms(100);
 800360e:	2064      	movs	r0, #100	@ 0x64
 8003610:	f7fd fa74 	bl	8000afc <HAL_Delay>
	LCD_2IN4_RST_0;
 8003614:	2200      	movs	r2, #0
 8003616:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800361a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800361e:	f7fd fd21 	bl	8001064 <HAL_GPIO_WritePin>
	DEV_Delay_ms(100);
 8003622:	2064      	movs	r0, #100	@ 0x64
 8003624:	f7fd fa6a 	bl	8000afc <HAL_Delay>
	LCD_2IN4_RST_1;
 8003628:	2201      	movs	r2, #1
 800362a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800362e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003632:	f7fd fd17 	bl	8001064 <HAL_GPIO_WritePin>
	DEV_Delay_ms(100);
 8003636:	2064      	movs	r0, #100	@ 0x64
 8003638:	f7fd fa60 	bl	8000afc <HAL_Delay>
}
 800363c:	bf00      	nop
 800363e:	bd80      	pop	{r7, pc}

08003640 <LCD_2IN4_Write_Command>:
/*******************************************************************************
function:
		Write data and commands
*******************************************************************************/
static void LCD_2IN4_Write_Command(UBYTE data)	 
{	
 8003640:	b580      	push	{r7, lr}
 8003642:	b082      	sub	sp, #8
 8003644:	af00      	add	r7, sp, #0
 8003646:	4603      	mov	r3, r0
 8003648:	71fb      	strb	r3, [r7, #7]
	LCD_2IN4_CS_0;
 800364a:	2200      	movs	r2, #0
 800364c:	2140      	movs	r1, #64	@ 0x40
 800364e:	4809      	ldr	r0, [pc, #36]	@ (8003674 <LCD_2IN4_Write_Command+0x34>)
 8003650:	f7fd fd08 	bl	8001064 <HAL_GPIO_WritePin>
	LCD_2IN4_DC_0;
 8003654:	2200      	movs	r2, #0
 8003656:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800365a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800365e:	f7fd fd01 	bl	8001064 <HAL_GPIO_WritePin>
	DEV_SPI_WRITE(data);
 8003662:	79fb      	ldrb	r3, [r7, #7]
 8003664:	4618      	mov	r0, r3
 8003666:	f7ff fd67 	bl	8003138 <DEV_SPI_WRite>
}
 800366a:	bf00      	nop
 800366c:	3708      	adds	r7, #8
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	48000400 	.word	0x48000400

08003678 <LCD_2IN4_WriteData_Byte>:

static void LCD_2IN4_WriteData_Byte(UBYTE data) 
{	
 8003678:	b580      	push	{r7, lr}
 800367a:	b082      	sub	sp, #8
 800367c:	af00      	add	r7, sp, #0
 800367e:	4603      	mov	r3, r0
 8003680:	71fb      	strb	r3, [r7, #7]
	LCD_2IN4_CS_0;
 8003682:	2200      	movs	r2, #0
 8003684:	2140      	movs	r1, #64	@ 0x40
 8003686:	480b      	ldr	r0, [pc, #44]	@ (80036b4 <LCD_2IN4_WriteData_Byte+0x3c>)
 8003688:	f7fd fcec 	bl	8001064 <HAL_GPIO_WritePin>
	LCD_2IN4_DC_1;
 800368c:	2201      	movs	r2, #1
 800368e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003692:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003696:	f7fd fce5 	bl	8001064 <HAL_GPIO_WritePin>
	DEV_SPI_WRITE(data);  
 800369a:	79fb      	ldrb	r3, [r7, #7]
 800369c:	4618      	mov	r0, r3
 800369e:	f7ff fd4b 	bl	8003138 <DEV_SPI_WRite>
	LCD_2IN4_CS_1;
 80036a2:	2201      	movs	r2, #1
 80036a4:	2140      	movs	r1, #64	@ 0x40
 80036a6:	4803      	ldr	r0, [pc, #12]	@ (80036b4 <LCD_2IN4_WriteData_Byte+0x3c>)
 80036a8:	f7fd fcdc 	bl	8001064 <HAL_GPIO_WritePin>
}  
 80036ac:	bf00      	nop
 80036ae:	3708      	adds	r7, #8
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	48000400 	.word	0x48000400

080036b8 <LCD_2IN4_WriteData_Word>:

void LCD_2IN4_WriteData_Word(UWORD data)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
 80036be:	4603      	mov	r3, r0
 80036c0:	80fb      	strh	r3, [r7, #6]
	LCD_2IN4_CS_0;
 80036c2:	2200      	movs	r2, #0
 80036c4:	2140      	movs	r1, #64	@ 0x40
 80036c6:	480f      	ldr	r0, [pc, #60]	@ (8003704 <LCD_2IN4_WriteData_Word+0x4c>)
 80036c8:	f7fd fccc 	bl	8001064 <HAL_GPIO_WritePin>
	LCD_2IN4_DC_1;
 80036cc:	2201      	movs	r2, #1
 80036ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80036d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036d6:	f7fd fcc5 	bl	8001064 <HAL_GPIO_WritePin>
	DEV_SPI_WRITE((data>>8) & 0xff);
 80036da:	88fb      	ldrh	r3, [r7, #6]
 80036dc:	0a1b      	lsrs	r3, r3, #8
 80036de:	b29b      	uxth	r3, r3
 80036e0:	b2db      	uxtb	r3, r3
 80036e2:	4618      	mov	r0, r3
 80036e4:	f7ff fd28 	bl	8003138 <DEV_SPI_WRite>
	DEV_SPI_WRITE(data);
 80036e8:	88fb      	ldrh	r3, [r7, #6]
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	4618      	mov	r0, r3
 80036ee:	f7ff fd23 	bl	8003138 <DEV_SPI_WRite>
	LCD_2IN4_CS_1;
 80036f2:	2201      	movs	r2, #1
 80036f4:	2140      	movs	r1, #64	@ 0x40
 80036f6:	4803      	ldr	r0, [pc, #12]	@ (8003704 <LCD_2IN4_WriteData_Word+0x4c>)
 80036f8:	f7fd fcb4 	bl	8001064 <HAL_GPIO_WritePin>
}	 
 80036fc:	bf00      	nop
 80036fe:	3708      	adds	r7, #8
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}
 8003704:	48000400 	.word	0x48000400

08003708 <LCD_2IN4_Init>:
/******************************************************************************
function:	
		Common register initialization
******************************************************************************/
void LCD_2IN4_Init(void)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	af00      	add	r7, sp, #0
	LCD_2IN4_Reset();
 800370c:	f7ff ff76 	bl	80035fc <LCD_2IN4_Reset>

	LCD_2IN4_SetBackLight(500);//
 8003710:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003714:	f000 f9dc 	bl	8003ad0 <LCD_2IN4_SetBackLight>
  HAL_Delay(100);
 8003718:	2064      	movs	r0, #100	@ 0x64
 800371a:	f7fd f9ef 	bl	8000afc <HAL_Delay>
	
	//************* Start Initial Sequence **********//
	LCD_2IN4_Write_Command(0x11); //Sleep out 
 800371e:	2011      	movs	r0, #17
 8003720:	f7ff ff8e 	bl	8003640 <LCD_2IN4_Write_Command>
	HAL_Delay(120);              //Delay 120ms 
 8003724:	2078      	movs	r0, #120	@ 0x78
 8003726:	f7fd f9e9 	bl	8000afc <HAL_Delay>
	//************* Start Initial Sequence **********// 
	LCD_2IN4_Write_Command(0xCF);
 800372a:	20cf      	movs	r0, #207	@ 0xcf
 800372c:	f7ff ff88 	bl	8003640 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x00);
 8003730:	2000      	movs	r0, #0
 8003732:	f7ff ffa1 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0xC1);
 8003736:	20c1      	movs	r0, #193	@ 0xc1
 8003738:	f7ff ff9e 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0X30);
 800373c:	2030      	movs	r0, #48	@ 0x30
 800373e:	f7ff ff9b 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0xED);
 8003742:	20ed      	movs	r0, #237	@ 0xed
 8003744:	f7ff ff7c 	bl	8003640 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x64);
 8003748:	2064      	movs	r0, #100	@ 0x64
 800374a:	f7ff ff95 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x03);
 800374e:	2003      	movs	r0, #3
 8003750:	f7ff ff92 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0X12);
 8003754:	2012      	movs	r0, #18
 8003756:	f7ff ff8f 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0X81);
 800375a:	2081      	movs	r0, #129	@ 0x81
 800375c:	f7ff ff8c 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0xE8);
 8003760:	20e8      	movs	r0, #232	@ 0xe8
 8003762:	f7ff ff6d 	bl	8003640 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x85);
 8003766:	2085      	movs	r0, #133	@ 0x85
 8003768:	f7ff ff86 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x00);
 800376c:	2000      	movs	r0, #0
 800376e:	f7ff ff83 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x79);
 8003772:	2079      	movs	r0, #121	@ 0x79
 8003774:	f7ff ff80 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0xCB);
 8003778:	20cb      	movs	r0, #203	@ 0xcb
 800377a:	f7ff ff61 	bl	8003640 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x39);
 800377e:	2039      	movs	r0, #57	@ 0x39
 8003780:	f7ff ff7a 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x2C);
 8003784:	202c      	movs	r0, #44	@ 0x2c
 8003786:	f7ff ff77 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x00);
 800378a:	2000      	movs	r0, #0
 800378c:	f7ff ff74 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x34);
 8003790:	2034      	movs	r0, #52	@ 0x34
 8003792:	f7ff ff71 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x02);
 8003796:	2002      	movs	r0, #2
 8003798:	f7ff ff6e 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0xF7);
 800379c:	20f7      	movs	r0, #247	@ 0xf7
 800379e:	f7ff ff4f 	bl	8003640 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x20);
 80037a2:	2020      	movs	r0, #32
 80037a4:	f7ff ff68 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0xEA);
 80037a8:	20ea      	movs	r0, #234	@ 0xea
 80037aa:	f7ff ff49 	bl	8003640 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x00);
 80037ae:	2000      	movs	r0, #0
 80037b0:	f7ff ff62 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x00);
 80037b4:	2000      	movs	r0, #0
 80037b6:	f7ff ff5f 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0xC0); //Power control
 80037ba:	20c0      	movs	r0, #192	@ 0xc0
 80037bc:	f7ff ff40 	bl	8003640 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x1D); //VRH[5:0]
 80037c0:	201d      	movs	r0, #29
 80037c2:	f7ff ff59 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0xC1); //Power control
 80037c6:	20c1      	movs	r0, #193	@ 0xc1
 80037c8:	f7ff ff3a 	bl	8003640 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x12); //SAP[2:0];BT[3:0]
 80037cc:	2012      	movs	r0, #18
 80037ce:	f7ff ff53 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0xC5); //VCM control
 80037d2:	20c5      	movs	r0, #197	@ 0xc5
 80037d4:	f7ff ff34 	bl	8003640 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x33);
 80037d8:	2033      	movs	r0, #51	@ 0x33
 80037da:	f7ff ff4d 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x3F);
 80037de:	203f      	movs	r0, #63	@ 0x3f
 80037e0:	f7ff ff4a 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0xC7); //VCM control
 80037e4:	20c7      	movs	r0, #199	@ 0xc7
 80037e6:	f7ff ff2b 	bl	8003640 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x92);
 80037ea:	2092      	movs	r0, #146	@ 0x92
 80037ec:	f7ff ff44 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0x3A); // Memory Access Control
 80037f0:	203a      	movs	r0, #58	@ 0x3a
 80037f2:	f7ff ff25 	bl	8003640 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x55);
 80037f6:	2055      	movs	r0, #85	@ 0x55
 80037f8:	f7ff ff3e 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0x36); // Memory Access Control
 80037fc:	2036      	movs	r0, #54	@ 0x36
 80037fe:	f7ff ff1f 	bl	8003640 <LCD_2IN4_Write_Command>
  LCD_2IN4_WriteData_Byte(0x08);
 8003802:	2008      	movs	r0, #8
 8003804:	f7ff ff38 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0xB1);
 8003808:	20b1      	movs	r0, #177	@ 0xb1
 800380a:	f7ff ff19 	bl	8003640 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x00);
 800380e:	2000      	movs	r0, #0
 8003810:	f7ff ff32 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x12);
 8003814:	2012      	movs	r0, #18
 8003816:	f7ff ff2f 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0xB6); // Display Function Control
 800381a:	20b6      	movs	r0, #182	@ 0xb6
 800381c:	f7ff ff10 	bl	8003640 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x0A);
 8003820:	200a      	movs	r0, #10
 8003822:	f7ff ff29 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0xA2);
 8003826:	20a2      	movs	r0, #162	@ 0xa2
 8003828:	f7ff ff26 	bl	8003678 <LCD_2IN4_WriteData_Byte>

	LCD_2IN4_Write_Command(0x44);
 800382c:	2044      	movs	r0, #68	@ 0x44
 800382e:	f7ff ff07 	bl	8003640 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x02);
 8003832:	2002      	movs	r0, #2
 8003834:	f7ff ff20 	bl	8003678 <LCD_2IN4_WriteData_Byte>

	LCD_2IN4_Write_Command(0xF2); // 3Gamma Function Disable
 8003838:	20f2      	movs	r0, #242	@ 0xf2
 800383a:	f7ff ff01 	bl	8003640 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x00);
 800383e:	2000      	movs	r0, #0
 8003840:	f7ff ff1a 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0x26); //Gamma curve selected
 8003844:	2026      	movs	r0, #38	@ 0x26
 8003846:	f7ff fefb 	bl	8003640 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x01);
 800384a:	2001      	movs	r0, #1
 800384c:	f7ff ff14 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0xE0); //Set Gamma
 8003850:	20e0      	movs	r0, #224	@ 0xe0
 8003852:	f7ff fef5 	bl	8003640 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x0F);
 8003856:	200f      	movs	r0, #15
 8003858:	f7ff ff0e 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x22);
 800385c:	2022      	movs	r0, #34	@ 0x22
 800385e:	f7ff ff0b 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x1C);
 8003862:	201c      	movs	r0, #28
 8003864:	f7ff ff08 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x1B);
 8003868:	201b      	movs	r0, #27
 800386a:	f7ff ff05 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x08);
 800386e:	2008      	movs	r0, #8
 8003870:	f7ff ff02 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x0F);
 8003874:	200f      	movs	r0, #15
 8003876:	f7ff feff 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x48);
 800387a:	2048      	movs	r0, #72	@ 0x48
 800387c:	f7ff fefc 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0xB8);
 8003880:	20b8      	movs	r0, #184	@ 0xb8
 8003882:	f7ff fef9 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x34);
 8003886:	2034      	movs	r0, #52	@ 0x34
 8003888:	f7ff fef6 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x05);
 800388c:	2005      	movs	r0, #5
 800388e:	f7ff fef3 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x0C);
 8003892:	200c      	movs	r0, #12
 8003894:	f7ff fef0 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x09);
 8003898:	2009      	movs	r0, #9
 800389a:	f7ff feed 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x0F);
 800389e:	200f      	movs	r0, #15
 80038a0:	f7ff feea 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x07);
 80038a4:	2007      	movs	r0, #7
 80038a6:	f7ff fee7 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x00);
 80038aa:	2000      	movs	r0, #0
 80038ac:	f7ff fee4 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0XE1); //Set Gamma
 80038b0:	20e1      	movs	r0, #225	@ 0xe1
 80038b2:	f7ff fec5 	bl	8003640 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x00);
 80038b6:	2000      	movs	r0, #0
 80038b8:	f7ff fede 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x23);
 80038bc:	2023      	movs	r0, #35	@ 0x23
 80038be:	f7ff fedb 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x24);
 80038c2:	2024      	movs	r0, #36	@ 0x24
 80038c4:	f7ff fed8 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x07);
 80038c8:	2007      	movs	r0, #7
 80038ca:	f7ff fed5 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x10);
 80038ce:	2010      	movs	r0, #16
 80038d0:	f7ff fed2 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x07);
 80038d4:	2007      	movs	r0, #7
 80038d6:	f7ff fecf 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x38);
 80038da:	2038      	movs	r0, #56	@ 0x38
 80038dc:	f7ff fecc 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x47);
 80038e0:	2047      	movs	r0, #71	@ 0x47
 80038e2:	f7ff fec9 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x4B);
 80038e6:	204b      	movs	r0, #75	@ 0x4b
 80038e8:	f7ff fec6 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x0A);
 80038ec:	200a      	movs	r0, #10
 80038ee:	f7ff fec3 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x13);
 80038f2:	2013      	movs	r0, #19
 80038f4:	f7ff fec0 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x06);
 80038f8:	2006      	movs	r0, #6
 80038fa:	f7ff febd 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x30);
 80038fe:	2030      	movs	r0, #48	@ 0x30
 8003900:	f7ff feba 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x38);
 8003904:	2038      	movs	r0, #56	@ 0x38
 8003906:	f7ff feb7 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x0F);
 800390a:	200f      	movs	r0, #15
 800390c:	f7ff feb4 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0x29); //Display on
 8003910:	2029      	movs	r0, #41	@ 0x29
 8003912:	f7ff fe95 	bl	8003640 <LCD_2IN4_Write_Command>
}
 8003916:	bf00      	nop
 8003918:	bd80      	pop	{r7, pc}

0800391a <LCD_2IN4_SetWindow>:
	  Ystart:	Start UWORD y coordinate
	  Xend  :	End UWORD coordinates
	  Yend  :	End UWORD coordinatesen
******************************************************************************/
void LCD_2IN4_SetWindow(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD  Yend)
{ 
 800391a:	b590      	push	{r4, r7, lr}
 800391c:	b083      	sub	sp, #12
 800391e:	af00      	add	r7, sp, #0
 8003920:	4604      	mov	r4, r0
 8003922:	4608      	mov	r0, r1
 8003924:	4611      	mov	r1, r2
 8003926:	461a      	mov	r2, r3
 8003928:	4623      	mov	r3, r4
 800392a:	80fb      	strh	r3, [r7, #6]
 800392c:	4603      	mov	r3, r0
 800392e:	80bb      	strh	r3, [r7, #4]
 8003930:	460b      	mov	r3, r1
 8003932:	807b      	strh	r3, [r7, #2]
 8003934:	4613      	mov	r3, r2
 8003936:	803b      	strh	r3, [r7, #0]
	LCD_2IN4_Write_Command(0x2a);
 8003938:	202a      	movs	r0, #42	@ 0x2a
 800393a:	f7ff fe81 	bl	8003640 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(Xstart >>8);
 800393e:	88fb      	ldrh	r3, [r7, #6]
 8003940:	0a1b      	lsrs	r3, r3, #8
 8003942:	b29b      	uxth	r3, r3
 8003944:	b2db      	uxtb	r3, r3
 8003946:	4618      	mov	r0, r3
 8003948:	f7ff fe96 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(Xstart & 0xff);
 800394c:	88fb      	ldrh	r3, [r7, #6]
 800394e:	b2db      	uxtb	r3, r3
 8003950:	4618      	mov	r0, r3
 8003952:	f7ff fe91 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte((Xend - 1) >> 8);
 8003956:	887b      	ldrh	r3, [r7, #2]
 8003958:	3b01      	subs	r3, #1
 800395a:	121b      	asrs	r3, r3, #8
 800395c:	b2db      	uxtb	r3, r3
 800395e:	4618      	mov	r0, r3
 8003960:	f7ff fe8a 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte((Xend - 1) & 0xff);
 8003964:	887b      	ldrh	r3, [r7, #2]
 8003966:	b2db      	uxtb	r3, r3
 8003968:	3b01      	subs	r3, #1
 800396a:	b2db      	uxtb	r3, r3
 800396c:	4618      	mov	r0, r3
 800396e:	f7ff fe83 	bl	8003678 <LCD_2IN4_WriteData_Byte>

	LCD_2IN4_Write_Command(0x2b);
 8003972:	202b      	movs	r0, #43	@ 0x2b
 8003974:	f7ff fe64 	bl	8003640 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(Ystart >>8);
 8003978:	88bb      	ldrh	r3, [r7, #4]
 800397a:	0a1b      	lsrs	r3, r3, #8
 800397c:	b29b      	uxth	r3, r3
 800397e:	b2db      	uxtb	r3, r3
 8003980:	4618      	mov	r0, r3
 8003982:	f7ff fe79 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(Ystart & 0xff);
 8003986:	88bb      	ldrh	r3, [r7, #4]
 8003988:	b2db      	uxtb	r3, r3
 800398a:	4618      	mov	r0, r3
 800398c:	f7ff fe74 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte((Yend - 1) >> 8);
 8003990:	883b      	ldrh	r3, [r7, #0]
 8003992:	3b01      	subs	r3, #1
 8003994:	121b      	asrs	r3, r3, #8
 8003996:	b2db      	uxtb	r3, r3
 8003998:	4618      	mov	r0, r3
 800399a:	f7ff fe6d 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte((Yend - 1) & 0xff);
 800399e:	883b      	ldrh	r3, [r7, #0]
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	3b01      	subs	r3, #1
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	4618      	mov	r0, r3
 80039a8:	f7ff fe66 	bl	8003678 <LCD_2IN4_WriteData_Byte>

	LCD_2IN4_Write_Command(0x2C);
 80039ac:	202c      	movs	r0, #44	@ 0x2c
 80039ae:	f7ff fe47 	bl	8003640 <LCD_2IN4_Write_Command>
}
 80039b2:	bf00      	nop
 80039b4:	370c      	adds	r7, #12
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd90      	pop	{r4, r7, pc}

080039ba <LCD_2IN4_SetCursor>:
	  Xstart: 	Start UWORD x coordinate
	  Ystart:	Start UWORD y coordinate

******************************************************************************/
void LCD_2IN4_SetCursor(UWORD X, UWORD Y)
{ 
 80039ba:	b580      	push	{r7, lr}
 80039bc:	b082      	sub	sp, #8
 80039be:	af00      	add	r7, sp, #0
 80039c0:	4603      	mov	r3, r0
 80039c2:	460a      	mov	r2, r1
 80039c4:	80fb      	strh	r3, [r7, #6]
 80039c6:	4613      	mov	r3, r2
 80039c8:	80bb      	strh	r3, [r7, #4]
	LCD_2IN4_Write_Command(0x2a);
 80039ca:	202a      	movs	r0, #42	@ 0x2a
 80039cc:	f7ff fe38 	bl	8003640 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(X >> 8);
 80039d0:	88fb      	ldrh	r3, [r7, #6]
 80039d2:	0a1b      	lsrs	r3, r3, #8
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	4618      	mov	r0, r3
 80039da:	f7ff fe4d 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(X);
 80039de:	88fb      	ldrh	r3, [r7, #6]
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	4618      	mov	r0, r3
 80039e4:	f7ff fe48 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(X >> 8);
 80039e8:	88fb      	ldrh	r3, [r7, #6]
 80039ea:	0a1b      	lsrs	r3, r3, #8
 80039ec:	b29b      	uxth	r3, r3
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	4618      	mov	r0, r3
 80039f2:	f7ff fe41 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(X);
 80039f6:	88fb      	ldrh	r3, [r7, #6]
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	4618      	mov	r0, r3
 80039fc:	f7ff fe3c 	bl	8003678 <LCD_2IN4_WriteData_Byte>

	LCD_2IN4_Write_Command(0x2b);
 8003a00:	202b      	movs	r0, #43	@ 0x2b
 8003a02:	f7ff fe1d 	bl	8003640 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(Y >> 8);
 8003a06:	88bb      	ldrh	r3, [r7, #4]
 8003a08:	0a1b      	lsrs	r3, r3, #8
 8003a0a:	b29b      	uxth	r3, r3
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f7ff fe32 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(Y);
 8003a14:	88bb      	ldrh	r3, [r7, #4]
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f7ff fe2d 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(Y >> 8);
 8003a1e:	88bb      	ldrh	r3, [r7, #4]
 8003a20:	0a1b      	lsrs	r3, r3, #8
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	4618      	mov	r0, r3
 8003a28:	f7ff fe26 	bl	8003678 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(Y);
 8003a2c:	88bb      	ldrh	r3, [r7, #4]
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7ff fe21 	bl	8003678 <LCD_2IN4_WriteData_Byte>

	LCD_2IN4_Write_Command(0x2C);
 8003a36:	202c      	movs	r0, #44	@ 0x2c
 8003a38:	f7ff fe02 	bl	8003640 <LCD_2IN4_Write_Command>
}
 8003a3c:	bf00      	nop
 8003a3e:	3708      	adds	r7, #8
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <LCD_2IN4_Clear>:
function:	Clear screen function, refresh the screen to a certain color
parameter	:
	  Color :		The color you want to clear all the screen
******************************************************************************/
void LCD_2IN4_Clear(UWORD Color)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	80fb      	strh	r3, [r7, #6]
    UWORD i,j;
    LCD_2IN4_SetWindow(0, 0, LCD_2IN4_WIDTH, LCD_2IN4_HEIGHT);
 8003a4e:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8003a52:	22f0      	movs	r2, #240	@ 0xf0
 8003a54:	2100      	movs	r1, #0
 8003a56:	2000      	movs	r0, #0
 8003a58:	f7ff ff5f 	bl	800391a <LCD_2IN4_SetWindow>

	DEV_Digital_Write(DEV_DC_PIN, 1);
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003a62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a66:	f7fd fafd 	bl	8001064 <HAL_GPIO_WritePin>
	for(i = 0; i < LCD_2IN4_WIDTH; i++){
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	81fb      	strh	r3, [r7, #14]
 8003a6e:	e010      	b.n	8003a92 <LCD_2IN4_Clear+0x4e>
		for(j = 0; j < LCD_2IN4_HEIGHT; j++){
 8003a70:	2300      	movs	r3, #0
 8003a72:	81bb      	strh	r3, [r7, #12]
 8003a74:	e006      	b.n	8003a84 <LCD_2IN4_Clear+0x40>
			LCD_2IN4_WriteData_Word(Color);
 8003a76:	88fb      	ldrh	r3, [r7, #6]
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f7ff fe1d 	bl	80036b8 <LCD_2IN4_WriteData_Word>
		for(j = 0; j < LCD_2IN4_HEIGHT; j++){
 8003a7e:	89bb      	ldrh	r3, [r7, #12]
 8003a80:	3301      	adds	r3, #1
 8003a82:	81bb      	strh	r3, [r7, #12]
 8003a84:	89bb      	ldrh	r3, [r7, #12]
 8003a86:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003a8a:	d3f4      	bcc.n	8003a76 <LCD_2IN4_Clear+0x32>
	for(i = 0; i < LCD_2IN4_WIDTH; i++){
 8003a8c:	89fb      	ldrh	r3, [r7, #14]
 8003a8e:	3301      	adds	r3, #1
 8003a90:	81fb      	strh	r3, [r7, #14]
 8003a92:	89fb      	ldrh	r3, [r7, #14]
 8003a94:	2bef      	cmp	r3, #239	@ 0xef
 8003a96:	d9eb      	bls.n	8003a70 <LCD_2IN4_Clear+0x2c>
		}
	 }
}
 8003a98:	bf00      	nop
 8003a9a:	bf00      	nop
 8003a9c:	3710      	adds	r7, #16
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}

08003aa2 <LCD_2IN4_DrawPaint>:
	    X	: 	Set the X coordinate
	    Y	:	Set the Y coordinate
	  Color :	Set the color
******************************************************************************/
void LCD_2IN4_DrawPaint(UWORD x, UWORD y, UWORD Color)
{
 8003aa2:	b580      	push	{r7, lr}
 8003aa4:	b082      	sub	sp, #8
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	80fb      	strh	r3, [r7, #6]
 8003aac:	460b      	mov	r3, r1
 8003aae:	80bb      	strh	r3, [r7, #4]
 8003ab0:	4613      	mov	r3, r2
 8003ab2:	807b      	strh	r3, [r7, #2]
	LCD_2IN4_SetCursor(x, y);
 8003ab4:	88ba      	ldrh	r2, [r7, #4]
 8003ab6:	88fb      	ldrh	r3, [r7, #6]
 8003ab8:	4611      	mov	r1, r2
 8003aba:	4618      	mov	r0, r3
 8003abc:	f7ff ff7d 	bl	80039ba <LCD_2IN4_SetCursor>
	LCD_2IN4_WriteData_Word(Color); 	    
 8003ac0:	887b      	ldrh	r3, [r7, #2]
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f7ff fdf8 	bl	80036b8 <LCD_2IN4_WriteData_Word>
}
 8003ac8:	bf00      	nop
 8003aca:	3708      	adds	r7, #8
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}

08003ad0 <LCD_2IN4_SetBackLight>:
	Setting backlight
parameter	:
	  value : Range 0~1000   Duty cycle is value/1000	
*******************************************************************************/
void LCD_2IN4_SetBackLight(UWORD Value)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b083      	sub	sp, #12
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	80fb      	strh	r3, [r7, #6]
	DEV_Set_PWM(Value);
 8003ada:	4a04      	ldr	r2, [pc, #16]	@ (8003aec <LCD_2IN4_SetBackLight+0x1c>)
 8003adc:	88fb      	ldrh	r3, [r7, #6]
 8003ade:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8003ae0:	bf00      	nop
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr
 8003aec:	40000400 	.word	0x40000400

08003af0 <sbrk_aligned>:
 8003af0:	b570      	push	{r4, r5, r6, lr}
 8003af2:	4e0f      	ldr	r6, [pc, #60]	@ (8003b30 <sbrk_aligned+0x40>)
 8003af4:	460c      	mov	r4, r1
 8003af6:	6831      	ldr	r1, [r6, #0]
 8003af8:	4605      	mov	r5, r0
 8003afa:	b911      	cbnz	r1, 8003b02 <sbrk_aligned+0x12>
 8003afc:	f000 fb0c 	bl	8004118 <_sbrk_r>
 8003b00:	6030      	str	r0, [r6, #0]
 8003b02:	4621      	mov	r1, r4
 8003b04:	4628      	mov	r0, r5
 8003b06:	f000 fb07 	bl	8004118 <_sbrk_r>
 8003b0a:	1c43      	adds	r3, r0, #1
 8003b0c:	d103      	bne.n	8003b16 <sbrk_aligned+0x26>
 8003b0e:	f04f 34ff 	mov.w	r4, #4294967295
 8003b12:	4620      	mov	r0, r4
 8003b14:	bd70      	pop	{r4, r5, r6, pc}
 8003b16:	1cc4      	adds	r4, r0, #3
 8003b18:	f024 0403 	bic.w	r4, r4, #3
 8003b1c:	42a0      	cmp	r0, r4
 8003b1e:	d0f8      	beq.n	8003b12 <sbrk_aligned+0x22>
 8003b20:	1a21      	subs	r1, r4, r0
 8003b22:	4628      	mov	r0, r5
 8003b24:	f000 faf8 	bl	8004118 <_sbrk_r>
 8003b28:	3001      	adds	r0, #1
 8003b2a:	d1f2      	bne.n	8003b12 <sbrk_aligned+0x22>
 8003b2c:	e7ef      	b.n	8003b0e <sbrk_aligned+0x1e>
 8003b2e:	bf00      	nop
 8003b30:	20000164 	.word	0x20000164

08003b34 <_malloc_r>:
 8003b34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b38:	1ccd      	adds	r5, r1, #3
 8003b3a:	f025 0503 	bic.w	r5, r5, #3
 8003b3e:	3508      	adds	r5, #8
 8003b40:	2d0c      	cmp	r5, #12
 8003b42:	bf38      	it	cc
 8003b44:	250c      	movcc	r5, #12
 8003b46:	2d00      	cmp	r5, #0
 8003b48:	4606      	mov	r6, r0
 8003b4a:	db01      	blt.n	8003b50 <_malloc_r+0x1c>
 8003b4c:	42a9      	cmp	r1, r5
 8003b4e:	d904      	bls.n	8003b5a <_malloc_r+0x26>
 8003b50:	230c      	movs	r3, #12
 8003b52:	6033      	str	r3, [r6, #0]
 8003b54:	2000      	movs	r0, #0
 8003b56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b5a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003c30 <_malloc_r+0xfc>
 8003b5e:	f000 f869 	bl	8003c34 <__malloc_lock>
 8003b62:	f8d8 3000 	ldr.w	r3, [r8]
 8003b66:	461c      	mov	r4, r3
 8003b68:	bb44      	cbnz	r4, 8003bbc <_malloc_r+0x88>
 8003b6a:	4629      	mov	r1, r5
 8003b6c:	4630      	mov	r0, r6
 8003b6e:	f7ff ffbf 	bl	8003af0 <sbrk_aligned>
 8003b72:	1c43      	adds	r3, r0, #1
 8003b74:	4604      	mov	r4, r0
 8003b76:	d158      	bne.n	8003c2a <_malloc_r+0xf6>
 8003b78:	f8d8 4000 	ldr.w	r4, [r8]
 8003b7c:	4627      	mov	r7, r4
 8003b7e:	2f00      	cmp	r7, #0
 8003b80:	d143      	bne.n	8003c0a <_malloc_r+0xd6>
 8003b82:	2c00      	cmp	r4, #0
 8003b84:	d04b      	beq.n	8003c1e <_malloc_r+0xea>
 8003b86:	6823      	ldr	r3, [r4, #0]
 8003b88:	4639      	mov	r1, r7
 8003b8a:	4630      	mov	r0, r6
 8003b8c:	eb04 0903 	add.w	r9, r4, r3
 8003b90:	f000 fac2 	bl	8004118 <_sbrk_r>
 8003b94:	4581      	cmp	r9, r0
 8003b96:	d142      	bne.n	8003c1e <_malloc_r+0xea>
 8003b98:	6821      	ldr	r1, [r4, #0]
 8003b9a:	1a6d      	subs	r5, r5, r1
 8003b9c:	4629      	mov	r1, r5
 8003b9e:	4630      	mov	r0, r6
 8003ba0:	f7ff ffa6 	bl	8003af0 <sbrk_aligned>
 8003ba4:	3001      	adds	r0, #1
 8003ba6:	d03a      	beq.n	8003c1e <_malloc_r+0xea>
 8003ba8:	6823      	ldr	r3, [r4, #0]
 8003baa:	442b      	add	r3, r5
 8003bac:	6023      	str	r3, [r4, #0]
 8003bae:	f8d8 3000 	ldr.w	r3, [r8]
 8003bb2:	685a      	ldr	r2, [r3, #4]
 8003bb4:	bb62      	cbnz	r2, 8003c10 <_malloc_r+0xdc>
 8003bb6:	f8c8 7000 	str.w	r7, [r8]
 8003bba:	e00f      	b.n	8003bdc <_malloc_r+0xa8>
 8003bbc:	6822      	ldr	r2, [r4, #0]
 8003bbe:	1b52      	subs	r2, r2, r5
 8003bc0:	d420      	bmi.n	8003c04 <_malloc_r+0xd0>
 8003bc2:	2a0b      	cmp	r2, #11
 8003bc4:	d917      	bls.n	8003bf6 <_malloc_r+0xc2>
 8003bc6:	1961      	adds	r1, r4, r5
 8003bc8:	42a3      	cmp	r3, r4
 8003bca:	6025      	str	r5, [r4, #0]
 8003bcc:	bf18      	it	ne
 8003bce:	6059      	strne	r1, [r3, #4]
 8003bd0:	6863      	ldr	r3, [r4, #4]
 8003bd2:	bf08      	it	eq
 8003bd4:	f8c8 1000 	streq.w	r1, [r8]
 8003bd8:	5162      	str	r2, [r4, r5]
 8003bda:	604b      	str	r3, [r1, #4]
 8003bdc:	4630      	mov	r0, r6
 8003bde:	f000 f82f 	bl	8003c40 <__malloc_unlock>
 8003be2:	f104 000b 	add.w	r0, r4, #11
 8003be6:	1d23      	adds	r3, r4, #4
 8003be8:	f020 0007 	bic.w	r0, r0, #7
 8003bec:	1ac2      	subs	r2, r0, r3
 8003bee:	bf1c      	itt	ne
 8003bf0:	1a1b      	subne	r3, r3, r0
 8003bf2:	50a3      	strne	r3, [r4, r2]
 8003bf4:	e7af      	b.n	8003b56 <_malloc_r+0x22>
 8003bf6:	6862      	ldr	r2, [r4, #4]
 8003bf8:	42a3      	cmp	r3, r4
 8003bfa:	bf0c      	ite	eq
 8003bfc:	f8c8 2000 	streq.w	r2, [r8]
 8003c00:	605a      	strne	r2, [r3, #4]
 8003c02:	e7eb      	b.n	8003bdc <_malloc_r+0xa8>
 8003c04:	4623      	mov	r3, r4
 8003c06:	6864      	ldr	r4, [r4, #4]
 8003c08:	e7ae      	b.n	8003b68 <_malloc_r+0x34>
 8003c0a:	463c      	mov	r4, r7
 8003c0c:	687f      	ldr	r7, [r7, #4]
 8003c0e:	e7b6      	b.n	8003b7e <_malloc_r+0x4a>
 8003c10:	461a      	mov	r2, r3
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	42a3      	cmp	r3, r4
 8003c16:	d1fb      	bne.n	8003c10 <_malloc_r+0xdc>
 8003c18:	2300      	movs	r3, #0
 8003c1a:	6053      	str	r3, [r2, #4]
 8003c1c:	e7de      	b.n	8003bdc <_malloc_r+0xa8>
 8003c1e:	230c      	movs	r3, #12
 8003c20:	6033      	str	r3, [r6, #0]
 8003c22:	4630      	mov	r0, r6
 8003c24:	f000 f80c 	bl	8003c40 <__malloc_unlock>
 8003c28:	e794      	b.n	8003b54 <_malloc_r+0x20>
 8003c2a:	6005      	str	r5, [r0, #0]
 8003c2c:	e7d6      	b.n	8003bdc <_malloc_r+0xa8>
 8003c2e:	bf00      	nop
 8003c30:	20000168 	.word	0x20000168

08003c34 <__malloc_lock>:
 8003c34:	4801      	ldr	r0, [pc, #4]	@ (8003c3c <__malloc_lock+0x8>)
 8003c36:	f000 babc 	b.w	80041b2 <__retarget_lock_acquire_recursive>
 8003c3a:	bf00      	nop
 8003c3c:	200002ac 	.word	0x200002ac

08003c40 <__malloc_unlock>:
 8003c40:	4801      	ldr	r0, [pc, #4]	@ (8003c48 <__malloc_unlock+0x8>)
 8003c42:	f000 bab7 	b.w	80041b4 <__retarget_lock_release_recursive>
 8003c46:	bf00      	nop
 8003c48:	200002ac 	.word	0x200002ac

08003c4c <std>:
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	b510      	push	{r4, lr}
 8003c50:	4604      	mov	r4, r0
 8003c52:	e9c0 3300 	strd	r3, r3, [r0]
 8003c56:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003c5a:	6083      	str	r3, [r0, #8]
 8003c5c:	8181      	strh	r1, [r0, #12]
 8003c5e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003c60:	81c2      	strh	r2, [r0, #14]
 8003c62:	6183      	str	r3, [r0, #24]
 8003c64:	4619      	mov	r1, r3
 8003c66:	2208      	movs	r2, #8
 8003c68:	305c      	adds	r0, #92	@ 0x5c
 8003c6a:	f000 fa19 	bl	80040a0 <memset>
 8003c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8003ca4 <std+0x58>)
 8003c70:	6263      	str	r3, [r4, #36]	@ 0x24
 8003c72:	4b0d      	ldr	r3, [pc, #52]	@ (8003ca8 <std+0x5c>)
 8003c74:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003c76:	4b0d      	ldr	r3, [pc, #52]	@ (8003cac <std+0x60>)
 8003c78:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8003cb0 <std+0x64>)
 8003c7c:	6323      	str	r3, [r4, #48]	@ 0x30
 8003c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8003cb4 <std+0x68>)
 8003c80:	6224      	str	r4, [r4, #32]
 8003c82:	429c      	cmp	r4, r3
 8003c84:	d006      	beq.n	8003c94 <std+0x48>
 8003c86:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003c8a:	4294      	cmp	r4, r2
 8003c8c:	d002      	beq.n	8003c94 <std+0x48>
 8003c8e:	33d0      	adds	r3, #208	@ 0xd0
 8003c90:	429c      	cmp	r4, r3
 8003c92:	d105      	bne.n	8003ca0 <std+0x54>
 8003c94:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003c98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c9c:	f000 ba88 	b.w	80041b0 <__retarget_lock_init_recursive>
 8003ca0:	bd10      	pop	{r4, pc}
 8003ca2:	bf00      	nop
 8003ca4:	08003ef1 	.word	0x08003ef1
 8003ca8:	08003f13 	.word	0x08003f13
 8003cac:	08003f4b 	.word	0x08003f4b
 8003cb0:	08003f6f 	.word	0x08003f6f
 8003cb4:	2000016c 	.word	0x2000016c

08003cb8 <stdio_exit_handler>:
 8003cb8:	4a02      	ldr	r2, [pc, #8]	@ (8003cc4 <stdio_exit_handler+0xc>)
 8003cba:	4903      	ldr	r1, [pc, #12]	@ (8003cc8 <stdio_exit_handler+0x10>)
 8003cbc:	4803      	ldr	r0, [pc, #12]	@ (8003ccc <stdio_exit_handler+0x14>)
 8003cbe:	f000 b869 	b.w	8003d94 <_fwalk_sglue>
 8003cc2:	bf00      	nop
 8003cc4:	20000014 	.word	0x20000014
 8003cc8:	08004bc1 	.word	0x08004bc1
 8003ccc:	20000024 	.word	0x20000024

08003cd0 <cleanup_stdio>:
 8003cd0:	6841      	ldr	r1, [r0, #4]
 8003cd2:	4b0c      	ldr	r3, [pc, #48]	@ (8003d04 <cleanup_stdio+0x34>)
 8003cd4:	4299      	cmp	r1, r3
 8003cd6:	b510      	push	{r4, lr}
 8003cd8:	4604      	mov	r4, r0
 8003cda:	d001      	beq.n	8003ce0 <cleanup_stdio+0x10>
 8003cdc:	f000 ff70 	bl	8004bc0 <_fflush_r>
 8003ce0:	68a1      	ldr	r1, [r4, #8]
 8003ce2:	4b09      	ldr	r3, [pc, #36]	@ (8003d08 <cleanup_stdio+0x38>)
 8003ce4:	4299      	cmp	r1, r3
 8003ce6:	d002      	beq.n	8003cee <cleanup_stdio+0x1e>
 8003ce8:	4620      	mov	r0, r4
 8003cea:	f000 ff69 	bl	8004bc0 <_fflush_r>
 8003cee:	68e1      	ldr	r1, [r4, #12]
 8003cf0:	4b06      	ldr	r3, [pc, #24]	@ (8003d0c <cleanup_stdio+0x3c>)
 8003cf2:	4299      	cmp	r1, r3
 8003cf4:	d004      	beq.n	8003d00 <cleanup_stdio+0x30>
 8003cf6:	4620      	mov	r0, r4
 8003cf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003cfc:	f000 bf60 	b.w	8004bc0 <_fflush_r>
 8003d00:	bd10      	pop	{r4, pc}
 8003d02:	bf00      	nop
 8003d04:	2000016c 	.word	0x2000016c
 8003d08:	200001d4 	.word	0x200001d4
 8003d0c:	2000023c 	.word	0x2000023c

08003d10 <global_stdio_init.part.0>:
 8003d10:	b510      	push	{r4, lr}
 8003d12:	4b0b      	ldr	r3, [pc, #44]	@ (8003d40 <global_stdio_init.part.0+0x30>)
 8003d14:	4c0b      	ldr	r4, [pc, #44]	@ (8003d44 <global_stdio_init.part.0+0x34>)
 8003d16:	4a0c      	ldr	r2, [pc, #48]	@ (8003d48 <global_stdio_init.part.0+0x38>)
 8003d18:	601a      	str	r2, [r3, #0]
 8003d1a:	4620      	mov	r0, r4
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	2104      	movs	r1, #4
 8003d20:	f7ff ff94 	bl	8003c4c <std>
 8003d24:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003d28:	2201      	movs	r2, #1
 8003d2a:	2109      	movs	r1, #9
 8003d2c:	f7ff ff8e 	bl	8003c4c <std>
 8003d30:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003d34:	2202      	movs	r2, #2
 8003d36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d3a:	2112      	movs	r1, #18
 8003d3c:	f7ff bf86 	b.w	8003c4c <std>
 8003d40:	200002a4 	.word	0x200002a4
 8003d44:	2000016c 	.word	0x2000016c
 8003d48:	08003cb9 	.word	0x08003cb9

08003d4c <__sfp_lock_acquire>:
 8003d4c:	4801      	ldr	r0, [pc, #4]	@ (8003d54 <__sfp_lock_acquire+0x8>)
 8003d4e:	f000 ba30 	b.w	80041b2 <__retarget_lock_acquire_recursive>
 8003d52:	bf00      	nop
 8003d54:	200002ad 	.word	0x200002ad

08003d58 <__sfp_lock_release>:
 8003d58:	4801      	ldr	r0, [pc, #4]	@ (8003d60 <__sfp_lock_release+0x8>)
 8003d5a:	f000 ba2b 	b.w	80041b4 <__retarget_lock_release_recursive>
 8003d5e:	bf00      	nop
 8003d60:	200002ad 	.word	0x200002ad

08003d64 <__sinit>:
 8003d64:	b510      	push	{r4, lr}
 8003d66:	4604      	mov	r4, r0
 8003d68:	f7ff fff0 	bl	8003d4c <__sfp_lock_acquire>
 8003d6c:	6a23      	ldr	r3, [r4, #32]
 8003d6e:	b11b      	cbz	r3, 8003d78 <__sinit+0x14>
 8003d70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d74:	f7ff bff0 	b.w	8003d58 <__sfp_lock_release>
 8003d78:	4b04      	ldr	r3, [pc, #16]	@ (8003d8c <__sinit+0x28>)
 8003d7a:	6223      	str	r3, [r4, #32]
 8003d7c:	4b04      	ldr	r3, [pc, #16]	@ (8003d90 <__sinit+0x2c>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d1f5      	bne.n	8003d70 <__sinit+0xc>
 8003d84:	f7ff ffc4 	bl	8003d10 <global_stdio_init.part.0>
 8003d88:	e7f2      	b.n	8003d70 <__sinit+0xc>
 8003d8a:	bf00      	nop
 8003d8c:	08003cd1 	.word	0x08003cd1
 8003d90:	200002a4 	.word	0x200002a4

08003d94 <_fwalk_sglue>:
 8003d94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d98:	4607      	mov	r7, r0
 8003d9a:	4688      	mov	r8, r1
 8003d9c:	4614      	mov	r4, r2
 8003d9e:	2600      	movs	r6, #0
 8003da0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003da4:	f1b9 0901 	subs.w	r9, r9, #1
 8003da8:	d505      	bpl.n	8003db6 <_fwalk_sglue+0x22>
 8003daa:	6824      	ldr	r4, [r4, #0]
 8003dac:	2c00      	cmp	r4, #0
 8003dae:	d1f7      	bne.n	8003da0 <_fwalk_sglue+0xc>
 8003db0:	4630      	mov	r0, r6
 8003db2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003db6:	89ab      	ldrh	r3, [r5, #12]
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d907      	bls.n	8003dcc <_fwalk_sglue+0x38>
 8003dbc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003dc0:	3301      	adds	r3, #1
 8003dc2:	d003      	beq.n	8003dcc <_fwalk_sglue+0x38>
 8003dc4:	4629      	mov	r1, r5
 8003dc6:	4638      	mov	r0, r7
 8003dc8:	47c0      	blx	r8
 8003dca:	4306      	orrs	r6, r0
 8003dcc:	3568      	adds	r5, #104	@ 0x68
 8003dce:	e7e9      	b.n	8003da4 <_fwalk_sglue+0x10>

08003dd0 <iprintf>:
 8003dd0:	b40f      	push	{r0, r1, r2, r3}
 8003dd2:	b507      	push	{r0, r1, r2, lr}
 8003dd4:	4906      	ldr	r1, [pc, #24]	@ (8003df0 <iprintf+0x20>)
 8003dd6:	ab04      	add	r3, sp, #16
 8003dd8:	6808      	ldr	r0, [r1, #0]
 8003dda:	f853 2b04 	ldr.w	r2, [r3], #4
 8003dde:	6881      	ldr	r1, [r0, #8]
 8003de0:	9301      	str	r3, [sp, #4]
 8003de2:	f000 fbc3 	bl	800456c <_vfiprintf_r>
 8003de6:	b003      	add	sp, #12
 8003de8:	f85d eb04 	ldr.w	lr, [sp], #4
 8003dec:	b004      	add	sp, #16
 8003dee:	4770      	bx	lr
 8003df0:	20000020 	.word	0x20000020

08003df4 <_puts_r>:
 8003df4:	6a03      	ldr	r3, [r0, #32]
 8003df6:	b570      	push	{r4, r5, r6, lr}
 8003df8:	6884      	ldr	r4, [r0, #8]
 8003dfa:	4605      	mov	r5, r0
 8003dfc:	460e      	mov	r6, r1
 8003dfe:	b90b      	cbnz	r3, 8003e04 <_puts_r+0x10>
 8003e00:	f7ff ffb0 	bl	8003d64 <__sinit>
 8003e04:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003e06:	07db      	lsls	r3, r3, #31
 8003e08:	d405      	bmi.n	8003e16 <_puts_r+0x22>
 8003e0a:	89a3      	ldrh	r3, [r4, #12]
 8003e0c:	0598      	lsls	r0, r3, #22
 8003e0e:	d402      	bmi.n	8003e16 <_puts_r+0x22>
 8003e10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003e12:	f000 f9ce 	bl	80041b2 <__retarget_lock_acquire_recursive>
 8003e16:	89a3      	ldrh	r3, [r4, #12]
 8003e18:	0719      	lsls	r1, r3, #28
 8003e1a:	d502      	bpl.n	8003e22 <_puts_r+0x2e>
 8003e1c:	6923      	ldr	r3, [r4, #16]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d135      	bne.n	8003e8e <_puts_r+0x9a>
 8003e22:	4621      	mov	r1, r4
 8003e24:	4628      	mov	r0, r5
 8003e26:	f000 f8e5 	bl	8003ff4 <__swsetup_r>
 8003e2a:	b380      	cbz	r0, 8003e8e <_puts_r+0x9a>
 8003e2c:	f04f 35ff 	mov.w	r5, #4294967295
 8003e30:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003e32:	07da      	lsls	r2, r3, #31
 8003e34:	d405      	bmi.n	8003e42 <_puts_r+0x4e>
 8003e36:	89a3      	ldrh	r3, [r4, #12]
 8003e38:	059b      	lsls	r3, r3, #22
 8003e3a:	d402      	bmi.n	8003e42 <_puts_r+0x4e>
 8003e3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003e3e:	f000 f9b9 	bl	80041b4 <__retarget_lock_release_recursive>
 8003e42:	4628      	mov	r0, r5
 8003e44:	bd70      	pop	{r4, r5, r6, pc}
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	da04      	bge.n	8003e54 <_puts_r+0x60>
 8003e4a:	69a2      	ldr	r2, [r4, #24]
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	dc17      	bgt.n	8003e80 <_puts_r+0x8c>
 8003e50:	290a      	cmp	r1, #10
 8003e52:	d015      	beq.n	8003e80 <_puts_r+0x8c>
 8003e54:	6823      	ldr	r3, [r4, #0]
 8003e56:	1c5a      	adds	r2, r3, #1
 8003e58:	6022      	str	r2, [r4, #0]
 8003e5a:	7019      	strb	r1, [r3, #0]
 8003e5c:	68a3      	ldr	r3, [r4, #8]
 8003e5e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003e62:	3b01      	subs	r3, #1
 8003e64:	60a3      	str	r3, [r4, #8]
 8003e66:	2900      	cmp	r1, #0
 8003e68:	d1ed      	bne.n	8003e46 <_puts_r+0x52>
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	da11      	bge.n	8003e92 <_puts_r+0x9e>
 8003e6e:	4622      	mov	r2, r4
 8003e70:	210a      	movs	r1, #10
 8003e72:	4628      	mov	r0, r5
 8003e74:	f000 f87f 	bl	8003f76 <__swbuf_r>
 8003e78:	3001      	adds	r0, #1
 8003e7a:	d0d7      	beq.n	8003e2c <_puts_r+0x38>
 8003e7c:	250a      	movs	r5, #10
 8003e7e:	e7d7      	b.n	8003e30 <_puts_r+0x3c>
 8003e80:	4622      	mov	r2, r4
 8003e82:	4628      	mov	r0, r5
 8003e84:	f000 f877 	bl	8003f76 <__swbuf_r>
 8003e88:	3001      	adds	r0, #1
 8003e8a:	d1e7      	bne.n	8003e5c <_puts_r+0x68>
 8003e8c:	e7ce      	b.n	8003e2c <_puts_r+0x38>
 8003e8e:	3e01      	subs	r6, #1
 8003e90:	e7e4      	b.n	8003e5c <_puts_r+0x68>
 8003e92:	6823      	ldr	r3, [r4, #0]
 8003e94:	1c5a      	adds	r2, r3, #1
 8003e96:	6022      	str	r2, [r4, #0]
 8003e98:	220a      	movs	r2, #10
 8003e9a:	701a      	strb	r2, [r3, #0]
 8003e9c:	e7ee      	b.n	8003e7c <_puts_r+0x88>
	...

08003ea0 <puts>:
 8003ea0:	4b02      	ldr	r3, [pc, #8]	@ (8003eac <puts+0xc>)
 8003ea2:	4601      	mov	r1, r0
 8003ea4:	6818      	ldr	r0, [r3, #0]
 8003ea6:	f7ff bfa5 	b.w	8003df4 <_puts_r>
 8003eaa:	bf00      	nop
 8003eac:	20000020 	.word	0x20000020

08003eb0 <siprintf>:
 8003eb0:	b40e      	push	{r1, r2, r3}
 8003eb2:	b500      	push	{lr}
 8003eb4:	b09c      	sub	sp, #112	@ 0x70
 8003eb6:	ab1d      	add	r3, sp, #116	@ 0x74
 8003eb8:	9002      	str	r0, [sp, #8]
 8003eba:	9006      	str	r0, [sp, #24]
 8003ebc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003ec0:	4809      	ldr	r0, [pc, #36]	@ (8003ee8 <siprintf+0x38>)
 8003ec2:	9107      	str	r1, [sp, #28]
 8003ec4:	9104      	str	r1, [sp, #16]
 8003ec6:	4909      	ldr	r1, [pc, #36]	@ (8003eec <siprintf+0x3c>)
 8003ec8:	f853 2b04 	ldr.w	r2, [r3], #4
 8003ecc:	9105      	str	r1, [sp, #20]
 8003ece:	6800      	ldr	r0, [r0, #0]
 8003ed0:	9301      	str	r3, [sp, #4]
 8003ed2:	a902      	add	r1, sp, #8
 8003ed4:	f000 fa24 	bl	8004320 <_svfiprintf_r>
 8003ed8:	9b02      	ldr	r3, [sp, #8]
 8003eda:	2200      	movs	r2, #0
 8003edc:	701a      	strb	r2, [r3, #0]
 8003ede:	b01c      	add	sp, #112	@ 0x70
 8003ee0:	f85d eb04 	ldr.w	lr, [sp], #4
 8003ee4:	b003      	add	sp, #12
 8003ee6:	4770      	bx	lr
 8003ee8:	20000020 	.word	0x20000020
 8003eec:	ffff0208 	.word	0xffff0208

08003ef0 <__sread>:
 8003ef0:	b510      	push	{r4, lr}
 8003ef2:	460c      	mov	r4, r1
 8003ef4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ef8:	f000 f8fc 	bl	80040f4 <_read_r>
 8003efc:	2800      	cmp	r0, #0
 8003efe:	bfab      	itete	ge
 8003f00:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003f02:	89a3      	ldrhlt	r3, [r4, #12]
 8003f04:	181b      	addge	r3, r3, r0
 8003f06:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003f0a:	bfac      	ite	ge
 8003f0c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003f0e:	81a3      	strhlt	r3, [r4, #12]
 8003f10:	bd10      	pop	{r4, pc}

08003f12 <__swrite>:
 8003f12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f16:	461f      	mov	r7, r3
 8003f18:	898b      	ldrh	r3, [r1, #12]
 8003f1a:	05db      	lsls	r3, r3, #23
 8003f1c:	4605      	mov	r5, r0
 8003f1e:	460c      	mov	r4, r1
 8003f20:	4616      	mov	r6, r2
 8003f22:	d505      	bpl.n	8003f30 <__swrite+0x1e>
 8003f24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f28:	2302      	movs	r3, #2
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	f000 f8d0 	bl	80040d0 <_lseek_r>
 8003f30:	89a3      	ldrh	r3, [r4, #12]
 8003f32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003f36:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003f3a:	81a3      	strh	r3, [r4, #12]
 8003f3c:	4632      	mov	r2, r6
 8003f3e:	463b      	mov	r3, r7
 8003f40:	4628      	mov	r0, r5
 8003f42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003f46:	f000 b8f7 	b.w	8004138 <_write_r>

08003f4a <__sseek>:
 8003f4a:	b510      	push	{r4, lr}
 8003f4c:	460c      	mov	r4, r1
 8003f4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f52:	f000 f8bd 	bl	80040d0 <_lseek_r>
 8003f56:	1c43      	adds	r3, r0, #1
 8003f58:	89a3      	ldrh	r3, [r4, #12]
 8003f5a:	bf15      	itete	ne
 8003f5c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003f5e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003f62:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003f66:	81a3      	strheq	r3, [r4, #12]
 8003f68:	bf18      	it	ne
 8003f6a:	81a3      	strhne	r3, [r4, #12]
 8003f6c:	bd10      	pop	{r4, pc}

08003f6e <__sclose>:
 8003f6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f72:	f000 b89d 	b.w	80040b0 <_close_r>

08003f76 <__swbuf_r>:
 8003f76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f78:	460e      	mov	r6, r1
 8003f7a:	4614      	mov	r4, r2
 8003f7c:	4605      	mov	r5, r0
 8003f7e:	b118      	cbz	r0, 8003f88 <__swbuf_r+0x12>
 8003f80:	6a03      	ldr	r3, [r0, #32]
 8003f82:	b90b      	cbnz	r3, 8003f88 <__swbuf_r+0x12>
 8003f84:	f7ff feee 	bl	8003d64 <__sinit>
 8003f88:	69a3      	ldr	r3, [r4, #24]
 8003f8a:	60a3      	str	r3, [r4, #8]
 8003f8c:	89a3      	ldrh	r3, [r4, #12]
 8003f8e:	071a      	lsls	r2, r3, #28
 8003f90:	d501      	bpl.n	8003f96 <__swbuf_r+0x20>
 8003f92:	6923      	ldr	r3, [r4, #16]
 8003f94:	b943      	cbnz	r3, 8003fa8 <__swbuf_r+0x32>
 8003f96:	4621      	mov	r1, r4
 8003f98:	4628      	mov	r0, r5
 8003f9a:	f000 f82b 	bl	8003ff4 <__swsetup_r>
 8003f9e:	b118      	cbz	r0, 8003fa8 <__swbuf_r+0x32>
 8003fa0:	f04f 37ff 	mov.w	r7, #4294967295
 8003fa4:	4638      	mov	r0, r7
 8003fa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fa8:	6823      	ldr	r3, [r4, #0]
 8003faa:	6922      	ldr	r2, [r4, #16]
 8003fac:	1a98      	subs	r0, r3, r2
 8003fae:	6963      	ldr	r3, [r4, #20]
 8003fb0:	b2f6      	uxtb	r6, r6
 8003fb2:	4283      	cmp	r3, r0
 8003fb4:	4637      	mov	r7, r6
 8003fb6:	dc05      	bgt.n	8003fc4 <__swbuf_r+0x4e>
 8003fb8:	4621      	mov	r1, r4
 8003fba:	4628      	mov	r0, r5
 8003fbc:	f000 fe00 	bl	8004bc0 <_fflush_r>
 8003fc0:	2800      	cmp	r0, #0
 8003fc2:	d1ed      	bne.n	8003fa0 <__swbuf_r+0x2a>
 8003fc4:	68a3      	ldr	r3, [r4, #8]
 8003fc6:	3b01      	subs	r3, #1
 8003fc8:	60a3      	str	r3, [r4, #8]
 8003fca:	6823      	ldr	r3, [r4, #0]
 8003fcc:	1c5a      	adds	r2, r3, #1
 8003fce:	6022      	str	r2, [r4, #0]
 8003fd0:	701e      	strb	r6, [r3, #0]
 8003fd2:	6962      	ldr	r2, [r4, #20]
 8003fd4:	1c43      	adds	r3, r0, #1
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d004      	beq.n	8003fe4 <__swbuf_r+0x6e>
 8003fda:	89a3      	ldrh	r3, [r4, #12]
 8003fdc:	07db      	lsls	r3, r3, #31
 8003fde:	d5e1      	bpl.n	8003fa4 <__swbuf_r+0x2e>
 8003fe0:	2e0a      	cmp	r6, #10
 8003fe2:	d1df      	bne.n	8003fa4 <__swbuf_r+0x2e>
 8003fe4:	4621      	mov	r1, r4
 8003fe6:	4628      	mov	r0, r5
 8003fe8:	f000 fdea 	bl	8004bc0 <_fflush_r>
 8003fec:	2800      	cmp	r0, #0
 8003fee:	d0d9      	beq.n	8003fa4 <__swbuf_r+0x2e>
 8003ff0:	e7d6      	b.n	8003fa0 <__swbuf_r+0x2a>
	...

08003ff4 <__swsetup_r>:
 8003ff4:	b538      	push	{r3, r4, r5, lr}
 8003ff6:	4b29      	ldr	r3, [pc, #164]	@ (800409c <__swsetup_r+0xa8>)
 8003ff8:	4605      	mov	r5, r0
 8003ffa:	6818      	ldr	r0, [r3, #0]
 8003ffc:	460c      	mov	r4, r1
 8003ffe:	b118      	cbz	r0, 8004008 <__swsetup_r+0x14>
 8004000:	6a03      	ldr	r3, [r0, #32]
 8004002:	b90b      	cbnz	r3, 8004008 <__swsetup_r+0x14>
 8004004:	f7ff feae 	bl	8003d64 <__sinit>
 8004008:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800400c:	0719      	lsls	r1, r3, #28
 800400e:	d422      	bmi.n	8004056 <__swsetup_r+0x62>
 8004010:	06da      	lsls	r2, r3, #27
 8004012:	d407      	bmi.n	8004024 <__swsetup_r+0x30>
 8004014:	2209      	movs	r2, #9
 8004016:	602a      	str	r2, [r5, #0]
 8004018:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800401c:	81a3      	strh	r3, [r4, #12]
 800401e:	f04f 30ff 	mov.w	r0, #4294967295
 8004022:	e033      	b.n	800408c <__swsetup_r+0x98>
 8004024:	0758      	lsls	r0, r3, #29
 8004026:	d512      	bpl.n	800404e <__swsetup_r+0x5a>
 8004028:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800402a:	b141      	cbz	r1, 800403e <__swsetup_r+0x4a>
 800402c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004030:	4299      	cmp	r1, r3
 8004032:	d002      	beq.n	800403a <__swsetup_r+0x46>
 8004034:	4628      	mov	r0, r5
 8004036:	f000 f8cd 	bl	80041d4 <_free_r>
 800403a:	2300      	movs	r3, #0
 800403c:	6363      	str	r3, [r4, #52]	@ 0x34
 800403e:	89a3      	ldrh	r3, [r4, #12]
 8004040:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004044:	81a3      	strh	r3, [r4, #12]
 8004046:	2300      	movs	r3, #0
 8004048:	6063      	str	r3, [r4, #4]
 800404a:	6923      	ldr	r3, [r4, #16]
 800404c:	6023      	str	r3, [r4, #0]
 800404e:	89a3      	ldrh	r3, [r4, #12]
 8004050:	f043 0308 	orr.w	r3, r3, #8
 8004054:	81a3      	strh	r3, [r4, #12]
 8004056:	6923      	ldr	r3, [r4, #16]
 8004058:	b94b      	cbnz	r3, 800406e <__swsetup_r+0x7a>
 800405a:	89a3      	ldrh	r3, [r4, #12]
 800405c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004060:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004064:	d003      	beq.n	800406e <__swsetup_r+0x7a>
 8004066:	4621      	mov	r1, r4
 8004068:	4628      	mov	r0, r5
 800406a:	f000 fdf7 	bl	8004c5c <__smakebuf_r>
 800406e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004072:	f013 0201 	ands.w	r2, r3, #1
 8004076:	d00a      	beq.n	800408e <__swsetup_r+0x9a>
 8004078:	2200      	movs	r2, #0
 800407a:	60a2      	str	r2, [r4, #8]
 800407c:	6962      	ldr	r2, [r4, #20]
 800407e:	4252      	negs	r2, r2
 8004080:	61a2      	str	r2, [r4, #24]
 8004082:	6922      	ldr	r2, [r4, #16]
 8004084:	b942      	cbnz	r2, 8004098 <__swsetup_r+0xa4>
 8004086:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800408a:	d1c5      	bne.n	8004018 <__swsetup_r+0x24>
 800408c:	bd38      	pop	{r3, r4, r5, pc}
 800408e:	0799      	lsls	r1, r3, #30
 8004090:	bf58      	it	pl
 8004092:	6962      	ldrpl	r2, [r4, #20]
 8004094:	60a2      	str	r2, [r4, #8]
 8004096:	e7f4      	b.n	8004082 <__swsetup_r+0x8e>
 8004098:	2000      	movs	r0, #0
 800409a:	e7f7      	b.n	800408c <__swsetup_r+0x98>
 800409c:	20000020 	.word	0x20000020

080040a0 <memset>:
 80040a0:	4402      	add	r2, r0
 80040a2:	4603      	mov	r3, r0
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d100      	bne.n	80040aa <memset+0xa>
 80040a8:	4770      	bx	lr
 80040aa:	f803 1b01 	strb.w	r1, [r3], #1
 80040ae:	e7f9      	b.n	80040a4 <memset+0x4>

080040b0 <_close_r>:
 80040b0:	b538      	push	{r3, r4, r5, lr}
 80040b2:	4d06      	ldr	r5, [pc, #24]	@ (80040cc <_close_r+0x1c>)
 80040b4:	2300      	movs	r3, #0
 80040b6:	4604      	mov	r4, r0
 80040b8:	4608      	mov	r0, r1
 80040ba:	602b      	str	r3, [r5, #0]
 80040bc:	f7fc fb55 	bl	800076a <_close>
 80040c0:	1c43      	adds	r3, r0, #1
 80040c2:	d102      	bne.n	80040ca <_close_r+0x1a>
 80040c4:	682b      	ldr	r3, [r5, #0]
 80040c6:	b103      	cbz	r3, 80040ca <_close_r+0x1a>
 80040c8:	6023      	str	r3, [r4, #0]
 80040ca:	bd38      	pop	{r3, r4, r5, pc}
 80040cc:	200002a8 	.word	0x200002a8

080040d0 <_lseek_r>:
 80040d0:	b538      	push	{r3, r4, r5, lr}
 80040d2:	4d07      	ldr	r5, [pc, #28]	@ (80040f0 <_lseek_r+0x20>)
 80040d4:	4604      	mov	r4, r0
 80040d6:	4608      	mov	r0, r1
 80040d8:	4611      	mov	r1, r2
 80040da:	2200      	movs	r2, #0
 80040dc:	602a      	str	r2, [r5, #0]
 80040de:	461a      	mov	r2, r3
 80040e0:	f7fc fb6a 	bl	80007b8 <_lseek>
 80040e4:	1c43      	adds	r3, r0, #1
 80040e6:	d102      	bne.n	80040ee <_lseek_r+0x1e>
 80040e8:	682b      	ldr	r3, [r5, #0]
 80040ea:	b103      	cbz	r3, 80040ee <_lseek_r+0x1e>
 80040ec:	6023      	str	r3, [r4, #0]
 80040ee:	bd38      	pop	{r3, r4, r5, pc}
 80040f0:	200002a8 	.word	0x200002a8

080040f4 <_read_r>:
 80040f4:	b538      	push	{r3, r4, r5, lr}
 80040f6:	4d07      	ldr	r5, [pc, #28]	@ (8004114 <_read_r+0x20>)
 80040f8:	4604      	mov	r4, r0
 80040fa:	4608      	mov	r0, r1
 80040fc:	4611      	mov	r1, r2
 80040fe:	2200      	movs	r2, #0
 8004100:	602a      	str	r2, [r5, #0]
 8004102:	461a      	mov	r2, r3
 8004104:	f7fc faf8 	bl	80006f8 <_read>
 8004108:	1c43      	adds	r3, r0, #1
 800410a:	d102      	bne.n	8004112 <_read_r+0x1e>
 800410c:	682b      	ldr	r3, [r5, #0]
 800410e:	b103      	cbz	r3, 8004112 <_read_r+0x1e>
 8004110:	6023      	str	r3, [r4, #0]
 8004112:	bd38      	pop	{r3, r4, r5, pc}
 8004114:	200002a8 	.word	0x200002a8

08004118 <_sbrk_r>:
 8004118:	b538      	push	{r3, r4, r5, lr}
 800411a:	4d06      	ldr	r5, [pc, #24]	@ (8004134 <_sbrk_r+0x1c>)
 800411c:	2300      	movs	r3, #0
 800411e:	4604      	mov	r4, r0
 8004120:	4608      	mov	r0, r1
 8004122:	602b      	str	r3, [r5, #0]
 8004124:	f7fc fb56 	bl	80007d4 <_sbrk>
 8004128:	1c43      	adds	r3, r0, #1
 800412a:	d102      	bne.n	8004132 <_sbrk_r+0x1a>
 800412c:	682b      	ldr	r3, [r5, #0]
 800412e:	b103      	cbz	r3, 8004132 <_sbrk_r+0x1a>
 8004130:	6023      	str	r3, [r4, #0]
 8004132:	bd38      	pop	{r3, r4, r5, pc}
 8004134:	200002a8 	.word	0x200002a8

08004138 <_write_r>:
 8004138:	b538      	push	{r3, r4, r5, lr}
 800413a:	4d07      	ldr	r5, [pc, #28]	@ (8004158 <_write_r+0x20>)
 800413c:	4604      	mov	r4, r0
 800413e:	4608      	mov	r0, r1
 8004140:	4611      	mov	r1, r2
 8004142:	2200      	movs	r2, #0
 8004144:	602a      	str	r2, [r5, #0]
 8004146:	461a      	mov	r2, r3
 8004148:	f7fc faf3 	bl	8000732 <_write>
 800414c:	1c43      	adds	r3, r0, #1
 800414e:	d102      	bne.n	8004156 <_write_r+0x1e>
 8004150:	682b      	ldr	r3, [r5, #0]
 8004152:	b103      	cbz	r3, 8004156 <_write_r+0x1e>
 8004154:	6023      	str	r3, [r4, #0]
 8004156:	bd38      	pop	{r3, r4, r5, pc}
 8004158:	200002a8 	.word	0x200002a8

0800415c <__errno>:
 800415c:	4b01      	ldr	r3, [pc, #4]	@ (8004164 <__errno+0x8>)
 800415e:	6818      	ldr	r0, [r3, #0]
 8004160:	4770      	bx	lr
 8004162:	bf00      	nop
 8004164:	20000020 	.word	0x20000020

08004168 <__libc_init_array>:
 8004168:	b570      	push	{r4, r5, r6, lr}
 800416a:	4d0d      	ldr	r5, [pc, #52]	@ (80041a0 <__libc_init_array+0x38>)
 800416c:	4c0d      	ldr	r4, [pc, #52]	@ (80041a4 <__libc_init_array+0x3c>)
 800416e:	1b64      	subs	r4, r4, r5
 8004170:	10a4      	asrs	r4, r4, #2
 8004172:	2600      	movs	r6, #0
 8004174:	42a6      	cmp	r6, r4
 8004176:	d109      	bne.n	800418c <__libc_init_array+0x24>
 8004178:	4d0b      	ldr	r5, [pc, #44]	@ (80041a8 <__libc_init_array+0x40>)
 800417a:	4c0c      	ldr	r4, [pc, #48]	@ (80041ac <__libc_init_array+0x44>)
 800417c:	f000 fe1c 	bl	8004db8 <_init>
 8004180:	1b64      	subs	r4, r4, r5
 8004182:	10a4      	asrs	r4, r4, #2
 8004184:	2600      	movs	r6, #0
 8004186:	42a6      	cmp	r6, r4
 8004188:	d105      	bne.n	8004196 <__libc_init_array+0x2e>
 800418a:	bd70      	pop	{r4, r5, r6, pc}
 800418c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004190:	4798      	blx	r3
 8004192:	3601      	adds	r6, #1
 8004194:	e7ee      	b.n	8004174 <__libc_init_array+0xc>
 8004196:	f855 3b04 	ldr.w	r3, [r5], #4
 800419a:	4798      	blx	r3
 800419c:	3601      	adds	r6, #1
 800419e:	e7f2      	b.n	8004186 <__libc_init_array+0x1e>
 80041a0:	08006bd4 	.word	0x08006bd4
 80041a4:	08006bd4 	.word	0x08006bd4
 80041a8:	08006bd4 	.word	0x08006bd4
 80041ac:	08006bd8 	.word	0x08006bd8

080041b0 <__retarget_lock_init_recursive>:
 80041b0:	4770      	bx	lr

080041b2 <__retarget_lock_acquire_recursive>:
 80041b2:	4770      	bx	lr

080041b4 <__retarget_lock_release_recursive>:
 80041b4:	4770      	bx	lr

080041b6 <memcpy>:
 80041b6:	440a      	add	r2, r1
 80041b8:	4291      	cmp	r1, r2
 80041ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80041be:	d100      	bne.n	80041c2 <memcpy+0xc>
 80041c0:	4770      	bx	lr
 80041c2:	b510      	push	{r4, lr}
 80041c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80041c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80041cc:	4291      	cmp	r1, r2
 80041ce:	d1f9      	bne.n	80041c4 <memcpy+0xe>
 80041d0:	bd10      	pop	{r4, pc}
	...

080041d4 <_free_r>:
 80041d4:	b538      	push	{r3, r4, r5, lr}
 80041d6:	4605      	mov	r5, r0
 80041d8:	2900      	cmp	r1, #0
 80041da:	d041      	beq.n	8004260 <_free_r+0x8c>
 80041dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80041e0:	1f0c      	subs	r4, r1, #4
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	bfb8      	it	lt
 80041e6:	18e4      	addlt	r4, r4, r3
 80041e8:	f7ff fd24 	bl	8003c34 <__malloc_lock>
 80041ec:	4a1d      	ldr	r2, [pc, #116]	@ (8004264 <_free_r+0x90>)
 80041ee:	6813      	ldr	r3, [r2, #0]
 80041f0:	b933      	cbnz	r3, 8004200 <_free_r+0x2c>
 80041f2:	6063      	str	r3, [r4, #4]
 80041f4:	6014      	str	r4, [r2, #0]
 80041f6:	4628      	mov	r0, r5
 80041f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80041fc:	f7ff bd20 	b.w	8003c40 <__malloc_unlock>
 8004200:	42a3      	cmp	r3, r4
 8004202:	d908      	bls.n	8004216 <_free_r+0x42>
 8004204:	6820      	ldr	r0, [r4, #0]
 8004206:	1821      	adds	r1, r4, r0
 8004208:	428b      	cmp	r3, r1
 800420a:	bf01      	itttt	eq
 800420c:	6819      	ldreq	r1, [r3, #0]
 800420e:	685b      	ldreq	r3, [r3, #4]
 8004210:	1809      	addeq	r1, r1, r0
 8004212:	6021      	streq	r1, [r4, #0]
 8004214:	e7ed      	b.n	80041f2 <_free_r+0x1e>
 8004216:	461a      	mov	r2, r3
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	b10b      	cbz	r3, 8004220 <_free_r+0x4c>
 800421c:	42a3      	cmp	r3, r4
 800421e:	d9fa      	bls.n	8004216 <_free_r+0x42>
 8004220:	6811      	ldr	r1, [r2, #0]
 8004222:	1850      	adds	r0, r2, r1
 8004224:	42a0      	cmp	r0, r4
 8004226:	d10b      	bne.n	8004240 <_free_r+0x6c>
 8004228:	6820      	ldr	r0, [r4, #0]
 800422a:	4401      	add	r1, r0
 800422c:	1850      	adds	r0, r2, r1
 800422e:	4283      	cmp	r3, r0
 8004230:	6011      	str	r1, [r2, #0]
 8004232:	d1e0      	bne.n	80041f6 <_free_r+0x22>
 8004234:	6818      	ldr	r0, [r3, #0]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	6053      	str	r3, [r2, #4]
 800423a:	4408      	add	r0, r1
 800423c:	6010      	str	r0, [r2, #0]
 800423e:	e7da      	b.n	80041f6 <_free_r+0x22>
 8004240:	d902      	bls.n	8004248 <_free_r+0x74>
 8004242:	230c      	movs	r3, #12
 8004244:	602b      	str	r3, [r5, #0]
 8004246:	e7d6      	b.n	80041f6 <_free_r+0x22>
 8004248:	6820      	ldr	r0, [r4, #0]
 800424a:	1821      	adds	r1, r4, r0
 800424c:	428b      	cmp	r3, r1
 800424e:	bf04      	itt	eq
 8004250:	6819      	ldreq	r1, [r3, #0]
 8004252:	685b      	ldreq	r3, [r3, #4]
 8004254:	6063      	str	r3, [r4, #4]
 8004256:	bf04      	itt	eq
 8004258:	1809      	addeq	r1, r1, r0
 800425a:	6021      	streq	r1, [r4, #0]
 800425c:	6054      	str	r4, [r2, #4]
 800425e:	e7ca      	b.n	80041f6 <_free_r+0x22>
 8004260:	bd38      	pop	{r3, r4, r5, pc}
 8004262:	bf00      	nop
 8004264:	20000168 	.word	0x20000168

08004268 <__ssputs_r>:
 8004268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800426c:	688e      	ldr	r6, [r1, #8]
 800426e:	461f      	mov	r7, r3
 8004270:	42be      	cmp	r6, r7
 8004272:	680b      	ldr	r3, [r1, #0]
 8004274:	4682      	mov	sl, r0
 8004276:	460c      	mov	r4, r1
 8004278:	4690      	mov	r8, r2
 800427a:	d82d      	bhi.n	80042d8 <__ssputs_r+0x70>
 800427c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004280:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004284:	d026      	beq.n	80042d4 <__ssputs_r+0x6c>
 8004286:	6965      	ldr	r5, [r4, #20]
 8004288:	6909      	ldr	r1, [r1, #16]
 800428a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800428e:	eba3 0901 	sub.w	r9, r3, r1
 8004292:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004296:	1c7b      	adds	r3, r7, #1
 8004298:	444b      	add	r3, r9
 800429a:	106d      	asrs	r5, r5, #1
 800429c:	429d      	cmp	r5, r3
 800429e:	bf38      	it	cc
 80042a0:	461d      	movcc	r5, r3
 80042a2:	0553      	lsls	r3, r2, #21
 80042a4:	d527      	bpl.n	80042f6 <__ssputs_r+0x8e>
 80042a6:	4629      	mov	r1, r5
 80042a8:	f7ff fc44 	bl	8003b34 <_malloc_r>
 80042ac:	4606      	mov	r6, r0
 80042ae:	b360      	cbz	r0, 800430a <__ssputs_r+0xa2>
 80042b0:	6921      	ldr	r1, [r4, #16]
 80042b2:	464a      	mov	r2, r9
 80042b4:	f7ff ff7f 	bl	80041b6 <memcpy>
 80042b8:	89a3      	ldrh	r3, [r4, #12]
 80042ba:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80042be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042c2:	81a3      	strh	r3, [r4, #12]
 80042c4:	6126      	str	r6, [r4, #16]
 80042c6:	6165      	str	r5, [r4, #20]
 80042c8:	444e      	add	r6, r9
 80042ca:	eba5 0509 	sub.w	r5, r5, r9
 80042ce:	6026      	str	r6, [r4, #0]
 80042d0:	60a5      	str	r5, [r4, #8]
 80042d2:	463e      	mov	r6, r7
 80042d4:	42be      	cmp	r6, r7
 80042d6:	d900      	bls.n	80042da <__ssputs_r+0x72>
 80042d8:	463e      	mov	r6, r7
 80042da:	6820      	ldr	r0, [r4, #0]
 80042dc:	4632      	mov	r2, r6
 80042de:	4641      	mov	r1, r8
 80042e0:	f000 fcf8 	bl	8004cd4 <memmove>
 80042e4:	68a3      	ldr	r3, [r4, #8]
 80042e6:	1b9b      	subs	r3, r3, r6
 80042e8:	60a3      	str	r3, [r4, #8]
 80042ea:	6823      	ldr	r3, [r4, #0]
 80042ec:	4433      	add	r3, r6
 80042ee:	6023      	str	r3, [r4, #0]
 80042f0:	2000      	movs	r0, #0
 80042f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042f6:	462a      	mov	r2, r5
 80042f8:	f000 fd28 	bl	8004d4c <_realloc_r>
 80042fc:	4606      	mov	r6, r0
 80042fe:	2800      	cmp	r0, #0
 8004300:	d1e0      	bne.n	80042c4 <__ssputs_r+0x5c>
 8004302:	6921      	ldr	r1, [r4, #16]
 8004304:	4650      	mov	r0, sl
 8004306:	f7ff ff65 	bl	80041d4 <_free_r>
 800430a:	230c      	movs	r3, #12
 800430c:	f8ca 3000 	str.w	r3, [sl]
 8004310:	89a3      	ldrh	r3, [r4, #12]
 8004312:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004316:	81a3      	strh	r3, [r4, #12]
 8004318:	f04f 30ff 	mov.w	r0, #4294967295
 800431c:	e7e9      	b.n	80042f2 <__ssputs_r+0x8a>
	...

08004320 <_svfiprintf_r>:
 8004320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004324:	4698      	mov	r8, r3
 8004326:	898b      	ldrh	r3, [r1, #12]
 8004328:	061b      	lsls	r3, r3, #24
 800432a:	b09d      	sub	sp, #116	@ 0x74
 800432c:	4607      	mov	r7, r0
 800432e:	460d      	mov	r5, r1
 8004330:	4614      	mov	r4, r2
 8004332:	d510      	bpl.n	8004356 <_svfiprintf_r+0x36>
 8004334:	690b      	ldr	r3, [r1, #16]
 8004336:	b973      	cbnz	r3, 8004356 <_svfiprintf_r+0x36>
 8004338:	2140      	movs	r1, #64	@ 0x40
 800433a:	f7ff fbfb 	bl	8003b34 <_malloc_r>
 800433e:	6028      	str	r0, [r5, #0]
 8004340:	6128      	str	r0, [r5, #16]
 8004342:	b930      	cbnz	r0, 8004352 <_svfiprintf_r+0x32>
 8004344:	230c      	movs	r3, #12
 8004346:	603b      	str	r3, [r7, #0]
 8004348:	f04f 30ff 	mov.w	r0, #4294967295
 800434c:	b01d      	add	sp, #116	@ 0x74
 800434e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004352:	2340      	movs	r3, #64	@ 0x40
 8004354:	616b      	str	r3, [r5, #20]
 8004356:	2300      	movs	r3, #0
 8004358:	9309      	str	r3, [sp, #36]	@ 0x24
 800435a:	2320      	movs	r3, #32
 800435c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004360:	f8cd 800c 	str.w	r8, [sp, #12]
 8004364:	2330      	movs	r3, #48	@ 0x30
 8004366:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004504 <_svfiprintf_r+0x1e4>
 800436a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800436e:	f04f 0901 	mov.w	r9, #1
 8004372:	4623      	mov	r3, r4
 8004374:	469a      	mov	sl, r3
 8004376:	f813 2b01 	ldrb.w	r2, [r3], #1
 800437a:	b10a      	cbz	r2, 8004380 <_svfiprintf_r+0x60>
 800437c:	2a25      	cmp	r2, #37	@ 0x25
 800437e:	d1f9      	bne.n	8004374 <_svfiprintf_r+0x54>
 8004380:	ebba 0b04 	subs.w	fp, sl, r4
 8004384:	d00b      	beq.n	800439e <_svfiprintf_r+0x7e>
 8004386:	465b      	mov	r3, fp
 8004388:	4622      	mov	r2, r4
 800438a:	4629      	mov	r1, r5
 800438c:	4638      	mov	r0, r7
 800438e:	f7ff ff6b 	bl	8004268 <__ssputs_r>
 8004392:	3001      	adds	r0, #1
 8004394:	f000 80a7 	beq.w	80044e6 <_svfiprintf_r+0x1c6>
 8004398:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800439a:	445a      	add	r2, fp
 800439c:	9209      	str	r2, [sp, #36]	@ 0x24
 800439e:	f89a 3000 	ldrb.w	r3, [sl]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	f000 809f 	beq.w	80044e6 <_svfiprintf_r+0x1c6>
 80043a8:	2300      	movs	r3, #0
 80043aa:	f04f 32ff 	mov.w	r2, #4294967295
 80043ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80043b2:	f10a 0a01 	add.w	sl, sl, #1
 80043b6:	9304      	str	r3, [sp, #16]
 80043b8:	9307      	str	r3, [sp, #28]
 80043ba:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80043be:	931a      	str	r3, [sp, #104]	@ 0x68
 80043c0:	4654      	mov	r4, sl
 80043c2:	2205      	movs	r2, #5
 80043c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043c8:	484e      	ldr	r0, [pc, #312]	@ (8004504 <_svfiprintf_r+0x1e4>)
 80043ca:	f7fb ff29 	bl	8000220 <memchr>
 80043ce:	9a04      	ldr	r2, [sp, #16]
 80043d0:	b9d8      	cbnz	r0, 800440a <_svfiprintf_r+0xea>
 80043d2:	06d0      	lsls	r0, r2, #27
 80043d4:	bf44      	itt	mi
 80043d6:	2320      	movmi	r3, #32
 80043d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80043dc:	0711      	lsls	r1, r2, #28
 80043de:	bf44      	itt	mi
 80043e0:	232b      	movmi	r3, #43	@ 0x2b
 80043e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80043e6:	f89a 3000 	ldrb.w	r3, [sl]
 80043ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80043ec:	d015      	beq.n	800441a <_svfiprintf_r+0xfa>
 80043ee:	9a07      	ldr	r2, [sp, #28]
 80043f0:	4654      	mov	r4, sl
 80043f2:	2000      	movs	r0, #0
 80043f4:	f04f 0c0a 	mov.w	ip, #10
 80043f8:	4621      	mov	r1, r4
 80043fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80043fe:	3b30      	subs	r3, #48	@ 0x30
 8004400:	2b09      	cmp	r3, #9
 8004402:	d94b      	bls.n	800449c <_svfiprintf_r+0x17c>
 8004404:	b1b0      	cbz	r0, 8004434 <_svfiprintf_r+0x114>
 8004406:	9207      	str	r2, [sp, #28]
 8004408:	e014      	b.n	8004434 <_svfiprintf_r+0x114>
 800440a:	eba0 0308 	sub.w	r3, r0, r8
 800440e:	fa09 f303 	lsl.w	r3, r9, r3
 8004412:	4313      	orrs	r3, r2
 8004414:	9304      	str	r3, [sp, #16]
 8004416:	46a2      	mov	sl, r4
 8004418:	e7d2      	b.n	80043c0 <_svfiprintf_r+0xa0>
 800441a:	9b03      	ldr	r3, [sp, #12]
 800441c:	1d19      	adds	r1, r3, #4
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	9103      	str	r1, [sp, #12]
 8004422:	2b00      	cmp	r3, #0
 8004424:	bfbb      	ittet	lt
 8004426:	425b      	neglt	r3, r3
 8004428:	f042 0202 	orrlt.w	r2, r2, #2
 800442c:	9307      	strge	r3, [sp, #28]
 800442e:	9307      	strlt	r3, [sp, #28]
 8004430:	bfb8      	it	lt
 8004432:	9204      	strlt	r2, [sp, #16]
 8004434:	7823      	ldrb	r3, [r4, #0]
 8004436:	2b2e      	cmp	r3, #46	@ 0x2e
 8004438:	d10a      	bne.n	8004450 <_svfiprintf_r+0x130>
 800443a:	7863      	ldrb	r3, [r4, #1]
 800443c:	2b2a      	cmp	r3, #42	@ 0x2a
 800443e:	d132      	bne.n	80044a6 <_svfiprintf_r+0x186>
 8004440:	9b03      	ldr	r3, [sp, #12]
 8004442:	1d1a      	adds	r2, r3, #4
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	9203      	str	r2, [sp, #12]
 8004448:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800444c:	3402      	adds	r4, #2
 800444e:	9305      	str	r3, [sp, #20]
 8004450:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004514 <_svfiprintf_r+0x1f4>
 8004454:	7821      	ldrb	r1, [r4, #0]
 8004456:	2203      	movs	r2, #3
 8004458:	4650      	mov	r0, sl
 800445a:	f7fb fee1 	bl	8000220 <memchr>
 800445e:	b138      	cbz	r0, 8004470 <_svfiprintf_r+0x150>
 8004460:	9b04      	ldr	r3, [sp, #16]
 8004462:	eba0 000a 	sub.w	r0, r0, sl
 8004466:	2240      	movs	r2, #64	@ 0x40
 8004468:	4082      	lsls	r2, r0
 800446a:	4313      	orrs	r3, r2
 800446c:	3401      	adds	r4, #1
 800446e:	9304      	str	r3, [sp, #16]
 8004470:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004474:	4824      	ldr	r0, [pc, #144]	@ (8004508 <_svfiprintf_r+0x1e8>)
 8004476:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800447a:	2206      	movs	r2, #6
 800447c:	f7fb fed0 	bl	8000220 <memchr>
 8004480:	2800      	cmp	r0, #0
 8004482:	d036      	beq.n	80044f2 <_svfiprintf_r+0x1d2>
 8004484:	4b21      	ldr	r3, [pc, #132]	@ (800450c <_svfiprintf_r+0x1ec>)
 8004486:	bb1b      	cbnz	r3, 80044d0 <_svfiprintf_r+0x1b0>
 8004488:	9b03      	ldr	r3, [sp, #12]
 800448a:	3307      	adds	r3, #7
 800448c:	f023 0307 	bic.w	r3, r3, #7
 8004490:	3308      	adds	r3, #8
 8004492:	9303      	str	r3, [sp, #12]
 8004494:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004496:	4433      	add	r3, r6
 8004498:	9309      	str	r3, [sp, #36]	@ 0x24
 800449a:	e76a      	b.n	8004372 <_svfiprintf_r+0x52>
 800449c:	fb0c 3202 	mla	r2, ip, r2, r3
 80044a0:	460c      	mov	r4, r1
 80044a2:	2001      	movs	r0, #1
 80044a4:	e7a8      	b.n	80043f8 <_svfiprintf_r+0xd8>
 80044a6:	2300      	movs	r3, #0
 80044a8:	3401      	adds	r4, #1
 80044aa:	9305      	str	r3, [sp, #20]
 80044ac:	4619      	mov	r1, r3
 80044ae:	f04f 0c0a 	mov.w	ip, #10
 80044b2:	4620      	mov	r0, r4
 80044b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80044b8:	3a30      	subs	r2, #48	@ 0x30
 80044ba:	2a09      	cmp	r2, #9
 80044bc:	d903      	bls.n	80044c6 <_svfiprintf_r+0x1a6>
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d0c6      	beq.n	8004450 <_svfiprintf_r+0x130>
 80044c2:	9105      	str	r1, [sp, #20]
 80044c4:	e7c4      	b.n	8004450 <_svfiprintf_r+0x130>
 80044c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80044ca:	4604      	mov	r4, r0
 80044cc:	2301      	movs	r3, #1
 80044ce:	e7f0      	b.n	80044b2 <_svfiprintf_r+0x192>
 80044d0:	ab03      	add	r3, sp, #12
 80044d2:	9300      	str	r3, [sp, #0]
 80044d4:	462a      	mov	r2, r5
 80044d6:	4b0e      	ldr	r3, [pc, #56]	@ (8004510 <_svfiprintf_r+0x1f0>)
 80044d8:	a904      	add	r1, sp, #16
 80044da:	4638      	mov	r0, r7
 80044dc:	f3af 8000 	nop.w
 80044e0:	1c42      	adds	r2, r0, #1
 80044e2:	4606      	mov	r6, r0
 80044e4:	d1d6      	bne.n	8004494 <_svfiprintf_r+0x174>
 80044e6:	89ab      	ldrh	r3, [r5, #12]
 80044e8:	065b      	lsls	r3, r3, #25
 80044ea:	f53f af2d 	bmi.w	8004348 <_svfiprintf_r+0x28>
 80044ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80044f0:	e72c      	b.n	800434c <_svfiprintf_r+0x2c>
 80044f2:	ab03      	add	r3, sp, #12
 80044f4:	9300      	str	r3, [sp, #0]
 80044f6:	462a      	mov	r2, r5
 80044f8:	4b05      	ldr	r3, [pc, #20]	@ (8004510 <_svfiprintf_r+0x1f0>)
 80044fa:	a904      	add	r1, sp, #16
 80044fc:	4638      	mov	r0, r7
 80044fe:	f000 f9bb 	bl	8004878 <_printf_i>
 8004502:	e7ed      	b.n	80044e0 <_svfiprintf_r+0x1c0>
 8004504:	08006b98 	.word	0x08006b98
 8004508:	08006ba2 	.word	0x08006ba2
 800450c:	00000000 	.word	0x00000000
 8004510:	08004269 	.word	0x08004269
 8004514:	08006b9e 	.word	0x08006b9e

08004518 <__sfputc_r>:
 8004518:	6893      	ldr	r3, [r2, #8]
 800451a:	3b01      	subs	r3, #1
 800451c:	2b00      	cmp	r3, #0
 800451e:	b410      	push	{r4}
 8004520:	6093      	str	r3, [r2, #8]
 8004522:	da08      	bge.n	8004536 <__sfputc_r+0x1e>
 8004524:	6994      	ldr	r4, [r2, #24]
 8004526:	42a3      	cmp	r3, r4
 8004528:	db01      	blt.n	800452e <__sfputc_r+0x16>
 800452a:	290a      	cmp	r1, #10
 800452c:	d103      	bne.n	8004536 <__sfputc_r+0x1e>
 800452e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004532:	f7ff bd20 	b.w	8003f76 <__swbuf_r>
 8004536:	6813      	ldr	r3, [r2, #0]
 8004538:	1c58      	adds	r0, r3, #1
 800453a:	6010      	str	r0, [r2, #0]
 800453c:	7019      	strb	r1, [r3, #0]
 800453e:	4608      	mov	r0, r1
 8004540:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004544:	4770      	bx	lr

08004546 <__sfputs_r>:
 8004546:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004548:	4606      	mov	r6, r0
 800454a:	460f      	mov	r7, r1
 800454c:	4614      	mov	r4, r2
 800454e:	18d5      	adds	r5, r2, r3
 8004550:	42ac      	cmp	r4, r5
 8004552:	d101      	bne.n	8004558 <__sfputs_r+0x12>
 8004554:	2000      	movs	r0, #0
 8004556:	e007      	b.n	8004568 <__sfputs_r+0x22>
 8004558:	f814 1b01 	ldrb.w	r1, [r4], #1
 800455c:	463a      	mov	r2, r7
 800455e:	4630      	mov	r0, r6
 8004560:	f7ff ffda 	bl	8004518 <__sfputc_r>
 8004564:	1c43      	adds	r3, r0, #1
 8004566:	d1f3      	bne.n	8004550 <__sfputs_r+0xa>
 8004568:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800456c <_vfiprintf_r>:
 800456c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004570:	460d      	mov	r5, r1
 8004572:	b09d      	sub	sp, #116	@ 0x74
 8004574:	4614      	mov	r4, r2
 8004576:	4698      	mov	r8, r3
 8004578:	4606      	mov	r6, r0
 800457a:	b118      	cbz	r0, 8004584 <_vfiprintf_r+0x18>
 800457c:	6a03      	ldr	r3, [r0, #32]
 800457e:	b90b      	cbnz	r3, 8004584 <_vfiprintf_r+0x18>
 8004580:	f7ff fbf0 	bl	8003d64 <__sinit>
 8004584:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004586:	07d9      	lsls	r1, r3, #31
 8004588:	d405      	bmi.n	8004596 <_vfiprintf_r+0x2a>
 800458a:	89ab      	ldrh	r3, [r5, #12]
 800458c:	059a      	lsls	r2, r3, #22
 800458e:	d402      	bmi.n	8004596 <_vfiprintf_r+0x2a>
 8004590:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004592:	f7ff fe0e 	bl	80041b2 <__retarget_lock_acquire_recursive>
 8004596:	89ab      	ldrh	r3, [r5, #12]
 8004598:	071b      	lsls	r3, r3, #28
 800459a:	d501      	bpl.n	80045a0 <_vfiprintf_r+0x34>
 800459c:	692b      	ldr	r3, [r5, #16]
 800459e:	b99b      	cbnz	r3, 80045c8 <_vfiprintf_r+0x5c>
 80045a0:	4629      	mov	r1, r5
 80045a2:	4630      	mov	r0, r6
 80045a4:	f7ff fd26 	bl	8003ff4 <__swsetup_r>
 80045a8:	b170      	cbz	r0, 80045c8 <_vfiprintf_r+0x5c>
 80045aa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80045ac:	07dc      	lsls	r4, r3, #31
 80045ae:	d504      	bpl.n	80045ba <_vfiprintf_r+0x4e>
 80045b0:	f04f 30ff 	mov.w	r0, #4294967295
 80045b4:	b01d      	add	sp, #116	@ 0x74
 80045b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045ba:	89ab      	ldrh	r3, [r5, #12]
 80045bc:	0598      	lsls	r0, r3, #22
 80045be:	d4f7      	bmi.n	80045b0 <_vfiprintf_r+0x44>
 80045c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80045c2:	f7ff fdf7 	bl	80041b4 <__retarget_lock_release_recursive>
 80045c6:	e7f3      	b.n	80045b0 <_vfiprintf_r+0x44>
 80045c8:	2300      	movs	r3, #0
 80045ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80045cc:	2320      	movs	r3, #32
 80045ce:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80045d2:	f8cd 800c 	str.w	r8, [sp, #12]
 80045d6:	2330      	movs	r3, #48	@ 0x30
 80045d8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004788 <_vfiprintf_r+0x21c>
 80045dc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80045e0:	f04f 0901 	mov.w	r9, #1
 80045e4:	4623      	mov	r3, r4
 80045e6:	469a      	mov	sl, r3
 80045e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80045ec:	b10a      	cbz	r2, 80045f2 <_vfiprintf_r+0x86>
 80045ee:	2a25      	cmp	r2, #37	@ 0x25
 80045f0:	d1f9      	bne.n	80045e6 <_vfiprintf_r+0x7a>
 80045f2:	ebba 0b04 	subs.w	fp, sl, r4
 80045f6:	d00b      	beq.n	8004610 <_vfiprintf_r+0xa4>
 80045f8:	465b      	mov	r3, fp
 80045fa:	4622      	mov	r2, r4
 80045fc:	4629      	mov	r1, r5
 80045fe:	4630      	mov	r0, r6
 8004600:	f7ff ffa1 	bl	8004546 <__sfputs_r>
 8004604:	3001      	adds	r0, #1
 8004606:	f000 80a7 	beq.w	8004758 <_vfiprintf_r+0x1ec>
 800460a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800460c:	445a      	add	r2, fp
 800460e:	9209      	str	r2, [sp, #36]	@ 0x24
 8004610:	f89a 3000 	ldrb.w	r3, [sl]
 8004614:	2b00      	cmp	r3, #0
 8004616:	f000 809f 	beq.w	8004758 <_vfiprintf_r+0x1ec>
 800461a:	2300      	movs	r3, #0
 800461c:	f04f 32ff 	mov.w	r2, #4294967295
 8004620:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004624:	f10a 0a01 	add.w	sl, sl, #1
 8004628:	9304      	str	r3, [sp, #16]
 800462a:	9307      	str	r3, [sp, #28]
 800462c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004630:	931a      	str	r3, [sp, #104]	@ 0x68
 8004632:	4654      	mov	r4, sl
 8004634:	2205      	movs	r2, #5
 8004636:	f814 1b01 	ldrb.w	r1, [r4], #1
 800463a:	4853      	ldr	r0, [pc, #332]	@ (8004788 <_vfiprintf_r+0x21c>)
 800463c:	f7fb fdf0 	bl	8000220 <memchr>
 8004640:	9a04      	ldr	r2, [sp, #16]
 8004642:	b9d8      	cbnz	r0, 800467c <_vfiprintf_r+0x110>
 8004644:	06d1      	lsls	r1, r2, #27
 8004646:	bf44      	itt	mi
 8004648:	2320      	movmi	r3, #32
 800464a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800464e:	0713      	lsls	r3, r2, #28
 8004650:	bf44      	itt	mi
 8004652:	232b      	movmi	r3, #43	@ 0x2b
 8004654:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004658:	f89a 3000 	ldrb.w	r3, [sl]
 800465c:	2b2a      	cmp	r3, #42	@ 0x2a
 800465e:	d015      	beq.n	800468c <_vfiprintf_r+0x120>
 8004660:	9a07      	ldr	r2, [sp, #28]
 8004662:	4654      	mov	r4, sl
 8004664:	2000      	movs	r0, #0
 8004666:	f04f 0c0a 	mov.w	ip, #10
 800466a:	4621      	mov	r1, r4
 800466c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004670:	3b30      	subs	r3, #48	@ 0x30
 8004672:	2b09      	cmp	r3, #9
 8004674:	d94b      	bls.n	800470e <_vfiprintf_r+0x1a2>
 8004676:	b1b0      	cbz	r0, 80046a6 <_vfiprintf_r+0x13a>
 8004678:	9207      	str	r2, [sp, #28]
 800467a:	e014      	b.n	80046a6 <_vfiprintf_r+0x13a>
 800467c:	eba0 0308 	sub.w	r3, r0, r8
 8004680:	fa09 f303 	lsl.w	r3, r9, r3
 8004684:	4313      	orrs	r3, r2
 8004686:	9304      	str	r3, [sp, #16]
 8004688:	46a2      	mov	sl, r4
 800468a:	e7d2      	b.n	8004632 <_vfiprintf_r+0xc6>
 800468c:	9b03      	ldr	r3, [sp, #12]
 800468e:	1d19      	adds	r1, r3, #4
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	9103      	str	r1, [sp, #12]
 8004694:	2b00      	cmp	r3, #0
 8004696:	bfbb      	ittet	lt
 8004698:	425b      	neglt	r3, r3
 800469a:	f042 0202 	orrlt.w	r2, r2, #2
 800469e:	9307      	strge	r3, [sp, #28]
 80046a0:	9307      	strlt	r3, [sp, #28]
 80046a2:	bfb8      	it	lt
 80046a4:	9204      	strlt	r2, [sp, #16]
 80046a6:	7823      	ldrb	r3, [r4, #0]
 80046a8:	2b2e      	cmp	r3, #46	@ 0x2e
 80046aa:	d10a      	bne.n	80046c2 <_vfiprintf_r+0x156>
 80046ac:	7863      	ldrb	r3, [r4, #1]
 80046ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80046b0:	d132      	bne.n	8004718 <_vfiprintf_r+0x1ac>
 80046b2:	9b03      	ldr	r3, [sp, #12]
 80046b4:	1d1a      	adds	r2, r3, #4
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	9203      	str	r2, [sp, #12]
 80046ba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80046be:	3402      	adds	r4, #2
 80046c0:	9305      	str	r3, [sp, #20]
 80046c2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004798 <_vfiprintf_r+0x22c>
 80046c6:	7821      	ldrb	r1, [r4, #0]
 80046c8:	2203      	movs	r2, #3
 80046ca:	4650      	mov	r0, sl
 80046cc:	f7fb fda8 	bl	8000220 <memchr>
 80046d0:	b138      	cbz	r0, 80046e2 <_vfiprintf_r+0x176>
 80046d2:	9b04      	ldr	r3, [sp, #16]
 80046d4:	eba0 000a 	sub.w	r0, r0, sl
 80046d8:	2240      	movs	r2, #64	@ 0x40
 80046da:	4082      	lsls	r2, r0
 80046dc:	4313      	orrs	r3, r2
 80046de:	3401      	adds	r4, #1
 80046e0:	9304      	str	r3, [sp, #16]
 80046e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046e6:	4829      	ldr	r0, [pc, #164]	@ (800478c <_vfiprintf_r+0x220>)
 80046e8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80046ec:	2206      	movs	r2, #6
 80046ee:	f7fb fd97 	bl	8000220 <memchr>
 80046f2:	2800      	cmp	r0, #0
 80046f4:	d03f      	beq.n	8004776 <_vfiprintf_r+0x20a>
 80046f6:	4b26      	ldr	r3, [pc, #152]	@ (8004790 <_vfiprintf_r+0x224>)
 80046f8:	bb1b      	cbnz	r3, 8004742 <_vfiprintf_r+0x1d6>
 80046fa:	9b03      	ldr	r3, [sp, #12]
 80046fc:	3307      	adds	r3, #7
 80046fe:	f023 0307 	bic.w	r3, r3, #7
 8004702:	3308      	adds	r3, #8
 8004704:	9303      	str	r3, [sp, #12]
 8004706:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004708:	443b      	add	r3, r7
 800470a:	9309      	str	r3, [sp, #36]	@ 0x24
 800470c:	e76a      	b.n	80045e4 <_vfiprintf_r+0x78>
 800470e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004712:	460c      	mov	r4, r1
 8004714:	2001      	movs	r0, #1
 8004716:	e7a8      	b.n	800466a <_vfiprintf_r+0xfe>
 8004718:	2300      	movs	r3, #0
 800471a:	3401      	adds	r4, #1
 800471c:	9305      	str	r3, [sp, #20]
 800471e:	4619      	mov	r1, r3
 8004720:	f04f 0c0a 	mov.w	ip, #10
 8004724:	4620      	mov	r0, r4
 8004726:	f810 2b01 	ldrb.w	r2, [r0], #1
 800472a:	3a30      	subs	r2, #48	@ 0x30
 800472c:	2a09      	cmp	r2, #9
 800472e:	d903      	bls.n	8004738 <_vfiprintf_r+0x1cc>
 8004730:	2b00      	cmp	r3, #0
 8004732:	d0c6      	beq.n	80046c2 <_vfiprintf_r+0x156>
 8004734:	9105      	str	r1, [sp, #20]
 8004736:	e7c4      	b.n	80046c2 <_vfiprintf_r+0x156>
 8004738:	fb0c 2101 	mla	r1, ip, r1, r2
 800473c:	4604      	mov	r4, r0
 800473e:	2301      	movs	r3, #1
 8004740:	e7f0      	b.n	8004724 <_vfiprintf_r+0x1b8>
 8004742:	ab03      	add	r3, sp, #12
 8004744:	9300      	str	r3, [sp, #0]
 8004746:	462a      	mov	r2, r5
 8004748:	4b12      	ldr	r3, [pc, #72]	@ (8004794 <_vfiprintf_r+0x228>)
 800474a:	a904      	add	r1, sp, #16
 800474c:	4630      	mov	r0, r6
 800474e:	f3af 8000 	nop.w
 8004752:	4607      	mov	r7, r0
 8004754:	1c78      	adds	r0, r7, #1
 8004756:	d1d6      	bne.n	8004706 <_vfiprintf_r+0x19a>
 8004758:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800475a:	07d9      	lsls	r1, r3, #31
 800475c:	d405      	bmi.n	800476a <_vfiprintf_r+0x1fe>
 800475e:	89ab      	ldrh	r3, [r5, #12]
 8004760:	059a      	lsls	r2, r3, #22
 8004762:	d402      	bmi.n	800476a <_vfiprintf_r+0x1fe>
 8004764:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004766:	f7ff fd25 	bl	80041b4 <__retarget_lock_release_recursive>
 800476a:	89ab      	ldrh	r3, [r5, #12]
 800476c:	065b      	lsls	r3, r3, #25
 800476e:	f53f af1f 	bmi.w	80045b0 <_vfiprintf_r+0x44>
 8004772:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004774:	e71e      	b.n	80045b4 <_vfiprintf_r+0x48>
 8004776:	ab03      	add	r3, sp, #12
 8004778:	9300      	str	r3, [sp, #0]
 800477a:	462a      	mov	r2, r5
 800477c:	4b05      	ldr	r3, [pc, #20]	@ (8004794 <_vfiprintf_r+0x228>)
 800477e:	a904      	add	r1, sp, #16
 8004780:	4630      	mov	r0, r6
 8004782:	f000 f879 	bl	8004878 <_printf_i>
 8004786:	e7e4      	b.n	8004752 <_vfiprintf_r+0x1e6>
 8004788:	08006b98 	.word	0x08006b98
 800478c:	08006ba2 	.word	0x08006ba2
 8004790:	00000000 	.word	0x00000000
 8004794:	08004547 	.word	0x08004547
 8004798:	08006b9e 	.word	0x08006b9e

0800479c <_printf_common>:
 800479c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047a0:	4616      	mov	r6, r2
 80047a2:	4698      	mov	r8, r3
 80047a4:	688a      	ldr	r2, [r1, #8]
 80047a6:	690b      	ldr	r3, [r1, #16]
 80047a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80047ac:	4293      	cmp	r3, r2
 80047ae:	bfb8      	it	lt
 80047b0:	4613      	movlt	r3, r2
 80047b2:	6033      	str	r3, [r6, #0]
 80047b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80047b8:	4607      	mov	r7, r0
 80047ba:	460c      	mov	r4, r1
 80047bc:	b10a      	cbz	r2, 80047c2 <_printf_common+0x26>
 80047be:	3301      	adds	r3, #1
 80047c0:	6033      	str	r3, [r6, #0]
 80047c2:	6823      	ldr	r3, [r4, #0]
 80047c4:	0699      	lsls	r1, r3, #26
 80047c6:	bf42      	ittt	mi
 80047c8:	6833      	ldrmi	r3, [r6, #0]
 80047ca:	3302      	addmi	r3, #2
 80047cc:	6033      	strmi	r3, [r6, #0]
 80047ce:	6825      	ldr	r5, [r4, #0]
 80047d0:	f015 0506 	ands.w	r5, r5, #6
 80047d4:	d106      	bne.n	80047e4 <_printf_common+0x48>
 80047d6:	f104 0a19 	add.w	sl, r4, #25
 80047da:	68e3      	ldr	r3, [r4, #12]
 80047dc:	6832      	ldr	r2, [r6, #0]
 80047de:	1a9b      	subs	r3, r3, r2
 80047e0:	42ab      	cmp	r3, r5
 80047e2:	dc26      	bgt.n	8004832 <_printf_common+0x96>
 80047e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80047e8:	6822      	ldr	r2, [r4, #0]
 80047ea:	3b00      	subs	r3, #0
 80047ec:	bf18      	it	ne
 80047ee:	2301      	movne	r3, #1
 80047f0:	0692      	lsls	r2, r2, #26
 80047f2:	d42b      	bmi.n	800484c <_printf_common+0xb0>
 80047f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80047f8:	4641      	mov	r1, r8
 80047fa:	4638      	mov	r0, r7
 80047fc:	47c8      	blx	r9
 80047fe:	3001      	adds	r0, #1
 8004800:	d01e      	beq.n	8004840 <_printf_common+0xa4>
 8004802:	6823      	ldr	r3, [r4, #0]
 8004804:	6922      	ldr	r2, [r4, #16]
 8004806:	f003 0306 	and.w	r3, r3, #6
 800480a:	2b04      	cmp	r3, #4
 800480c:	bf02      	ittt	eq
 800480e:	68e5      	ldreq	r5, [r4, #12]
 8004810:	6833      	ldreq	r3, [r6, #0]
 8004812:	1aed      	subeq	r5, r5, r3
 8004814:	68a3      	ldr	r3, [r4, #8]
 8004816:	bf0c      	ite	eq
 8004818:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800481c:	2500      	movne	r5, #0
 800481e:	4293      	cmp	r3, r2
 8004820:	bfc4      	itt	gt
 8004822:	1a9b      	subgt	r3, r3, r2
 8004824:	18ed      	addgt	r5, r5, r3
 8004826:	2600      	movs	r6, #0
 8004828:	341a      	adds	r4, #26
 800482a:	42b5      	cmp	r5, r6
 800482c:	d11a      	bne.n	8004864 <_printf_common+0xc8>
 800482e:	2000      	movs	r0, #0
 8004830:	e008      	b.n	8004844 <_printf_common+0xa8>
 8004832:	2301      	movs	r3, #1
 8004834:	4652      	mov	r2, sl
 8004836:	4641      	mov	r1, r8
 8004838:	4638      	mov	r0, r7
 800483a:	47c8      	blx	r9
 800483c:	3001      	adds	r0, #1
 800483e:	d103      	bne.n	8004848 <_printf_common+0xac>
 8004840:	f04f 30ff 	mov.w	r0, #4294967295
 8004844:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004848:	3501      	adds	r5, #1
 800484a:	e7c6      	b.n	80047da <_printf_common+0x3e>
 800484c:	18e1      	adds	r1, r4, r3
 800484e:	1c5a      	adds	r2, r3, #1
 8004850:	2030      	movs	r0, #48	@ 0x30
 8004852:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004856:	4422      	add	r2, r4
 8004858:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800485c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004860:	3302      	adds	r3, #2
 8004862:	e7c7      	b.n	80047f4 <_printf_common+0x58>
 8004864:	2301      	movs	r3, #1
 8004866:	4622      	mov	r2, r4
 8004868:	4641      	mov	r1, r8
 800486a:	4638      	mov	r0, r7
 800486c:	47c8      	blx	r9
 800486e:	3001      	adds	r0, #1
 8004870:	d0e6      	beq.n	8004840 <_printf_common+0xa4>
 8004872:	3601      	adds	r6, #1
 8004874:	e7d9      	b.n	800482a <_printf_common+0x8e>
	...

08004878 <_printf_i>:
 8004878:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800487c:	7e0f      	ldrb	r7, [r1, #24]
 800487e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004880:	2f78      	cmp	r7, #120	@ 0x78
 8004882:	4691      	mov	r9, r2
 8004884:	4680      	mov	r8, r0
 8004886:	460c      	mov	r4, r1
 8004888:	469a      	mov	sl, r3
 800488a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800488e:	d807      	bhi.n	80048a0 <_printf_i+0x28>
 8004890:	2f62      	cmp	r7, #98	@ 0x62
 8004892:	d80a      	bhi.n	80048aa <_printf_i+0x32>
 8004894:	2f00      	cmp	r7, #0
 8004896:	f000 80d2 	beq.w	8004a3e <_printf_i+0x1c6>
 800489a:	2f58      	cmp	r7, #88	@ 0x58
 800489c:	f000 80b9 	beq.w	8004a12 <_printf_i+0x19a>
 80048a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80048a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80048a8:	e03a      	b.n	8004920 <_printf_i+0xa8>
 80048aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80048ae:	2b15      	cmp	r3, #21
 80048b0:	d8f6      	bhi.n	80048a0 <_printf_i+0x28>
 80048b2:	a101      	add	r1, pc, #4	@ (adr r1, 80048b8 <_printf_i+0x40>)
 80048b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80048b8:	08004911 	.word	0x08004911
 80048bc:	08004925 	.word	0x08004925
 80048c0:	080048a1 	.word	0x080048a1
 80048c4:	080048a1 	.word	0x080048a1
 80048c8:	080048a1 	.word	0x080048a1
 80048cc:	080048a1 	.word	0x080048a1
 80048d0:	08004925 	.word	0x08004925
 80048d4:	080048a1 	.word	0x080048a1
 80048d8:	080048a1 	.word	0x080048a1
 80048dc:	080048a1 	.word	0x080048a1
 80048e0:	080048a1 	.word	0x080048a1
 80048e4:	08004a25 	.word	0x08004a25
 80048e8:	0800494f 	.word	0x0800494f
 80048ec:	080049df 	.word	0x080049df
 80048f0:	080048a1 	.word	0x080048a1
 80048f4:	080048a1 	.word	0x080048a1
 80048f8:	08004a47 	.word	0x08004a47
 80048fc:	080048a1 	.word	0x080048a1
 8004900:	0800494f 	.word	0x0800494f
 8004904:	080048a1 	.word	0x080048a1
 8004908:	080048a1 	.word	0x080048a1
 800490c:	080049e7 	.word	0x080049e7
 8004910:	6833      	ldr	r3, [r6, #0]
 8004912:	1d1a      	adds	r2, r3, #4
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	6032      	str	r2, [r6, #0]
 8004918:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800491c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004920:	2301      	movs	r3, #1
 8004922:	e09d      	b.n	8004a60 <_printf_i+0x1e8>
 8004924:	6833      	ldr	r3, [r6, #0]
 8004926:	6820      	ldr	r0, [r4, #0]
 8004928:	1d19      	adds	r1, r3, #4
 800492a:	6031      	str	r1, [r6, #0]
 800492c:	0606      	lsls	r6, r0, #24
 800492e:	d501      	bpl.n	8004934 <_printf_i+0xbc>
 8004930:	681d      	ldr	r5, [r3, #0]
 8004932:	e003      	b.n	800493c <_printf_i+0xc4>
 8004934:	0645      	lsls	r5, r0, #25
 8004936:	d5fb      	bpl.n	8004930 <_printf_i+0xb8>
 8004938:	f9b3 5000 	ldrsh.w	r5, [r3]
 800493c:	2d00      	cmp	r5, #0
 800493e:	da03      	bge.n	8004948 <_printf_i+0xd0>
 8004940:	232d      	movs	r3, #45	@ 0x2d
 8004942:	426d      	negs	r5, r5
 8004944:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004948:	4859      	ldr	r0, [pc, #356]	@ (8004ab0 <_printf_i+0x238>)
 800494a:	230a      	movs	r3, #10
 800494c:	e011      	b.n	8004972 <_printf_i+0xfa>
 800494e:	6821      	ldr	r1, [r4, #0]
 8004950:	6833      	ldr	r3, [r6, #0]
 8004952:	0608      	lsls	r0, r1, #24
 8004954:	f853 5b04 	ldr.w	r5, [r3], #4
 8004958:	d402      	bmi.n	8004960 <_printf_i+0xe8>
 800495a:	0649      	lsls	r1, r1, #25
 800495c:	bf48      	it	mi
 800495e:	b2ad      	uxthmi	r5, r5
 8004960:	2f6f      	cmp	r7, #111	@ 0x6f
 8004962:	4853      	ldr	r0, [pc, #332]	@ (8004ab0 <_printf_i+0x238>)
 8004964:	6033      	str	r3, [r6, #0]
 8004966:	bf14      	ite	ne
 8004968:	230a      	movne	r3, #10
 800496a:	2308      	moveq	r3, #8
 800496c:	2100      	movs	r1, #0
 800496e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004972:	6866      	ldr	r6, [r4, #4]
 8004974:	60a6      	str	r6, [r4, #8]
 8004976:	2e00      	cmp	r6, #0
 8004978:	bfa2      	ittt	ge
 800497a:	6821      	ldrge	r1, [r4, #0]
 800497c:	f021 0104 	bicge.w	r1, r1, #4
 8004980:	6021      	strge	r1, [r4, #0]
 8004982:	b90d      	cbnz	r5, 8004988 <_printf_i+0x110>
 8004984:	2e00      	cmp	r6, #0
 8004986:	d04b      	beq.n	8004a20 <_printf_i+0x1a8>
 8004988:	4616      	mov	r6, r2
 800498a:	fbb5 f1f3 	udiv	r1, r5, r3
 800498e:	fb03 5711 	mls	r7, r3, r1, r5
 8004992:	5dc7      	ldrb	r7, [r0, r7]
 8004994:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004998:	462f      	mov	r7, r5
 800499a:	42bb      	cmp	r3, r7
 800499c:	460d      	mov	r5, r1
 800499e:	d9f4      	bls.n	800498a <_printf_i+0x112>
 80049a0:	2b08      	cmp	r3, #8
 80049a2:	d10b      	bne.n	80049bc <_printf_i+0x144>
 80049a4:	6823      	ldr	r3, [r4, #0]
 80049a6:	07df      	lsls	r7, r3, #31
 80049a8:	d508      	bpl.n	80049bc <_printf_i+0x144>
 80049aa:	6923      	ldr	r3, [r4, #16]
 80049ac:	6861      	ldr	r1, [r4, #4]
 80049ae:	4299      	cmp	r1, r3
 80049b0:	bfde      	ittt	le
 80049b2:	2330      	movle	r3, #48	@ 0x30
 80049b4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80049b8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80049bc:	1b92      	subs	r2, r2, r6
 80049be:	6122      	str	r2, [r4, #16]
 80049c0:	f8cd a000 	str.w	sl, [sp]
 80049c4:	464b      	mov	r3, r9
 80049c6:	aa03      	add	r2, sp, #12
 80049c8:	4621      	mov	r1, r4
 80049ca:	4640      	mov	r0, r8
 80049cc:	f7ff fee6 	bl	800479c <_printf_common>
 80049d0:	3001      	adds	r0, #1
 80049d2:	d14a      	bne.n	8004a6a <_printf_i+0x1f2>
 80049d4:	f04f 30ff 	mov.w	r0, #4294967295
 80049d8:	b004      	add	sp, #16
 80049da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049de:	6823      	ldr	r3, [r4, #0]
 80049e0:	f043 0320 	orr.w	r3, r3, #32
 80049e4:	6023      	str	r3, [r4, #0]
 80049e6:	4833      	ldr	r0, [pc, #204]	@ (8004ab4 <_printf_i+0x23c>)
 80049e8:	2778      	movs	r7, #120	@ 0x78
 80049ea:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80049ee:	6823      	ldr	r3, [r4, #0]
 80049f0:	6831      	ldr	r1, [r6, #0]
 80049f2:	061f      	lsls	r7, r3, #24
 80049f4:	f851 5b04 	ldr.w	r5, [r1], #4
 80049f8:	d402      	bmi.n	8004a00 <_printf_i+0x188>
 80049fa:	065f      	lsls	r7, r3, #25
 80049fc:	bf48      	it	mi
 80049fe:	b2ad      	uxthmi	r5, r5
 8004a00:	6031      	str	r1, [r6, #0]
 8004a02:	07d9      	lsls	r1, r3, #31
 8004a04:	bf44      	itt	mi
 8004a06:	f043 0320 	orrmi.w	r3, r3, #32
 8004a0a:	6023      	strmi	r3, [r4, #0]
 8004a0c:	b11d      	cbz	r5, 8004a16 <_printf_i+0x19e>
 8004a0e:	2310      	movs	r3, #16
 8004a10:	e7ac      	b.n	800496c <_printf_i+0xf4>
 8004a12:	4827      	ldr	r0, [pc, #156]	@ (8004ab0 <_printf_i+0x238>)
 8004a14:	e7e9      	b.n	80049ea <_printf_i+0x172>
 8004a16:	6823      	ldr	r3, [r4, #0]
 8004a18:	f023 0320 	bic.w	r3, r3, #32
 8004a1c:	6023      	str	r3, [r4, #0]
 8004a1e:	e7f6      	b.n	8004a0e <_printf_i+0x196>
 8004a20:	4616      	mov	r6, r2
 8004a22:	e7bd      	b.n	80049a0 <_printf_i+0x128>
 8004a24:	6833      	ldr	r3, [r6, #0]
 8004a26:	6825      	ldr	r5, [r4, #0]
 8004a28:	6961      	ldr	r1, [r4, #20]
 8004a2a:	1d18      	adds	r0, r3, #4
 8004a2c:	6030      	str	r0, [r6, #0]
 8004a2e:	062e      	lsls	r6, r5, #24
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	d501      	bpl.n	8004a38 <_printf_i+0x1c0>
 8004a34:	6019      	str	r1, [r3, #0]
 8004a36:	e002      	b.n	8004a3e <_printf_i+0x1c6>
 8004a38:	0668      	lsls	r0, r5, #25
 8004a3a:	d5fb      	bpl.n	8004a34 <_printf_i+0x1bc>
 8004a3c:	8019      	strh	r1, [r3, #0]
 8004a3e:	2300      	movs	r3, #0
 8004a40:	6123      	str	r3, [r4, #16]
 8004a42:	4616      	mov	r6, r2
 8004a44:	e7bc      	b.n	80049c0 <_printf_i+0x148>
 8004a46:	6833      	ldr	r3, [r6, #0]
 8004a48:	1d1a      	adds	r2, r3, #4
 8004a4a:	6032      	str	r2, [r6, #0]
 8004a4c:	681e      	ldr	r6, [r3, #0]
 8004a4e:	6862      	ldr	r2, [r4, #4]
 8004a50:	2100      	movs	r1, #0
 8004a52:	4630      	mov	r0, r6
 8004a54:	f7fb fbe4 	bl	8000220 <memchr>
 8004a58:	b108      	cbz	r0, 8004a5e <_printf_i+0x1e6>
 8004a5a:	1b80      	subs	r0, r0, r6
 8004a5c:	6060      	str	r0, [r4, #4]
 8004a5e:	6863      	ldr	r3, [r4, #4]
 8004a60:	6123      	str	r3, [r4, #16]
 8004a62:	2300      	movs	r3, #0
 8004a64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a68:	e7aa      	b.n	80049c0 <_printf_i+0x148>
 8004a6a:	6923      	ldr	r3, [r4, #16]
 8004a6c:	4632      	mov	r2, r6
 8004a6e:	4649      	mov	r1, r9
 8004a70:	4640      	mov	r0, r8
 8004a72:	47d0      	blx	sl
 8004a74:	3001      	adds	r0, #1
 8004a76:	d0ad      	beq.n	80049d4 <_printf_i+0x15c>
 8004a78:	6823      	ldr	r3, [r4, #0]
 8004a7a:	079b      	lsls	r3, r3, #30
 8004a7c:	d413      	bmi.n	8004aa6 <_printf_i+0x22e>
 8004a7e:	68e0      	ldr	r0, [r4, #12]
 8004a80:	9b03      	ldr	r3, [sp, #12]
 8004a82:	4298      	cmp	r0, r3
 8004a84:	bfb8      	it	lt
 8004a86:	4618      	movlt	r0, r3
 8004a88:	e7a6      	b.n	80049d8 <_printf_i+0x160>
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	4632      	mov	r2, r6
 8004a8e:	4649      	mov	r1, r9
 8004a90:	4640      	mov	r0, r8
 8004a92:	47d0      	blx	sl
 8004a94:	3001      	adds	r0, #1
 8004a96:	d09d      	beq.n	80049d4 <_printf_i+0x15c>
 8004a98:	3501      	adds	r5, #1
 8004a9a:	68e3      	ldr	r3, [r4, #12]
 8004a9c:	9903      	ldr	r1, [sp, #12]
 8004a9e:	1a5b      	subs	r3, r3, r1
 8004aa0:	42ab      	cmp	r3, r5
 8004aa2:	dcf2      	bgt.n	8004a8a <_printf_i+0x212>
 8004aa4:	e7eb      	b.n	8004a7e <_printf_i+0x206>
 8004aa6:	2500      	movs	r5, #0
 8004aa8:	f104 0619 	add.w	r6, r4, #25
 8004aac:	e7f5      	b.n	8004a9a <_printf_i+0x222>
 8004aae:	bf00      	nop
 8004ab0:	08006ba9 	.word	0x08006ba9
 8004ab4:	08006bba 	.word	0x08006bba

08004ab8 <__sflush_r>:
 8004ab8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004abc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ac0:	0716      	lsls	r6, r2, #28
 8004ac2:	4605      	mov	r5, r0
 8004ac4:	460c      	mov	r4, r1
 8004ac6:	d454      	bmi.n	8004b72 <__sflush_r+0xba>
 8004ac8:	684b      	ldr	r3, [r1, #4]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	dc02      	bgt.n	8004ad4 <__sflush_r+0x1c>
 8004ace:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	dd48      	ble.n	8004b66 <__sflush_r+0xae>
 8004ad4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004ad6:	2e00      	cmp	r6, #0
 8004ad8:	d045      	beq.n	8004b66 <__sflush_r+0xae>
 8004ada:	2300      	movs	r3, #0
 8004adc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004ae0:	682f      	ldr	r7, [r5, #0]
 8004ae2:	6a21      	ldr	r1, [r4, #32]
 8004ae4:	602b      	str	r3, [r5, #0]
 8004ae6:	d030      	beq.n	8004b4a <__sflush_r+0x92>
 8004ae8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004aea:	89a3      	ldrh	r3, [r4, #12]
 8004aec:	0759      	lsls	r1, r3, #29
 8004aee:	d505      	bpl.n	8004afc <__sflush_r+0x44>
 8004af0:	6863      	ldr	r3, [r4, #4]
 8004af2:	1ad2      	subs	r2, r2, r3
 8004af4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004af6:	b10b      	cbz	r3, 8004afc <__sflush_r+0x44>
 8004af8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004afa:	1ad2      	subs	r2, r2, r3
 8004afc:	2300      	movs	r3, #0
 8004afe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004b00:	6a21      	ldr	r1, [r4, #32]
 8004b02:	4628      	mov	r0, r5
 8004b04:	47b0      	blx	r6
 8004b06:	1c43      	adds	r3, r0, #1
 8004b08:	89a3      	ldrh	r3, [r4, #12]
 8004b0a:	d106      	bne.n	8004b1a <__sflush_r+0x62>
 8004b0c:	6829      	ldr	r1, [r5, #0]
 8004b0e:	291d      	cmp	r1, #29
 8004b10:	d82b      	bhi.n	8004b6a <__sflush_r+0xb2>
 8004b12:	4a2a      	ldr	r2, [pc, #168]	@ (8004bbc <__sflush_r+0x104>)
 8004b14:	410a      	asrs	r2, r1
 8004b16:	07d6      	lsls	r6, r2, #31
 8004b18:	d427      	bmi.n	8004b6a <__sflush_r+0xb2>
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	6062      	str	r2, [r4, #4]
 8004b1e:	04d9      	lsls	r1, r3, #19
 8004b20:	6922      	ldr	r2, [r4, #16]
 8004b22:	6022      	str	r2, [r4, #0]
 8004b24:	d504      	bpl.n	8004b30 <__sflush_r+0x78>
 8004b26:	1c42      	adds	r2, r0, #1
 8004b28:	d101      	bne.n	8004b2e <__sflush_r+0x76>
 8004b2a:	682b      	ldr	r3, [r5, #0]
 8004b2c:	b903      	cbnz	r3, 8004b30 <__sflush_r+0x78>
 8004b2e:	6560      	str	r0, [r4, #84]	@ 0x54
 8004b30:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004b32:	602f      	str	r7, [r5, #0]
 8004b34:	b1b9      	cbz	r1, 8004b66 <__sflush_r+0xae>
 8004b36:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004b3a:	4299      	cmp	r1, r3
 8004b3c:	d002      	beq.n	8004b44 <__sflush_r+0x8c>
 8004b3e:	4628      	mov	r0, r5
 8004b40:	f7ff fb48 	bl	80041d4 <_free_r>
 8004b44:	2300      	movs	r3, #0
 8004b46:	6363      	str	r3, [r4, #52]	@ 0x34
 8004b48:	e00d      	b.n	8004b66 <__sflush_r+0xae>
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	4628      	mov	r0, r5
 8004b4e:	47b0      	blx	r6
 8004b50:	4602      	mov	r2, r0
 8004b52:	1c50      	adds	r0, r2, #1
 8004b54:	d1c9      	bne.n	8004aea <__sflush_r+0x32>
 8004b56:	682b      	ldr	r3, [r5, #0]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d0c6      	beq.n	8004aea <__sflush_r+0x32>
 8004b5c:	2b1d      	cmp	r3, #29
 8004b5e:	d001      	beq.n	8004b64 <__sflush_r+0xac>
 8004b60:	2b16      	cmp	r3, #22
 8004b62:	d11e      	bne.n	8004ba2 <__sflush_r+0xea>
 8004b64:	602f      	str	r7, [r5, #0]
 8004b66:	2000      	movs	r0, #0
 8004b68:	e022      	b.n	8004bb0 <__sflush_r+0xf8>
 8004b6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b6e:	b21b      	sxth	r3, r3
 8004b70:	e01b      	b.n	8004baa <__sflush_r+0xf2>
 8004b72:	690f      	ldr	r7, [r1, #16]
 8004b74:	2f00      	cmp	r7, #0
 8004b76:	d0f6      	beq.n	8004b66 <__sflush_r+0xae>
 8004b78:	0793      	lsls	r3, r2, #30
 8004b7a:	680e      	ldr	r6, [r1, #0]
 8004b7c:	bf08      	it	eq
 8004b7e:	694b      	ldreq	r3, [r1, #20]
 8004b80:	600f      	str	r7, [r1, #0]
 8004b82:	bf18      	it	ne
 8004b84:	2300      	movne	r3, #0
 8004b86:	eba6 0807 	sub.w	r8, r6, r7
 8004b8a:	608b      	str	r3, [r1, #8]
 8004b8c:	f1b8 0f00 	cmp.w	r8, #0
 8004b90:	dde9      	ble.n	8004b66 <__sflush_r+0xae>
 8004b92:	6a21      	ldr	r1, [r4, #32]
 8004b94:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004b96:	4643      	mov	r3, r8
 8004b98:	463a      	mov	r2, r7
 8004b9a:	4628      	mov	r0, r5
 8004b9c:	47b0      	blx	r6
 8004b9e:	2800      	cmp	r0, #0
 8004ba0:	dc08      	bgt.n	8004bb4 <__sflush_r+0xfc>
 8004ba2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ba6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004baa:	81a3      	strh	r3, [r4, #12]
 8004bac:	f04f 30ff 	mov.w	r0, #4294967295
 8004bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bb4:	4407      	add	r7, r0
 8004bb6:	eba8 0800 	sub.w	r8, r8, r0
 8004bba:	e7e7      	b.n	8004b8c <__sflush_r+0xd4>
 8004bbc:	dfbffffe 	.word	0xdfbffffe

08004bc0 <_fflush_r>:
 8004bc0:	b538      	push	{r3, r4, r5, lr}
 8004bc2:	690b      	ldr	r3, [r1, #16]
 8004bc4:	4605      	mov	r5, r0
 8004bc6:	460c      	mov	r4, r1
 8004bc8:	b913      	cbnz	r3, 8004bd0 <_fflush_r+0x10>
 8004bca:	2500      	movs	r5, #0
 8004bcc:	4628      	mov	r0, r5
 8004bce:	bd38      	pop	{r3, r4, r5, pc}
 8004bd0:	b118      	cbz	r0, 8004bda <_fflush_r+0x1a>
 8004bd2:	6a03      	ldr	r3, [r0, #32]
 8004bd4:	b90b      	cbnz	r3, 8004bda <_fflush_r+0x1a>
 8004bd6:	f7ff f8c5 	bl	8003d64 <__sinit>
 8004bda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d0f3      	beq.n	8004bca <_fflush_r+0xa>
 8004be2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004be4:	07d0      	lsls	r0, r2, #31
 8004be6:	d404      	bmi.n	8004bf2 <_fflush_r+0x32>
 8004be8:	0599      	lsls	r1, r3, #22
 8004bea:	d402      	bmi.n	8004bf2 <_fflush_r+0x32>
 8004bec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004bee:	f7ff fae0 	bl	80041b2 <__retarget_lock_acquire_recursive>
 8004bf2:	4628      	mov	r0, r5
 8004bf4:	4621      	mov	r1, r4
 8004bf6:	f7ff ff5f 	bl	8004ab8 <__sflush_r>
 8004bfa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004bfc:	07da      	lsls	r2, r3, #31
 8004bfe:	4605      	mov	r5, r0
 8004c00:	d4e4      	bmi.n	8004bcc <_fflush_r+0xc>
 8004c02:	89a3      	ldrh	r3, [r4, #12]
 8004c04:	059b      	lsls	r3, r3, #22
 8004c06:	d4e1      	bmi.n	8004bcc <_fflush_r+0xc>
 8004c08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004c0a:	f7ff fad3 	bl	80041b4 <__retarget_lock_release_recursive>
 8004c0e:	e7dd      	b.n	8004bcc <_fflush_r+0xc>

08004c10 <__swhatbuf_r>:
 8004c10:	b570      	push	{r4, r5, r6, lr}
 8004c12:	460c      	mov	r4, r1
 8004c14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c18:	2900      	cmp	r1, #0
 8004c1a:	b096      	sub	sp, #88	@ 0x58
 8004c1c:	4615      	mov	r5, r2
 8004c1e:	461e      	mov	r6, r3
 8004c20:	da0d      	bge.n	8004c3e <__swhatbuf_r+0x2e>
 8004c22:	89a3      	ldrh	r3, [r4, #12]
 8004c24:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004c28:	f04f 0100 	mov.w	r1, #0
 8004c2c:	bf14      	ite	ne
 8004c2e:	2340      	movne	r3, #64	@ 0x40
 8004c30:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004c34:	2000      	movs	r0, #0
 8004c36:	6031      	str	r1, [r6, #0]
 8004c38:	602b      	str	r3, [r5, #0]
 8004c3a:	b016      	add	sp, #88	@ 0x58
 8004c3c:	bd70      	pop	{r4, r5, r6, pc}
 8004c3e:	466a      	mov	r2, sp
 8004c40:	f000 f862 	bl	8004d08 <_fstat_r>
 8004c44:	2800      	cmp	r0, #0
 8004c46:	dbec      	blt.n	8004c22 <__swhatbuf_r+0x12>
 8004c48:	9901      	ldr	r1, [sp, #4]
 8004c4a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004c4e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004c52:	4259      	negs	r1, r3
 8004c54:	4159      	adcs	r1, r3
 8004c56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004c5a:	e7eb      	b.n	8004c34 <__swhatbuf_r+0x24>

08004c5c <__smakebuf_r>:
 8004c5c:	898b      	ldrh	r3, [r1, #12]
 8004c5e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c60:	079d      	lsls	r5, r3, #30
 8004c62:	4606      	mov	r6, r0
 8004c64:	460c      	mov	r4, r1
 8004c66:	d507      	bpl.n	8004c78 <__smakebuf_r+0x1c>
 8004c68:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004c6c:	6023      	str	r3, [r4, #0]
 8004c6e:	6123      	str	r3, [r4, #16]
 8004c70:	2301      	movs	r3, #1
 8004c72:	6163      	str	r3, [r4, #20]
 8004c74:	b003      	add	sp, #12
 8004c76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c78:	ab01      	add	r3, sp, #4
 8004c7a:	466a      	mov	r2, sp
 8004c7c:	f7ff ffc8 	bl	8004c10 <__swhatbuf_r>
 8004c80:	9f00      	ldr	r7, [sp, #0]
 8004c82:	4605      	mov	r5, r0
 8004c84:	4639      	mov	r1, r7
 8004c86:	4630      	mov	r0, r6
 8004c88:	f7fe ff54 	bl	8003b34 <_malloc_r>
 8004c8c:	b948      	cbnz	r0, 8004ca2 <__smakebuf_r+0x46>
 8004c8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c92:	059a      	lsls	r2, r3, #22
 8004c94:	d4ee      	bmi.n	8004c74 <__smakebuf_r+0x18>
 8004c96:	f023 0303 	bic.w	r3, r3, #3
 8004c9a:	f043 0302 	orr.w	r3, r3, #2
 8004c9e:	81a3      	strh	r3, [r4, #12]
 8004ca0:	e7e2      	b.n	8004c68 <__smakebuf_r+0xc>
 8004ca2:	89a3      	ldrh	r3, [r4, #12]
 8004ca4:	6020      	str	r0, [r4, #0]
 8004ca6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004caa:	81a3      	strh	r3, [r4, #12]
 8004cac:	9b01      	ldr	r3, [sp, #4]
 8004cae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004cb2:	b15b      	cbz	r3, 8004ccc <__smakebuf_r+0x70>
 8004cb4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004cb8:	4630      	mov	r0, r6
 8004cba:	f000 f837 	bl	8004d2c <_isatty_r>
 8004cbe:	b128      	cbz	r0, 8004ccc <__smakebuf_r+0x70>
 8004cc0:	89a3      	ldrh	r3, [r4, #12]
 8004cc2:	f023 0303 	bic.w	r3, r3, #3
 8004cc6:	f043 0301 	orr.w	r3, r3, #1
 8004cca:	81a3      	strh	r3, [r4, #12]
 8004ccc:	89a3      	ldrh	r3, [r4, #12]
 8004cce:	431d      	orrs	r5, r3
 8004cd0:	81a5      	strh	r5, [r4, #12]
 8004cd2:	e7cf      	b.n	8004c74 <__smakebuf_r+0x18>

08004cd4 <memmove>:
 8004cd4:	4288      	cmp	r0, r1
 8004cd6:	b510      	push	{r4, lr}
 8004cd8:	eb01 0402 	add.w	r4, r1, r2
 8004cdc:	d902      	bls.n	8004ce4 <memmove+0x10>
 8004cde:	4284      	cmp	r4, r0
 8004ce0:	4623      	mov	r3, r4
 8004ce2:	d807      	bhi.n	8004cf4 <memmove+0x20>
 8004ce4:	1e43      	subs	r3, r0, #1
 8004ce6:	42a1      	cmp	r1, r4
 8004ce8:	d008      	beq.n	8004cfc <memmove+0x28>
 8004cea:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004cee:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004cf2:	e7f8      	b.n	8004ce6 <memmove+0x12>
 8004cf4:	4402      	add	r2, r0
 8004cf6:	4601      	mov	r1, r0
 8004cf8:	428a      	cmp	r2, r1
 8004cfa:	d100      	bne.n	8004cfe <memmove+0x2a>
 8004cfc:	bd10      	pop	{r4, pc}
 8004cfe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004d02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004d06:	e7f7      	b.n	8004cf8 <memmove+0x24>

08004d08 <_fstat_r>:
 8004d08:	b538      	push	{r3, r4, r5, lr}
 8004d0a:	4d07      	ldr	r5, [pc, #28]	@ (8004d28 <_fstat_r+0x20>)
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	4604      	mov	r4, r0
 8004d10:	4608      	mov	r0, r1
 8004d12:	4611      	mov	r1, r2
 8004d14:	602b      	str	r3, [r5, #0]
 8004d16:	f7fb fd34 	bl	8000782 <_fstat>
 8004d1a:	1c43      	adds	r3, r0, #1
 8004d1c:	d102      	bne.n	8004d24 <_fstat_r+0x1c>
 8004d1e:	682b      	ldr	r3, [r5, #0]
 8004d20:	b103      	cbz	r3, 8004d24 <_fstat_r+0x1c>
 8004d22:	6023      	str	r3, [r4, #0]
 8004d24:	bd38      	pop	{r3, r4, r5, pc}
 8004d26:	bf00      	nop
 8004d28:	200002a8 	.word	0x200002a8

08004d2c <_isatty_r>:
 8004d2c:	b538      	push	{r3, r4, r5, lr}
 8004d2e:	4d06      	ldr	r5, [pc, #24]	@ (8004d48 <_isatty_r+0x1c>)
 8004d30:	2300      	movs	r3, #0
 8004d32:	4604      	mov	r4, r0
 8004d34:	4608      	mov	r0, r1
 8004d36:	602b      	str	r3, [r5, #0]
 8004d38:	f7fb fd33 	bl	80007a2 <_isatty>
 8004d3c:	1c43      	adds	r3, r0, #1
 8004d3e:	d102      	bne.n	8004d46 <_isatty_r+0x1a>
 8004d40:	682b      	ldr	r3, [r5, #0]
 8004d42:	b103      	cbz	r3, 8004d46 <_isatty_r+0x1a>
 8004d44:	6023      	str	r3, [r4, #0]
 8004d46:	bd38      	pop	{r3, r4, r5, pc}
 8004d48:	200002a8 	.word	0x200002a8

08004d4c <_realloc_r>:
 8004d4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d50:	4680      	mov	r8, r0
 8004d52:	4615      	mov	r5, r2
 8004d54:	460c      	mov	r4, r1
 8004d56:	b921      	cbnz	r1, 8004d62 <_realloc_r+0x16>
 8004d58:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004d5c:	4611      	mov	r1, r2
 8004d5e:	f7fe bee9 	b.w	8003b34 <_malloc_r>
 8004d62:	b92a      	cbnz	r2, 8004d70 <_realloc_r+0x24>
 8004d64:	f7ff fa36 	bl	80041d4 <_free_r>
 8004d68:	2400      	movs	r4, #0
 8004d6a:	4620      	mov	r0, r4
 8004d6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d70:	f000 f81a 	bl	8004da8 <_malloc_usable_size_r>
 8004d74:	4285      	cmp	r5, r0
 8004d76:	4606      	mov	r6, r0
 8004d78:	d802      	bhi.n	8004d80 <_realloc_r+0x34>
 8004d7a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004d7e:	d8f4      	bhi.n	8004d6a <_realloc_r+0x1e>
 8004d80:	4629      	mov	r1, r5
 8004d82:	4640      	mov	r0, r8
 8004d84:	f7fe fed6 	bl	8003b34 <_malloc_r>
 8004d88:	4607      	mov	r7, r0
 8004d8a:	2800      	cmp	r0, #0
 8004d8c:	d0ec      	beq.n	8004d68 <_realloc_r+0x1c>
 8004d8e:	42b5      	cmp	r5, r6
 8004d90:	462a      	mov	r2, r5
 8004d92:	4621      	mov	r1, r4
 8004d94:	bf28      	it	cs
 8004d96:	4632      	movcs	r2, r6
 8004d98:	f7ff fa0d 	bl	80041b6 <memcpy>
 8004d9c:	4621      	mov	r1, r4
 8004d9e:	4640      	mov	r0, r8
 8004da0:	f7ff fa18 	bl	80041d4 <_free_r>
 8004da4:	463c      	mov	r4, r7
 8004da6:	e7e0      	b.n	8004d6a <_realloc_r+0x1e>

08004da8 <_malloc_usable_size_r>:
 8004da8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004dac:	1f18      	subs	r0, r3, #4
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	bfbc      	itt	lt
 8004db2:	580b      	ldrlt	r3, [r1, r0]
 8004db4:	18c0      	addlt	r0, r0, r3
 8004db6:	4770      	bx	lr

08004db8 <_init>:
 8004db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dba:	bf00      	nop
 8004dbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dbe:	bc08      	pop	{r3}
 8004dc0:	469e      	mov	lr, r3
 8004dc2:	4770      	bx	lr

08004dc4 <_fini>:
 8004dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dc6:	bf00      	nop
 8004dc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dca:	bc08      	pop	{r3}
 8004dcc:	469e      	mov	lr, r3
 8004dce:	4770      	bx	lr
