=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\llama3.2_3b_0shot_temp0.0\Prob116_m2014_q3/Prob116_m2014_q3_sample01 results\llama3.2_3b_0shot_temp0.0\Prob116_m2014_q3/Prob116_m2014_q3_sample01.sv dataset_code-complete-iccad2023/Prob116_m2014_q3_test.sv dataset_code-complete-iccad2023/Prob116_m2014_q3_ref.sv
Return code: 3

--- stdout ---


--- stderr ---
results\llama3.2_3b_0shot_temp0.0\Prob116_m2014_q3/Prob116_m2014_q3_sample01.sv:8: error: Unable to bind wire/reg/memory `d' in `tb.top_module1'
results\llama3.2_3b_0shot_temp0.0\Prob116_m2014_q3/Prob116_m2014_q3_sample01.sv:9: error: Unable to bind wire/reg/memory `d' in `tb.top_module1'
results\llama3.2_3b_0shot_temp0.0\Prob116_m2014_q3/Prob116_m2014_q3_sample01.sv:8: error: Unable to elaborate r-value: ((((x['sd3])&(x['sd2]))|(((~(x['sd3]))&(~(x['sd2])))^(d)))|((((x['sd3])&(~(x['sd2])))|((~(x['sd3]))&(x['sd2])))&(d)))|(((x['sd1])&(x['sd4]))|((x['sd1])&(~(x['sd4]))))
3 error(s) during elaboration.
