============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Fri May 17 15:11:15 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
RUN-1001 : Project manager successfully analyzed 39 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.434160s wall, 1.203125s user + 0.031250s system = 1.234375s CPU (86.1%)

RUN-1004 : used memory is 277 MB, reserved memory is 254 MB, peak memory is 283 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[0]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[0] -source  -master_clock clk -multiply_by 5.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[2]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[2]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[2] -source  -master_clock clk -multiply_by 8.3333 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4256312590336"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96443490631680"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96443490631680"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4269197492224"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 85749022064640"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4256312590336"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sdram_top_inst/clk_out is clkc0 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sd_reader/clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/clk_out as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10217 instances
RUN-0007 : 6378 luts, 2986 seqs, 471 mslices, 250 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 11415 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6807 nets have 2 pins
RUN-1001 : 3285 nets have [3 - 5] pins
RUN-1001 : 788 nets have [6 - 10] pins
RUN-1001 : 313 nets have [11 - 20] pins
RUN-1001 : 206 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1285     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     670     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  61   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 80
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10215 instances, 6378 luts, 2986 seqs, 721 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48337, tnet num: 11413, tinst num: 10215, tnode num: 58309, tedge num: 78959.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.132933s wall, 0.890625s user + 0.125000s system = 1.015625s CPU (89.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.76714e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10215.
PHY-3001 : Level 1 #clusters 1510.
PHY-3001 : End clustering;  0.087749s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (53.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 767987, overlap = 333.125
PHY-3002 : Step(2): len = 655169, overlap = 378.656
PHY-3002 : Step(3): len = 478210, overlap = 494.031
PHY-3002 : Step(4): len = 426583, overlap = 521.125
PHY-3002 : Step(5): len = 344797, overlap = 598
PHY-3002 : Step(6): len = 303285, overlap = 641.188
PHY-3002 : Step(7): len = 242130, overlap = 721.75
PHY-3002 : Step(8): len = 217093, overlap = 752.406
PHY-3002 : Step(9): len = 186100, overlap = 794.688
PHY-3002 : Step(10): len = 169614, overlap = 809.188
PHY-3002 : Step(11): len = 152463, overlap = 821.719
PHY-3002 : Step(12): len = 141106, overlap = 862.125
PHY-3002 : Step(13): len = 124353, overlap = 872.781
PHY-3002 : Step(14): len = 118386, overlap = 879.375
PHY-3002 : Step(15): len = 108258, overlap = 907.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.0051e-06
PHY-3002 : Step(16): len = 122039, overlap = 872.562
PHY-3002 : Step(17): len = 163763, overlap = 789.156
PHY-3002 : Step(18): len = 193326, overlap = 655.781
PHY-3002 : Step(19): len = 208157, overlap = 606.438
PHY-3002 : Step(20): len = 206477, overlap = 611.219
PHY-3002 : Step(21): len = 198447, overlap = 636.156
PHY-3002 : Step(22): len = 191463, overlap = 645.281
PHY-3002 : Step(23): len = 186576, overlap = 663.719
PHY-3002 : Step(24): len = 183037, overlap = 664.25
PHY-3002 : Step(25): len = 179307, overlap = 671.281
PHY-3002 : Step(26): len = 177032, overlap = 660.969
PHY-3002 : Step(27): len = 172729, overlap = 648.062
PHY-3002 : Step(28): len = 171268, overlap = 629.531
PHY-3002 : Step(29): len = 169793, overlap = 615.281
PHY-3002 : Step(30): len = 169518, overlap = 634.781
PHY-3002 : Step(31): len = 167011, overlap = 634.062
PHY-3002 : Step(32): len = 166340, overlap = 625.75
PHY-3002 : Step(33): len = 164604, overlap = 606.469
PHY-3002 : Step(34): len = 164146, overlap = 598.031
PHY-3002 : Step(35): len = 161994, overlap = 596.719
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.0102e-06
PHY-3002 : Step(36): len = 168718, overlap = 586.406
PHY-3002 : Step(37): len = 181584, overlap = 550.594
PHY-3002 : Step(38): len = 189230, overlap = 532.688
PHY-3002 : Step(39): len = 193278, overlap = 531.625
PHY-3002 : Step(40): len = 193740, overlap = 522.469
PHY-3002 : Step(41): len = 193718, overlap = 518.312
PHY-3002 : Step(42): len = 193701, overlap = 533.594
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.0204e-06
PHY-3002 : Step(43): len = 202939, overlap = 531.656
PHY-3002 : Step(44): len = 220223, overlap = 497.812
PHY-3002 : Step(45): len = 228076, overlap = 444.75
PHY-3002 : Step(46): len = 231445, overlap = 418.688
PHY-3002 : Step(47): len = 231999, overlap = 413.938
PHY-3002 : Step(48): len = 231932, overlap = 419.562
PHY-3002 : Step(49): len = 231710, overlap = 415.906
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.60408e-05
PHY-3002 : Step(50): len = 247449, overlap = 394.25
PHY-3002 : Step(51): len = 270443, overlap = 295.875
PHY-3002 : Step(52): len = 281314, overlap = 283.75
PHY-3002 : Step(53): len = 283127, overlap = 285.156
PHY-3002 : Step(54): len = 280639, overlap = 276.594
PHY-3002 : Step(55): len = 277881, overlap = 281.812
PHY-3002 : Step(56): len = 276628, overlap = 294.469
PHY-3002 : Step(57): len = 276209, overlap = 285.438
PHY-3002 : Step(58): len = 276498, overlap = 287.375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.20816e-05
PHY-3002 : Step(59): len = 292589, overlap = 242.812
PHY-3002 : Step(60): len = 310559, overlap = 223.812
PHY-3002 : Step(61): len = 319041, overlap = 232.156
PHY-3002 : Step(62): len = 322407, overlap = 230.938
PHY-3002 : Step(63): len = 322275, overlap = 227.781
PHY-3002 : Step(64): len = 323146, overlap = 241.5
PHY-3002 : Step(65): len = 323200, overlap = 236.625
PHY-3002 : Step(66): len = 322855, overlap = 241.188
PHY-3002 : Step(67): len = 322584, overlap = 254.969
PHY-3002 : Step(68): len = 322946, overlap = 244.344
PHY-3002 : Step(69): len = 323578, overlap = 246.375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.41632e-05
PHY-3002 : Step(70): len = 340109, overlap = 225.312
PHY-3002 : Step(71): len = 350929, overlap = 206.062
PHY-3002 : Step(72): len = 354008, overlap = 197.656
PHY-3002 : Step(73): len = 356000, overlap = 189.781
PHY-3002 : Step(74): len = 359018, overlap = 186.281
PHY-3002 : Step(75): len = 360846, overlap = 179.688
PHY-3002 : Step(76): len = 359203, overlap = 172.312
PHY-3002 : Step(77): len = 359322, overlap = 169.75
PHY-3002 : Step(78): len = 359906, overlap = 166.469
PHY-3002 : Step(79): len = 360284, overlap = 168.219
PHY-3002 : Step(80): len = 359185, overlap = 162.906
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000128326
PHY-3002 : Step(81): len = 372104, overlap = 162.719
PHY-3002 : Step(82): len = 379740, overlap = 150.844
PHY-3002 : Step(83): len = 381637, overlap = 151.531
PHY-3002 : Step(84): len = 383950, overlap = 147.969
PHY-3002 : Step(85): len = 388031, overlap = 143.812
PHY-3002 : Step(86): len = 390911, overlap = 137.531
PHY-3002 : Step(87): len = 389991, overlap = 137.25
PHY-3002 : Step(88): len = 390783, overlap = 139
PHY-3002 : Step(89): len = 392390, overlap = 140.469
PHY-3002 : Step(90): len = 392912, overlap = 137.688
PHY-3002 : Step(91): len = 391212, overlap = 139.562
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000252238
PHY-3002 : Step(92): len = 399768, overlap = 127.969
PHY-3002 : Step(93): len = 405090, overlap = 117.375
PHY-3002 : Step(94): len = 405960, overlap = 119.75
PHY-3002 : Step(95): len = 408355, overlap = 119.438
PHY-3002 : Step(96): len = 413194, overlap = 121.125
PHY-3002 : Step(97): len = 416100, overlap = 118.688
PHY-3002 : Step(98): len = 414812, overlap = 115.625
PHY-3002 : Step(99): len = 415223, overlap = 125.469
PHY-3002 : Step(100): len = 417474, overlap = 119.156
PHY-3002 : Step(101): len = 418461, overlap = 128.344
PHY-3002 : Step(102): len = 417120, overlap = 120.812
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000474833
PHY-3002 : Step(103): len = 422364, overlap = 123.375
PHY-3002 : Step(104): len = 426271, overlap = 118.719
PHY-3002 : Step(105): len = 426992, overlap = 111.562
PHY-3002 : Step(106): len = 429015, overlap = 105.312
PHY-3002 : Step(107): len = 432674, overlap = 107.062
PHY-3002 : Step(108): len = 435011, overlap = 108.812
PHY-3002 : Step(109): len = 434457, overlap = 108.969
PHY-3002 : Step(110): len = 435073, overlap = 115.031
PHY-3002 : Step(111): len = 437231, overlap = 117.906
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000949665
PHY-3002 : Step(112): len = 441626, overlap = 113.031
PHY-3002 : Step(113): len = 446143, overlap = 95.4062
PHY-3002 : Step(114): len = 447073, overlap = 96.0312
PHY-3002 : Step(115): len = 448571, overlap = 91.8438
PHY-3002 : Step(116): len = 451670, overlap = 92.625
PHY-3002 : Step(117): len = 456080, overlap = 93.9375
PHY-3002 : Step(118): len = 457369, overlap = 95.4688
PHY-3002 : Step(119): len = 458792, overlap = 100.594
PHY-3002 : Step(120): len = 460768, overlap = 95.3438
PHY-3002 : Step(121): len = 461698, overlap = 88.0312
PHY-3002 : Step(122): len = 461219, overlap = 88.3438
PHY-3002 : Step(123): len = 461327, overlap = 91.25
PHY-3002 : Step(124): len = 462632, overlap = 93.5625
PHY-3002 : Step(125): len = 462859, overlap = 93.6562
PHY-3002 : Step(126): len = 462889, overlap = 90.4062
PHY-3002 : Step(127): len = 463056, overlap = 91.1562
PHY-3002 : Step(128): len = 462771, overlap = 93.2812
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00160706
PHY-3002 : Step(129): len = 464523, overlap = 86.5312
PHY-3002 : Step(130): len = 466015, overlap = 88.7812
PHY-3002 : Step(131): len = 466119, overlap = 89.3438
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00267792
PHY-3002 : Step(132): len = 467680, overlap = 76.4688
PHY-3002 : Step(133): len = 469743, overlap = 79.1562
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016338s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (95.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11415.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 621112, over cnt = 1320(3%), over = 7247, worst = 38
PHY-1001 : End global iterations;  0.320488s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (29.3%)

PHY-1001 : Congestion index: top1 = 81.38, top5 = 61.14, top10 = 52.30, top15 = 46.25.
PHY-3001 : End congestion estimation;  0.483024s wall, 0.109375s user + 0.125000s system = 0.234375s CPU (48.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.445224s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (80.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000154877
PHY-3002 : Step(134): len = 522402, overlap = 43.5938
PHY-3002 : Step(135): len = 522901, overlap = 31.5625
PHY-3002 : Step(136): len = 518748, overlap = 32.1562
PHY-3002 : Step(137): len = 515302, overlap = 30.3125
PHY-3002 : Step(138): len = 513777, overlap = 27.0312
PHY-3002 : Step(139): len = 511742, overlap = 24.9062
PHY-3002 : Step(140): len = 511169, overlap = 21.5312
PHY-3002 : Step(141): len = 508022, overlap = 22.6875
PHY-3002 : Step(142): len = 506157, overlap = 21.4688
PHY-3002 : Step(143): len = 502556, overlap = 20.25
PHY-3002 : Step(144): len = 500379, overlap = 20.0312
PHY-3002 : Step(145): len = 497091, overlap = 19.9062
PHY-3002 : Step(146): len = 494804, overlap = 20.125
PHY-3002 : Step(147): len = 492151, overlap = 20.1875
PHY-3002 : Step(148): len = 489788, overlap = 19.125
PHY-3002 : Step(149): len = 487533, overlap = 17.6562
PHY-3002 : Step(150): len = 485836, overlap = 18.2188
PHY-3002 : Step(151): len = 483832, overlap = 17.4375
PHY-3002 : Step(152): len = 482781, overlap = 14.5
PHY-3002 : Step(153): len = 481567, overlap = 12.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000309754
PHY-3002 : Step(154): len = 482895, overlap = 12.9375
PHY-3002 : Step(155): len = 486693, overlap = 13.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000505569
PHY-3002 : Step(156): len = 488027, overlap = 13.6875
PHY-3002 : Step(157): len = 498416, overlap = 12.5625
PHY-3002 : Step(158): len = 502857, overlap = 13.8125
PHY-3002 : Step(159): len = 505797, overlap = 13.6562
PHY-3002 : Step(160): len = 507309, overlap = 12.0312
PHY-3002 : Step(161): len = 510043, overlap = 11.5625
PHY-3002 : Step(162): len = 511098, overlap = 10.9062
PHY-3002 : Step(163): len = 512657, overlap = 10.2188
PHY-3002 : Step(164): len = 513849, overlap = 10.1875
PHY-3002 : Step(165): len = 514211, overlap = 12.1562
PHY-3002 : Step(166): len = 513712, overlap = 12.7812
PHY-3002 : Step(167): len = 512246, overlap = 11.375
PHY-3002 : Step(168): len = 511113, overlap = 10.875
PHY-3002 : Step(169): len = 509931, overlap = 10.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00101114
PHY-3002 : Step(170): len = 510854, overlap = 7.6875
PHY-3002 : Step(171): len = 514620, overlap = 5.71875
PHY-3002 : Step(172): len = 519657, overlap = 6.21875
PHY-3002 : Step(173): len = 520857, overlap = 4.75
PHY-3002 : Step(174): len = 520333, overlap = 5.46875
PHY-3002 : Step(175): len = 520693, overlap = 6.375
PHY-3002 : Step(176): len = 522838, overlap = 4.4375
PHY-3002 : Step(177): len = 523103, overlap = 5.40625
PHY-3002 : Step(178): len = 523612, overlap = 6.03125
PHY-3002 : Step(179): len = 524477, overlap = 8
PHY-3002 : Step(180): len = 523959, overlap = 7.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00202228
PHY-3002 : Step(181): len = 524331, overlap = 6.96875
PHY-3002 : Step(182): len = 524678, overlap = 7.3125
PHY-3002 : Step(183): len = 526013, overlap = 5.78125
PHY-3002 : Step(184): len = 528005, overlap = 4.75
PHY-3002 : Step(185): len = 529788, overlap = 4.90625
PHY-3002 : Step(186): len = 531060, overlap = 5.25
PHY-3002 : Step(187): len = 532142, overlap = 5.75
PHY-3002 : Step(188): len = 532277, overlap = 6
PHY-3002 : Step(189): len = 531856, overlap = 5.9375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00391289
PHY-3002 : Step(190): len = 532188, overlap = 5.9375
PHY-3002 : Step(191): len = 533488, overlap = 6.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 40/11415.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 629728, over cnt = 1815(5%), over = 7426, worst = 40
PHY-1001 : End global iterations;  0.382901s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (49.0%)

PHY-1001 : Congestion index: top1 = 74.44, top5 = 58.34, top10 = 50.32, top15 = 45.47.
PHY-3001 : End congestion estimation;  0.518698s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (54.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.448268s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (66.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000152389
PHY-3002 : Step(192): len = 531198, overlap = 97.4062
PHY-3002 : Step(193): len = 529987, overlap = 83.875
PHY-3002 : Step(194): len = 525642, overlap = 76.5938
PHY-3002 : Step(195): len = 520753, overlap = 70.9688
PHY-3002 : Step(196): len = 515839, overlap = 66.9375
PHY-3002 : Step(197): len = 511608, overlap = 69.0625
PHY-3002 : Step(198): len = 507158, overlap = 68
PHY-3002 : Step(199): len = 503915, overlap = 62.8125
PHY-3002 : Step(200): len = 500464, overlap = 62.9688
PHY-3002 : Step(201): len = 495726, overlap = 64.5
PHY-3002 : Step(202): len = 493222, overlap = 63.625
PHY-3002 : Step(203): len = 490032, overlap = 58.0312
PHY-3002 : Step(204): len = 487894, overlap = 57.7812
PHY-3002 : Step(205): len = 485258, overlap = 60.25
PHY-3002 : Step(206): len = 482129, overlap = 62.4062
PHY-3002 : Step(207): len = 480639, overlap = 62.7812
PHY-3002 : Step(208): len = 477898, overlap = 63.6875
PHY-3002 : Step(209): len = 475836, overlap = 62.2812
PHY-3002 : Step(210): len = 473890, overlap = 62.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000304777
PHY-3002 : Step(211): len = 475075, overlap = 61.0938
PHY-3002 : Step(212): len = 477180, overlap = 59.0312
PHY-3002 : Step(213): len = 478140, overlap = 57.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000591887
PHY-3002 : Step(214): len = 483791, overlap = 52.5312
PHY-3002 : Step(215): len = 489492, overlap = 41.0938
PHY-3002 : Step(216): len = 493007, overlap = 35.375
PHY-3002 : Step(217): len = 493309, overlap = 34.0625
PHY-3002 : Step(218): len = 492873, overlap = 32.9062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48337, tnet num: 11413, tinst num: 10215, tnode num: 58309, tedge num: 78959.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 271.66 peak overflow 2.78
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 317/11415.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 597992, over cnt = 1911(5%), over = 6496, worst = 36
PHY-1001 : End global iterations;  0.424125s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (92.1%)

PHY-1001 : Congestion index: top1 = 67.48, top5 = 51.64, top10 = 45.47, top15 = 41.87.
PHY-1001 : End incremental global routing;  0.557554s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (89.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.487595s wall, 0.218750s user + 0.093750s system = 0.312500s CPU (64.1%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10106 has valid locations, 74 needs to be replaced
PHY-3001 : design contains 10282 instances, 6418 luts, 3013 seqs, 721 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 498648
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9611/11482.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 603568, over cnt = 1912(5%), over = 6536, worst = 36
PHY-1001 : End global iterations;  0.087434s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (53.6%)

PHY-1001 : Congestion index: top1 = 67.28, top5 = 51.76, top10 = 45.60, top15 = 41.97.
PHY-3001 : End congestion estimation;  0.243254s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (64.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48572, tnet num: 11480, tinst num: 10282, tnode num: 58625, tedge num: 79295.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11480 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.217213s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (55.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(219): len = 498198, overlap = 0.0625
PHY-3002 : Step(220): len = 498108, overlap = 0.0625
PHY-3002 : Step(221): len = 498137, overlap = 0.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9631/11482.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 602760, over cnt = 1913(5%), over = 6524, worst = 36
PHY-1001 : End global iterations;  0.075990s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (102.8%)

PHY-1001 : Congestion index: top1 = 67.59, top5 = 51.90, top10 = 45.69, top15 = 42.01.
PHY-3001 : End congestion estimation;  0.247464s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (82.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11480 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.454452s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (55.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000644971
PHY-3002 : Step(222): len = 498146, overlap = 33.375
PHY-3002 : Step(223): len = 498255, overlap = 33.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00128994
PHY-3002 : Step(224): len = 498322, overlap = 33.2188
PHY-3002 : Step(225): len = 498322, overlap = 33.2188
PHY-3001 : Final: Len = 498322, Over = 33.2188
PHY-3001 : End incremental placement;  2.517205s wall, 1.468750s user + 0.062500s system = 1.531250s CPU (60.8%)

OPT-1001 : Total overflow 273.22 peak overflow 2.78
OPT-1001 : End high-fanout net optimization;  3.817654s wall, 2.312500s user + 0.171875s system = 2.484375s CPU (65.1%)

OPT-1001 : Current memory(MB): used = 519, reserve = 507, peak = 530.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9627/11482.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 603048, over cnt = 1896(5%), over = 6419, worst = 36
PHY-1002 : len = 634840, over cnt = 1201(3%), over = 2942, worst = 32
PHY-1002 : len = 651512, over cnt = 541(1%), over = 1131, worst = 20
PHY-1002 : len = 663784, over cnt = 82(0%), over = 114, worst = 5
PHY-1002 : len = 664960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.626958s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (74.8%)

PHY-1001 : Congestion index: top1 = 55.39, top5 = 46.18, top10 = 42.02, top15 = 39.34.
OPT-1001 : End congestion update;  0.780854s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (78.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11480 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.355129s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (74.8%)

OPT-0007 : Start: WNS -4459 TNS -940515 NUM_FEPS 416
OPT-0007 : Iter 1: improved WNS -4459 TNS -575365 NUM_FEPS 416 with 32 cells processed and 3868 slack improved
OPT-0007 : Iter 2: improved WNS -4459 TNS -575315 NUM_FEPS 416 with 1 cells processed and 34 slack improved
OPT-1001 : End global optimization;  1.157685s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (76.9%)

OPT-1001 : Current memory(MB): used = 518, reserve = 505, peak = 530.
OPT-1001 : End physical optimization;  5.968501s wall, 3.734375s user + 0.187500s system = 3.921875s CPU (65.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6418 LUT to BLE ...
SYN-4008 : Packed 6418 LUT and 1252 SEQ to BLE.
SYN-4003 : Packing 1761 remaining SEQ's ...
SYN-4005 : Packed 1432 SEQ with LUT/SLICE
SYN-4006 : 3860 single LUT's are left
SYN-4006 : 329 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6747/7844 primitive instances ...
PHY-3001 : End packing;  0.450653s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (76.3%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4543 instances
RUN-1001 : 2205 mslices, 2206 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10477 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5540 nets have 2 pins
RUN-1001 : 3434 nets have [3 - 5] pins
RUN-1001 : 898 nets have [6 - 10] pins
RUN-1001 : 348 nets have [11 - 20] pins
RUN-1001 : 249 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4541 instances, 4411 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : After packing: Len = 517358, Over = 95.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5318/10477.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 661560, over cnt = 1145(3%), over = 1804, worst = 9
PHY-1002 : len = 666584, over cnt = 684(1%), over = 945, worst = 5
PHY-1002 : len = 673504, over cnt = 234(0%), over = 306, worst = 5
PHY-1002 : len = 675976, over cnt = 71(0%), over = 101, worst = 5
PHY-1002 : len = 676856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.738260s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (55.0%)

PHY-1001 : Congestion index: top1 = 53.97, top5 = 46.12, top10 = 42.16, top15 = 39.54.
PHY-3001 : End congestion estimation;  0.933192s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (56.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45696, tnet num: 10475, tinst num: 4541, tnode num: 53630, tedge num: 77273.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10475 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.327894s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (65.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.7507e-05
PHY-3002 : Step(226): len = 510538, overlap = 102
PHY-3002 : Step(227): len = 506667, overlap = 110.75
PHY-3002 : Step(228): len = 503985, overlap = 115.5
PHY-3002 : Step(229): len = 502927, overlap = 122.5
PHY-3002 : Step(230): len = 503634, overlap = 121.75
PHY-3002 : Step(231): len = 503436, overlap = 122.5
PHY-3002 : Step(232): len = 503675, overlap = 127.5
PHY-3002 : Step(233): len = 503249, overlap = 129
PHY-3002 : Step(234): len = 502241, overlap = 127.5
PHY-3002 : Step(235): len = 501714, overlap = 125.75
PHY-3002 : Step(236): len = 500660, overlap = 124.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000135014
PHY-3002 : Step(237): len = 505873, overlap = 116.25
PHY-3002 : Step(238): len = 513363, overlap = 101
PHY-3002 : Step(239): len = 515050, overlap = 99
PHY-3002 : Step(240): len = 516479, overlap = 98.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000270028
PHY-3002 : Step(241): len = 522161, overlap = 92.25
PHY-3002 : Step(242): len = 532361, overlap = 77.75
PHY-3002 : Step(243): len = 539461, overlap = 68.25
PHY-3002 : Step(244): len = 539624, overlap = 69.5
PHY-3002 : Step(245): len = 539072, overlap = 73.75
PHY-3002 : Step(246): len = 539291, overlap = 76
PHY-3002 : Step(247): len = 540396, overlap = 74
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000489709
PHY-3002 : Step(248): len = 546035, overlap = 64
PHY-3002 : Step(249): len = 549706, overlap = 58.25
PHY-3002 : Step(250): len = 552575, overlap = 58.75
PHY-3002 : Step(251): len = 556583, overlap = 58.75
PHY-3002 : Step(252): len = 557826, overlap = 52.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000979417
PHY-3002 : Step(253): len = 561795, overlap = 49.25
PHY-3002 : Step(254): len = 566278, overlap = 46.75
PHY-3002 : Step(255): len = 572672, overlap = 41.5
PHY-3002 : Step(256): len = 573514, overlap = 43.25
PHY-3002 : Step(257): len = 572954, overlap = 44
PHY-3002 : Step(258): len = 572369, overlap = 44.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.051783s wall, 0.156250s user + 0.203125s system = 0.359375s CPU (34.2%)

PHY-3001 : Trial Legalized: Len = 602565
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 312/10477.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 723096, over cnt = 1477(4%), over = 2474, worst = 9
PHY-1002 : len = 732800, over cnt = 833(2%), over = 1224, worst = 8
PHY-1002 : len = 742816, over cnt = 228(0%), over = 319, worst = 7
PHY-1002 : len = 744144, over cnt = 134(0%), over = 175, worst = 5
PHY-1002 : len = 746160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.987671s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (60.1%)

PHY-1001 : Congestion index: top1 = 52.54, top5 = 46.00, top10 = 42.30, top15 = 39.87.
PHY-3001 : End congestion estimation;  1.218506s wall, 0.781250s user + 0.031250s system = 0.812500s CPU (66.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10475 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.479359s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (71.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000211899
PHY-3002 : Step(259): len = 585591, overlap = 11.25
PHY-3002 : Step(260): len = 575681, overlap = 20.75
PHY-3002 : Step(261): len = 567497, overlap = 30.25
PHY-3002 : Step(262): len = 560542, overlap = 42.25
PHY-3002 : Step(263): len = 556706, overlap = 51.75
PHY-3002 : Step(264): len = 554058, overlap = 55.25
PHY-3002 : Step(265): len = 552206, overlap = 59
PHY-3002 : Step(266): len = 551183, overlap = 63
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000423798
PHY-3002 : Step(267): len = 555953, overlap = 55.5
PHY-3002 : Step(268): len = 559047, overlap = 52.25
PHY-3002 : Step(269): len = 561067, overlap = 50
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000847597
PHY-3002 : Step(270): len = 565080, overlap = 46.5
PHY-3002 : Step(271): len = 570850, overlap = 40
PHY-3002 : Step(272): len = 572340, overlap = 38
PHY-3002 : Step(273): len = 573348, overlap = 38.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010535s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 586373, Over = 0
PHY-3001 : Spreading special nets. 44 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028237s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 55 instances has been re-located, deltaX = 16, deltaY = 36, maxDist = 2.
PHY-3001 : Final: Len = 587341, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45696, tnet num: 10475, tinst num: 4541, tnode num: 53630, tedge num: 77273.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3309/10477.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 722608, over cnt = 1356(3%), over = 2129, worst = 7
PHY-1002 : len = 730184, over cnt = 708(2%), over = 1003, worst = 6
PHY-1002 : len = 737232, over cnt = 246(0%), over = 348, worst = 6
PHY-1002 : len = 740184, over cnt = 61(0%), over = 90, worst = 5
PHY-1002 : len = 741184, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.942945s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (34.8%)

PHY-1001 : Congestion index: top1 = 50.69, top5 = 43.87, top10 = 40.69, top15 = 38.63.
PHY-1001 : End incremental global routing;  1.145514s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (36.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10475 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.422639s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (73.9%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4437 has valid locations, 10 needs to be replaced
PHY-3001 : design contains 4549 instances, 4419 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 589059
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9646/10485.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 743232, over cnt = 23(0%), over = 23, worst = 1
PHY-1002 : len = 743272, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 743344, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 743360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.373251s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (71.2%)

PHY-1001 : Congestion index: top1 = 50.69, top5 = 43.91, top10 = 40.74, top15 = 38.68.
PHY-3001 : End congestion estimation;  0.584732s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (66.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45780, tnet num: 10483, tinst num: 4549, tnode num: 53738, tedge num: 77397.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10483 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.406208s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (76.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(274): len = 588432, overlap = 0
PHY-3002 : Step(275): len = 588347, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9639/10485.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 742208, over cnt = 16(0%), over = 24, worst = 4
PHY-1002 : len = 742288, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 742336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.270993s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (63.4%)

PHY-1001 : Congestion index: top1 = 50.69, top5 = 43.86, top10 = 40.68, top15 = 38.62.
PHY-3001 : End congestion estimation;  0.480316s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (71.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10483 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.456370s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (82.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000188941
PHY-3002 : Step(276): len = 588314, overlap = 0
PHY-3002 : Step(277): len = 588314, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 588353, Over = 0
PHY-3001 : End spreading;  0.026638s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 588353, Over = 0
PHY-3001 : End incremental placement;  3.220596s wall, 2.265625s user + 0.078125s system = 2.343750s CPU (72.8%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.061358s wall, 3.187500s user + 0.093750s system = 3.281250s CPU (64.8%)

OPT-1001 : Current memory(MB): used = 556, reserve = 547, peak = 558.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9641/10485.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 742448, over cnt = 18(0%), over = 24, worst = 6
PHY-1002 : len = 742480, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 742496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.278314s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (39.3%)

PHY-1001 : Congestion index: top1 = 50.80, top5 = 43.84, top10 = 40.68, top15 = 38.66.
OPT-1001 : End congestion update;  0.482020s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (51.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10483 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.370009s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (8.4%)

OPT-0007 : Start: WNS -4075 TNS -400211 NUM_FEPS 297
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4447 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4549 instances, 4419 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 607163, Over = 0
PHY-3001 : Spreading special nets. 17 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027988s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.8%)

PHY-3001 : 24 instances has been re-located, deltaX = 9, deltaY = 11, maxDist = 1.
PHY-3001 : Final: Len = 607405, Over = 0
PHY-3001 : End incremental legalization;  0.210762s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (74.1%)

OPT-0007 : Iter 1: improved WNS -4025 TNS -246201 NUM_FEPS 292 with 199 cells processed and 37248 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4447 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4549 instances, 4419 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 609591, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026817s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 21 instances has been re-located, deltaX = 4, deltaY = 17, maxDist = 2.
PHY-3001 : Final: Len = 609641, Over = 0
PHY-3001 : End incremental legalization;  0.198889s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (31.4%)

OPT-0007 : Iter 2: improved WNS -4025 TNS -239264 NUM_FEPS 292 with 80 cells processed and 7457 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4447 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4549 instances, 4419 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 612179, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025655s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 4 instances has been re-located, deltaX = 1, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 612167, Over = 0
PHY-3001 : End incremental legalization;  0.213249s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (65.9%)

OPT-0007 : Iter 3: improved WNS -4025 TNS -233791 NUM_FEPS 298 with 53 cells processed and 5980 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4447 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4549 instances, 4419 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 612473, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.023914s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 5 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 612579, Over = 0
PHY-3001 : End incremental legalization;  0.221276s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (63.6%)

OPT-0007 : Iter 4: improved WNS -4025 TNS -233492 NUM_FEPS 299 with 23 cells processed and 1590 slack improved
OPT-1001 : End path based optimization;  2.303455s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (52.9%)

OPT-1001 : Current memory(MB): used = 557, reserve = 548, peak = 559.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10483 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.347583s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (89.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8883/10485.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 764872, over cnt = 221(0%), over = 365, worst = 9
PHY-1002 : len = 765984, over cnt = 127(0%), over = 196, worst = 6
PHY-1002 : len = 768440, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 768480, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 768480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.621782s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (35.2%)

PHY-1001 : Congestion index: top1 = 52.03, top5 = 45.32, top10 = 41.93, top15 = 39.83.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10483 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.364444s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (72.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -4025 TNS -233035 NUM_FEPS 299
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 51.689655
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -4025ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10485 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10485 nets
OPT-1001 : End physical optimization;  10.103961s wall, 6.000000s user + 0.093750s system = 6.093750s CPU (60.3%)

RUN-1003 : finish command "place" in  32.059530s wall, 17.484375s user + 1.890625s system = 19.375000s CPU (60.4%)

RUN-1004 : used memory is 464 MB, reserved memory is 451 MB, peak memory is 559 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.149854s wall, 1.062500s user + 0.046875s system = 1.109375s CPU (96.5%)

RUN-1004 : used memory is 466 MB, reserved memory is 454 MB, peak memory is 559 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4551 instances
RUN-1001 : 2209 mslices, 2210 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10485 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5536 nets have 2 pins
RUN-1001 : 3435 nets have [3 - 5] pins
RUN-1001 : 902 nets have [6 - 10] pins
RUN-1001 : 351 nets have [11 - 20] pins
RUN-1001 : 253 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45780, tnet num: 10483, tinst num: 4549, tnode num: 53738, tedge num: 77397.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2209 mslices, 2210 lslices, 100 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10483 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 730144, over cnt = 1474(4%), over = 2493, worst = 9
PHY-1002 : len = 740568, over cnt = 837(2%), over = 1221, worst = 8
PHY-1002 : len = 749016, over cnt = 321(0%), over = 470, worst = 8
PHY-1002 : len = 754056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.805697s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (44.6%)

PHY-1001 : Congestion index: top1 = 51.83, top5 = 44.98, top10 = 41.58, top15 = 39.36.
PHY-1001 : End global routing;  0.999151s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (54.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 558, reserve = 551, peak = 559.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/clk_out will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 818, reserve = 813, peak = 818.
PHY-1001 : End build detailed router design. 3.057015s wall, 2.187500s user + 0.187500s system = 2.375000s CPU (77.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 113256, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.555341s wall, 1.187500s user + 0.093750s system = 1.281250s CPU (82.4%)

PHY-1001 : Current memory(MB): used = 853, reserve = 848, peak = 853.
PHY-1001 : End phase 1; 1.560950s wall, 1.187500s user + 0.093750s system = 1.281250s CPU (82.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.9067e+06, over cnt = 812(0%), over = 821, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 857, reserve = 851, peak = 857.
PHY-1001 : End initial routed; 25.535556s wall, 13.359375s user + 0.093750s system = 13.453125s CPU (52.7%)

PHY-1001 : Update timing.....
PHY-1001 : 446/9855(4%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.673   |  -1047.488  |  433  
RUN-1001 :   Hold   |   0.089   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.572737s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (65.6%)

PHY-1001 : Current memory(MB): used = 861, reserve = 855, peak = 861.
PHY-1001 : End phase 2; 27.108355s wall, 14.390625s user + 0.093750s system = 14.484375s CPU (53.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 15 pins with SWNS -4.552ns STNS -1041.494ns FEP 433.
PHY-1001 : End OPT Iter 1; 0.163771s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (66.8%)

PHY-1022 : len = 1.90686e+06, over cnt = 825(0%), over = 834, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.295940s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (68.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.87764e+06, over cnt = 250(0%), over = 250, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.307848s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (72.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.87343e+06, over cnt = 40(0%), over = 40, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.403734s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (58.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.8733e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.163910s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (57.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.87337e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.130625s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (71.8%)

PHY-1001 : Update timing.....
PHY-1001 : 466/9855(4%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.552   |  -1049.784  |  433  
RUN-1001 :   Hold   |   0.089   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.586096s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (69.0%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 260 feed throughs used by 140 nets
PHY-1001 : End commit to database; 1.245300s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (61.5%)

PHY-1001 : Current memory(MB): used = 927, reserve = 924, peak = 927.
PHY-1001 : End phase 3; 5.324698s wall, 3.515625s user + 0.046875s system = 3.562500s CPU (66.9%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 20 pins with SWNS -4.552ns STNS -1047.921ns FEP 433.
PHY-1001 : End OPT Iter 1; 0.228111s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (75.3%)

PHY-1022 : len = 1.87346e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.355929s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (83.4%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.552ns, -1047.921ns, 433}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.8733e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.095278s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (82.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.8733e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.103980s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (75.1%)

PHY-1001 : Update timing.....
PHY-1001 : 450/9855(4%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.552   |  -1047.969  |  433  
RUN-1001 :   Hold   |   0.089   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.602580s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (69.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 264 feed throughs used by 141 nets
PHY-1001 : End commit to database; 1.204748s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (54.5%)

PHY-1001 : Current memory(MB): used = 933, reserve = 930, peak = 933.
PHY-1001 : End phase 4; 3.394619s wall, 2.203125s user + 0.015625s system = 2.218750s CPU (65.4%)

PHY-1003 : Routed, final wirelength = 1.8733e+06
PHY-1001 : Current memory(MB): used = 934, reserve = 931, peak = 934.
PHY-1001 : End export database. 0.063684s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (122.7%)

PHY-1001 : End detail routing;  40.770368s wall, 23.687500s user + 0.468750s system = 24.156250s CPU (59.2%)

RUN-1003 : finish command "route" in  43.154064s wall, 25.046875s user + 0.484375s system = 25.531250s CPU (59.2%)

RUN-1004 : used memory is 933 MB, reserved memory is 930 MB, peak memory is 934 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8250   out of  19600   42.09%
#reg                     3159   out of  19600   16.12%
#le                      8570
  #lut only              5411   out of   8570   63.14%
  #reg only               320   out of   8570    3.73%
  #lut&reg               2839   out of   8570   33.13%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1639
#2        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc2    254
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    253
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 78
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    57
#6        sdram_top_inst/clk_out                   GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                    |8570   |7529    |721     |3171    |25      |3       |
|  ISP                       |AHBISP                                          |1352   |791     |339     |747     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                               |579    |308     |145     |320     |8       |0       |
|      u_fifo_1              |fifo_buf                                        |65     |31      |18      |38      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |7      |7       |0       |7       |2       |0       |
|      u_fifo_2              |fifo_buf                                        |72     |48      |18      |47      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |8      |8       |0       |8       |2       |0       |
|      u_fifo_3              |fifo_buf                                        |62     |27      |18      |35      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |5      |5       |0       |5       |2       |0       |
|      u_fifo_4              |fifo_buf                                        |66     |43      |18      |41      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |6      |6       |0       |6       |2       |0       |
|    u_bypass                |bypass                                          |128    |88      |40      |33      |0       |0       |
|    u_demosaic              |demosaic                                        |434    |208     |142     |279     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                      |100    |40      |31      |70      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                      |84     |34      |27      |56      |0       |0       |
|      u_conv_mask4          |conv_mask4                                      |76     |34      |27      |50      |0       |0       |
|      u_conv_mask6          |conv_mask6                                      |84     |39      |33      |65      |0       |0       |
|    u_gamma                 |gamma                                           |24     |24      |0       |18      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                       |10     |10      |0       |6       |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                       |6      |6       |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                       |8      |8       |0       |6       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                            |14     |7       |7       |4       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                                |14     |7       |7       |4       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                               |12     |12      |0       |11      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                               |29     |29      |0       |17      |0       |0       |
|  RAM_CODE                  |Block_RAM                                       |2      |2       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                       |0      |0       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                        |2      |2       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                              |24     |13      |0       |23      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                                 |9      |9       |0       |6       |0       |0       |
|  U_sdram                   |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                                |7      |7       |0       |5       |0       |0       |
|  clk_gen_inst              |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                     |137    |75      |18      |106     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                           |8      |8       |0       |8       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |37     |22      |0       |37      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |37     |22      |0       |37      |0       |0       |
|  kb                        |Keyboard                                        |86     |70      |16      |47      |0       |0       |
|  sd_reader                 |sd_reader                                       |809    |698     |100     |318     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                      |341    |299     |34      |139     |0       |0       |
|  sdram_top_inst            |sdram_top                                       |778    |631     |119     |418     |8       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                       |413    |312     |73      |282     |8       |0       |
|      rd_fifo_data          |fifo_data_out                                   |145    |113     |21      |114     |4       |0       |
|        ram_inst            |ram_infer_fifo_data_out                         |16     |16      |0       |15      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |38     |35      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |34     |31      |0       |34      |0       |0       |
|      wr_fifo_data          |fifo_data                                       |173    |126     |30      |136     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                             |31     |25      |0       |31      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |33     |25      |0       |33      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |40     |38      |0       |40      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                      |365    |319     |46      |136     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                     |52     |40      |12      |26      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                     |89     |89      |0       |23      |0       |0       |
|      sdram_init_inst       |sdram_init                                      |44     |40      |4       |30      |0       |0       |
|      sdram_read_inst       |sdram_read                                      |110    |92      |18      |30      |0       |0       |
|      sdram_write_inst      |sdram_write                                     |70     |58      |12      |27      |0       |0       |
|  u_logic                   |cortexm0ds_logic                                |5071   |5019    |51      |1380    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                        |155    |90      |65      |36      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5490  
    #2          2       2134  
    #3          3       708   
    #4          4       593   
    #5        5-10      980   
    #6        11-50     508   
    #7       51-100      17   
    #8       101-500     1    
  Average     3.16            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.410637s wall, 1.281250s user + 0.078125s system = 1.359375s CPU (96.4%)

RUN-1004 : used memory is 933 MB, reserved memory is 930 MB, peak memory is 989 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45780, tnet num: 10483, tinst num: 4549, tnode num: 53738, tedge num: 77397.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10483 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 6 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: dce11d0d02977cd4086fb4622185ca6673c71ea4425c8d079f00dcf7e8aec57f -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4549
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10485, pip num: 121838
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 264
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3140 valid insts, and 330334 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.801158s wall, 115.375000s user + 1.703125s system = 117.078125s CPU (696.8%)

RUN-1004 : used memory is 939 MB, reserved memory is 942 MB, peak memory is 1128 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240517_151115.log"
