{"vcs1":{"timestamp_begin":1730120032.577202759, "rt":1.72, "ut":0.71, "st":0.33}}
{"vcselab":{"timestamp_begin":1730120034.389398243, "rt":1.25, "ut":0.29, "st":0.19}}
{"link":{"timestamp_begin":1730120035.715197916, "rt":0.40, "ut":0.14, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730120031.809757838}
{"VCS_COMP_START_TIME": 1730120031.809757838}
{"VCS_COMP_END_TIME": 1730120037.844157490}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 333552}}
{"stitch_vcselab": {"peak_mem": 231584}}
