// Seed: 3934551903
module module_0 (
    input wor id_0
    , id_12,
    input uwire id_1,
    input tri0 id_2,
    input uwire id_3,
    output wire id_4,
    input tri id_5,
    input wand id_6,
    input tri0 id_7,
    input tri id_8,
    input wor id_9,
    output supply1 id_10
);
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input supply0 id_2,
    input tri id_3,
    input tri0 id_4
);
  logic [7:0] id_6;
  assign id_6[1 : 1] = 1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_1,
      id_0,
      id_3,
      id_4,
      id_4,
      id_2,
      id_1,
      id_0
  );
  assign modCall_1.type_4 = 0;
  wire id_7;
  supply1 id_8 = id_1, id_9;
endmodule
