{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1533238487554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533238487554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 02 22:34:47 2018 " "Processing started: Thu Aug 02 22:34:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533238487554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1533238487554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ps2 -c ps2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ps2 -c ps2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1533238487555 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1533238487978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/3. ps2 bun/ps2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533238488049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533238488049 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SIPO.v(14) " "Verilog HDL information at SIPO.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "SIPO.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/3. ps2 bun/SIPO.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1533238488068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sipo.v 1 1 " "Found 1 design units, including 1 entities, in source file sipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIPO " "Found entity 1: SIPO" {  } { { "SIPO.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/3. ps2 bun/SIPO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533238488070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533238488070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verificare.v 1 1 " "Found 1 design units, including 1 entities, in source file verificare.v" { { "Info" "ISGN_ENTITY_NAME" "1 verificare " "Found entity 1: verificare" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/3. ps2 bun/verificare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533238488084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533238488084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_d_ck.v 1 1 " "Found 1 design units, including 1 entities, in source file latch_d_ck.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_D_ck " "Found entity 1: latch_D_ck" {  } { { "latch_D_ck.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/3. ps2 bun/latch_D_ck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533238488087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533238488087 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ps2 " "Elaborating entity \"ps2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1533238488139 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2.v(31) " "Verilog HDL assignment warning at ps2.v(31): truncated value with size 32 to match size of target (1)" {  } { { "ps2.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/3. ps2 bun/ps2.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533238488156 "|ps2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_D_ck latch_D_ck:lceas " "Elaborating entity \"latch_D_ck\" for hierarchy \"latch_D_ck:lceas\"" {  } { { "ps2.v" "lceas" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/3. ps2 bun/ps2.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533238488158 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q latch_D_ck.v(5) " "Inferred latch for \"Q\" at latch_D_ck.v(5)" {  } { { "latch_D_ck.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/3. ps2 bun/latch_D_ck.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533238488203 "|ps2|latch_D_ck:lceas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPO SIPO:register " "Elaborating entity \"SIPO\" for hierarchy \"SIPO:register\"" {  } { { "ps2.v" "register" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/3. ps2 bun/ps2.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533238488239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SIPO.v(35) " "Verilog HDL assignment warning at SIPO.v(35): truncated value with size 32 to match size of target (4)" {  } { { "SIPO.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/3. ps2 bun/SIPO.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533238488242 "|ps2|SIPO:register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verificare verificare:ver " "Elaborating entity \"verificare\" for hierarchy \"verificare:ver\"" {  } { { "ps2.v" "ver" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/3. ps2 bun/ps2.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533238488244 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count verificare.v(12) " "Verilog HDL Always Construct warning at verificare.v(12): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/3. ps2 bun/verificare.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1533238488261 "|ps2|verificare:ver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sum verificare.v(13) " "Verilog HDL Always Construct warning at verificare.v(13): variable \"sum\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/3. ps2 bun/verificare.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1533238488261 "|ps2|verificare:ver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in_parallel verificare.v(13) " "Verilog HDL Always Construct warning at verificare.v(13): variable \"data_in_parallel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/3. ps2 bun/verificare.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1533238488261 "|ps2|verificare:ver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count verificare.v(13) " "Verilog HDL Always Construct warning at verificare.v(13): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/3. ps2 bun/verificare.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1533238488261 "|ps2|verificare:ver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count verificare.v(14) " "Verilog HDL Always Construct warning at verificare.v(14): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/3. ps2 bun/verificare.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1533238488261 "|ps2|verificare:ver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in_parallel verificare.v(15) " "Verilog HDL Always Construct warning at verificare.v(15): variable \"data_in_parallel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/3. ps2 bun/verificare.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1533238488262 "|ps2|verificare:ver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "par_check verificare.v(15) " "Verilog HDL Always Construct warning at verificare.v(15): variable \"par_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/3. ps2 bun/verificare.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1533238488262 "|ps2|verificare:ver"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum verificare.v(11) " "Verilog HDL Always Construct warning at verificare.v(11): inferring latch(es) for variable \"sum\", which holds its previous value in one or more paths through the always construct" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/3. ps2 bun/verificare.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1533238488262 "|ps2|verificare:ver"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ok verificare.v(11) " "Verilog HDL Always Construct warning at verificare.v(11): inferring latch(es) for variable \"ok\", which holds its previous value in one or more paths through the always construct" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/3. ps2 bun/verificare.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1533238488262 "|ps2|verificare:ver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ok verificare.v(14) " "Inferred latch for \"ok\" at verificare.v(14)" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/3. ps2 bun/verificare.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533238488262 "|ps2|verificare:ver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum verificare.v(14) " "Inferred latch for \"sum\" at verificare.v(14)" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/3. ps2 bun/verificare.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533238488262 "|ps2|verificare:ver"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/3. ps2 bun/output_files/ps2.map.smsg " "Generated suppressed messages file E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/3. ps2 bun/output_files/ps2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1533238488384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533238488427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 02 22:34:48 2018 " "Processing ended: Thu Aug 02 22:34:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533238488427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533238488427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533238488427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533238488427 ""}
