From 4e028d399c7956cf97b19719e45382ce430f2537 Mon Sep 17 00:00:00 2001
From: Andra-Teodora Ilie <andra.ilie@nxp.com>
Date: Fri, 26 Nov 2021 13:49:29 +0200
Subject: [PATCH 14/50] s32r: bindings: Add s32r45 clock bindings

Issue: ALB-7411
Upstream-Status: Pending 

Signed-off-by: Andra-Teodora Ilie <andra.ilie@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 .../dt-bindings/clock/s32gen1-clock-freq.h    | 13 ++++++-
 include/dt-bindings/clock/s32r45-clock.h      | 34 +++++++++++++++++++
 include/dt-bindings/clock/s32r45-scmi-clock.h | 32 +++++++++++++++++
 3 files changed, 78 insertions(+), 1 deletion(-)
 create mode 100644 include/dt-bindings/clock/s32r45-clock.h
 create mode 100644 include/dt-bindings/clock/s32r45-scmi-clock.h

diff --git a/include/dt-bindings/clock/s32gen1-clock-freq.h b/include/dt-bindings/clock/s32gen1-clock-freq.h
index 094711abe..968720501 100644
--- a/include/dt-bindings/clock/s32gen1-clock-freq.h
+++ b/include/dt-bindings/clock/s32gen1-clock-freq.h
@@ -15,7 +15,6 @@
 #define S32GEN1_DDR_PLL_VCO_FREQ		(1600 * MHZ)
 #define S32GEN1_DDR_FREQ			(800 * MHZ)
 #define S32GEN1_PERIPH_DFS3_FREQ		(800 * MHZ)
-#define S32GEN1_QSPI_CLK_FREQ			(200 * MHZ)
 
 #if defined(PLAT_s32g2)
 #define S32GEN1_A53_MAX_FREQ			(1000 * MHZ)
@@ -23,6 +22,7 @@
 #define S32GEN1_ARM_PLL_PHI0_MAX_FREQ		(1000 * MHZ)
 #define S32GEN1_PERIPH_PLL_PHI0_MIN_FREQ	(100 * MHZ)
 #define S32GEN1_PERIPH_PLL_PHI2_MIN_FREQ	(40 * MHZ)
+#define S32GEN1_QSPI_CLK_FREQ			    (200 * MHZ)
 
 #elif defined(PLAT_s32g3)
 #define S32GEN1_A53_MAX_FREQ			(1300 * MHZ)
@@ -30,8 +30,19 @@
 #define S32GEN1_ARM_PLL_PHI0_MAX_FREQ		(1300 * MHZ)
 #define S32GEN1_PERIPH_PLL_PHI0_MIN_FREQ	(100 * MHZ)
 #define S32GEN1_PERIPH_PLL_PHI2_MIN_FREQ	(40 * MHZ)
+#define S32GEN1_QSPI_CLK_FREQ			    (200 * MHZ)
+
+#elif defined(PLAT_s32r)
+#define S32GEN1_A53_MAX_FREQ			    (800 * MHZ)
+#define S32GEN1_ARM_PLL_VCO_MAX_FREQ		(1600 * MHZ)
+#define S32GEN1_ARM_PLL_PHI0_MAX_FREQ		(800 * MHZ)
+#define S32GEN1_PERIPH_PLL_PHI0_MIN_FREQ	(0 * MHZ)
+#define S32GEN1_PERIPH_PLL_PHI2_MIN_FREQ	(0 * MHZ)
+#define S32GEN1_QSPI_CLK_FREQ			    (133333333)
 #else
 #error Undefined platform
 #endif
 
+#define S32GEN1_QSPI_2X_CLK_FREQ			    (2 * S32GEN1_QSPI_CLK_FREQ)
+
 #endif
diff --git a/include/dt-bindings/clock/s32r45-clock.h b/include/dt-bindings/clock/s32r45-clock.h
new file mode 100644
index 000000000..2051ea545
--- /dev/null
+++ b/include/dt-bindings/clock/s32r45-clock.h
@@ -0,0 +1,34 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Copyright 2021 NXP
+ */
+
+#ifndef __DT_BINDINGS_CLOCK_S32R45_CLK_H
+#define __DT_BINDINGS_CLOCK_S32R45_CLK_H
+
+#include <dt-bindings/clock/s32gen1-clock.h>
+
+#define S32R45_CLK_GMAC1_REF_DIV		S32GEN1_CC_CLK(54)
+#define S32R45_CLK_GMAC1_EXT_TX			S32GEN1_CC_CLK(56)
+#define S32R45_CLK_GMAC1_EXT_RX			S32GEN1_CC_CLK(57)
+#define S32R45_CLK_GMAC1_EXT_REF		S32GEN1_CC_CLK(58)
+#define S32R45_CLK_SERDES1_LANE0_TX		S32GEN1_CC_CLK(59)
+#define S32R45_CLK_SERDES1_LANE0_CDR	S32GEN1_CC_CLK(60)
+#define S32R45_CLK_ACCEL_PLL_PHI0		S32GEN1_CC_CLK(62)
+#define S32R45_CLK_ARM_PLL_DFS4_2		S32GEN1_CC_CLK(63)
+
+#define S32R45_CLK(N)			S32GEN1_PLAT_CLK(N)
+#define S32R45_CLK_INDEX(N)		S32GEN1_PLAT_ARRAY_INDEX(N)
+
+#define S32R45_CLK_MC_CGM2_MUX0		S32R45_CLK(0)
+#define S32R45_CLK_ACCEL3		    S32R45_CLK(1)
+#define S32R45_CLK_ACCEL3_DIV3		S32R45_CLK(2)
+#define S32R45_CLK_MC_CGM2_MUX1		S32R45_CLK(3)
+#define S32R45_CLK_ACCEL4		    S32R45_CLK(4)
+#define S32R45_CLK_MC_CGM2_MUX2		S32R45_CLK(5)
+#define S32R45_CLK_GMAC1_TX		    S32R45_CLK(6)
+#define S32R45_CLK_MC_CGM2_MUX3		S32R45_CLK(7)
+#define S32R45_CLK_MC_CGM2_MUX4		S32R45_CLK(9)
+#define S32R45_CLK_GMAC1_RX		    S32R45_CLK(10)
+
+#endif
diff --git a/include/dt-bindings/clock/s32r45-scmi-clock.h b/include/dt-bindings/clock/s32r45-scmi-clock.h
new file mode 100644
index 000000000..48eaba88f
--- /dev/null
+++ b/include/dt-bindings/clock/s32r45-scmi-clock.h
@@ -0,0 +1,32 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Copyright 2021 NXP
+ */
+#ifndef __DT_BINDINGS_SCMI_CLOCK_S32R45_H
+#define __DT_BINDINGS_SCMI_CLOCK_S32R45_H
+
+#include <dt-bindings/clock/s32gen1-scmi-clock.h>
+
+/* LAX */
+#define S32R45_SCMI_CLK_LAX_MODULE		S32GEN1_PLAT_SCMI_CLK(0)
+
+/* SPT */
+#define S32R45_SCMI_CLK_SPT_SPT			S32GEN1_PLAT_SCMI_CLK(1)
+#define S32R45_SCMI_CLK_SPT_AXI			S32GEN1_PLAT_SCMI_CLK(2)
+#define S32R45_SCMI_CLK_SPT_MODULE		S32GEN1_PLAT_SCMI_CLK(3)
+#define S32R45_SCMI_CLK_GMAC1_TS		S32GEN1_PLAT_SCMI_CLK(4)
+/* GMAC1 - SGMII */
+#define S32R45_SCMI_CLK_GMAC1_RX_SGMII		S32GEN1_PLAT_SCMI_CLK(5)
+#define S32R45_SCMI_CLK_GMAC1_TX_SGMII		S32GEN1_PLAT_SCMI_CLK(6)
+/* GMAC1 - RGMII */
+#define S32R45_SCMI_CLK_GMAC1_RX_RGMII		S32GEN1_PLAT_SCMI_CLK(7)
+#define S32R45_SCMI_CLK_GMAC1_TX_RGMII		S32GEN1_PLAT_SCMI_CLK(8)
+/* GMAC1 - RMII */
+#define S32R45_SCMI_CLK_GMAC1_RX_RMII		S32GEN1_PLAT_SCMI_CLK(9)
+#define S32R45_SCMI_CLK_GMAC1_TX_RMII		S32GEN1_PLAT_SCMI_CLK(10)
+/* GMAC1 - MII */
+#define S32R45_SCMI_CLK_GMAC1_RX_MII		S32GEN1_PLAT_SCMI_CLK(11)
+#define S32R45_SCMI_CLK_GMAC1_TX_MII		S32GEN1_PLAT_SCMI_CLK(12)
+#define S32R45_SCMI_CLK_GMAC1_AXI		S32GEN1_PLAT_SCMI_CLK(13)
+
+#endif
-- 
2.17.1

