// Parametric Hardware Clock Divider / Timer Module
module clock_divider #(
    parameter DIVISOR = 4 // Divide incoming frequency by 4
)(
    input wire clk_in,   // Fast Input System Clock
    input wire rst,      // Asynchronous Active-High Reset
    output reg clk_out   // Divided Output Clock Pulse
);

    reg [31:0] counter;

    always @(posedge clk_in or posedge rst) begin
        if (rst) begin
            counter <= 32'd0;
            clk_out <= 1'b0;
        end else begin
            if (counter >= (DIVISOR/2 - 1)) begin
                counter <= 32'd0;
                clk_out <= ~clk_out; // Toggle divided clock state
            end else begin
                counter <= counter + 1'b1;
            end
        end
    end

endmodule
