 
****************************************
Report : qor
Design : ysyx_210153
Version: R-2020.09-SP3a
Date   : Sun Oct  3 17:55:54 2021
****************************************


  Timing Path Group 'CLK_clock'
  -----------------------------------
  Levels of Logic:            83.0000
  Critical Path Length:        7.7527
  Critical Path Slack:        -1.5271
  Critical Path Clk Period:    6.5000
  Total Negative Slack:   -14051.5430
  No. of Violating Paths:  12501.0000
  Worst Hold Violation:       -0.0258
  Total Hold Violation:      -10.7170
  No. of Hold Violations:    512.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         54
  Hierarchical Port Count:      21342
  Leaf Cell Count:             111286
  Buf/Inv Cell Count:           21880
  Buf Cell Count:                1345
  Inv Cell Count:               20535
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     92527
  Sequential Cell Count:        18759
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     701789.2584
  Noncombinational Area:  485952.9050
  Buf/Inv Area:            98856.2478
  Total Buffer Area:       10494.8193
  Total Inverter Area:     88361.4285
  Macro/Black Box Area:   408540.3438
  Net Area:                    0.0000
  -----------------------------------
  Cell Area:             1596282.5071
  Design Area:           1596282.5071


  Design Rules
  -----------------------------------
  Total Number of Nets:        113482
  Nets With Violations:            41
  Max Trans Violations:            41
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.1055
  Logic Optimization:               15.2734
  Mapping Optimization:            2955.7705
  -----------------------------------------
  Overall Compile Time:            4976.0186
  Overall Compile Wall Clock Time: 843.9816

  --------------------------------------------------------------------

  Design  WNS: 1.5271  TNS: 14051.5430  Number of Violating Paths: 12501


  Design (Hold)  WNS: 0.0258  TNS: 10.7170  Number of Violating Paths: 512

  --------------------------------------------------------------------


1
