{
  "module_name": "wcd938x-sdw.c",
  "hash_id": "ccc5b6b760eed8f95f184cb7f1887a25ec1f8db886617d07f5998e0844969e4c",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/wcd938x-sdw.c",
  "human_readable_source": "\n\n\n#include <linux/module.h>\n#include <linux/slab.h>\n#include <linux/platform_device.h>\n#include <linux/device.h>\n#include <linux/kernel.h>\n#include <linux/component.h>\n#include <linux/pm_runtime.h>\n#include <linux/irq.h>\n#include <linux/irqdomain.h>\n#include <linux/of.h>\n#include <linux/soundwire/sdw.h>\n#include <linux/soundwire/sdw_type.h>\n#include <linux/soundwire/sdw_registers.h>\n#include <linux/regmap.h>\n#include <sound/soc.h>\n#include <sound/soc-dapm.h>\n#include \"wcd938x.h\"\n\n#define SWRS_SCP_HOST_CLK_DIV2_CTL_BANK(m) (0xE0 + 0x10 * (m))\n\nstatic struct wcd938x_sdw_ch_info wcd938x_sdw_rx_ch_info[] = {\n\tWCD_SDW_CH(WCD938X_HPH_L, WCD938X_HPH_PORT, BIT(0)),\n\tWCD_SDW_CH(WCD938X_HPH_R, WCD938X_HPH_PORT, BIT(1)),\n\tWCD_SDW_CH(WCD938X_CLSH, WCD938X_CLSH_PORT, BIT(0)),\n\tWCD_SDW_CH(WCD938X_COMP_L, WCD938X_COMP_PORT, BIT(0)),\n\tWCD_SDW_CH(WCD938X_COMP_R, WCD938X_COMP_PORT, BIT(1)),\n\tWCD_SDW_CH(WCD938X_LO, WCD938X_LO_PORT, BIT(0)),\n\tWCD_SDW_CH(WCD938X_DSD_L, WCD938X_DSD_PORT, BIT(0)),\n\tWCD_SDW_CH(WCD938X_DSD_R, WCD938X_DSD_PORT, BIT(1)),\n};\n\nstatic struct wcd938x_sdw_ch_info wcd938x_sdw_tx_ch_info[] = {\n\tWCD_SDW_CH(WCD938X_ADC1, WCD938X_ADC_1_2_PORT, BIT(0)),\n\tWCD_SDW_CH(WCD938X_ADC2, WCD938X_ADC_1_2_PORT, BIT(1)),\n\tWCD_SDW_CH(WCD938X_ADC3, WCD938X_ADC_3_4_PORT, BIT(0)),\n\tWCD_SDW_CH(WCD938X_ADC4, WCD938X_ADC_3_4_PORT, BIT(1)),\n\tWCD_SDW_CH(WCD938X_DMIC0, WCD938X_DMIC_0_3_MBHC_PORT, BIT(0)),\n\tWCD_SDW_CH(WCD938X_DMIC1, WCD938X_DMIC_0_3_MBHC_PORT, BIT(1)),\n\tWCD_SDW_CH(WCD938X_MBHC, WCD938X_DMIC_0_3_MBHC_PORT, BIT(2)),\n\tWCD_SDW_CH(WCD938X_DMIC2, WCD938X_DMIC_0_3_MBHC_PORT, BIT(2)),\n\tWCD_SDW_CH(WCD938X_DMIC3, WCD938X_DMIC_0_3_MBHC_PORT, BIT(3)),\n\tWCD_SDW_CH(WCD938X_DMIC4, WCD938X_DMIC_4_7_PORT, BIT(0)),\n\tWCD_SDW_CH(WCD938X_DMIC5, WCD938X_DMIC_4_7_PORT, BIT(1)),\n\tWCD_SDW_CH(WCD938X_DMIC6, WCD938X_DMIC_4_7_PORT, BIT(2)),\n\tWCD_SDW_CH(WCD938X_DMIC7, WCD938X_DMIC_4_7_PORT, BIT(3)),\n};\n\nstatic struct sdw_dpn_prop wcd938x_dpn_prop[WCD938X_MAX_SWR_PORTS] = {\n\t{\n\t\t.num = 1,\n\t\t.type = SDW_DPN_SIMPLE,\n\t\t.min_ch = 1,\n\t\t.max_ch = 8,\n\t\t.simple_ch_prep_sm = true,\n\t}, {\n\t\t.num = 2,\n\t\t.type = SDW_DPN_SIMPLE,\n\t\t.min_ch = 1,\n\t\t.max_ch = 4,\n\t\t.simple_ch_prep_sm = true,\n\t}, {\n\t\t.num = 3,\n\t\t.type = SDW_DPN_SIMPLE,\n\t\t.min_ch = 1,\n\t\t.max_ch = 4,\n\t\t.simple_ch_prep_sm = true,\n\t}, {\n\t\t.num = 4,\n\t\t.type = SDW_DPN_SIMPLE,\n\t\t.min_ch = 1,\n\t\t.max_ch = 4,\n\t\t.simple_ch_prep_sm = true,\n\t}, {\n\t\t.num = 5,\n\t\t.type = SDW_DPN_SIMPLE,\n\t\t.min_ch = 1,\n\t\t.max_ch = 4,\n\t\t.simple_ch_prep_sm = true,\n\t}\n};\n\nstruct device *wcd938x_sdw_device_get(struct device_node *np)\n{\n\treturn bus_find_device_by_of_node(&sdw_bus_type, np);\n\n}\nEXPORT_SYMBOL_GPL(wcd938x_sdw_device_get);\n\nint wcd938x_swr_get_current_bank(struct sdw_slave *sdev)\n{\n\tint bank;\n\n\tbank  = sdw_read(sdev, SDW_SCP_CTRL);\n\n\treturn ((bank & 0x40) ? 1 : 0);\n}\nEXPORT_SYMBOL_GPL(wcd938x_swr_get_current_bank);\n\nint wcd938x_sdw_hw_params(struct wcd938x_sdw_priv *wcd,\n\t\t\t  struct snd_pcm_substream *substream,\n\t\t\t  struct snd_pcm_hw_params *params,\n\t\t\t  struct snd_soc_dai *dai)\n{\n\tstruct sdw_port_config port_config[WCD938X_MAX_SWR_PORTS];\n\tunsigned long ch_mask;\n\tint i, j;\n\n\twcd->sconfig.ch_count = 1;\n\twcd->active_ports = 0;\n\tfor (i = 0; i < WCD938X_MAX_SWR_PORTS; i++) {\n\t\tch_mask = wcd->port_config[i].ch_mask;\n\n\t\tif (!ch_mask)\n\t\t\tcontinue;\n\n\t\tfor_each_set_bit(j, &ch_mask, 4)\n\t\t\twcd->sconfig.ch_count++;\n\n\t\tport_config[wcd->active_ports] = wcd->port_config[i];\n\t\twcd->active_ports++;\n\t}\n\n\twcd->sconfig.bps = 1;\n\twcd->sconfig.frame_rate =  params_rate(params);\n\tif (wcd->is_tx)\n\t\twcd->sconfig.direction = SDW_DATA_DIR_TX;\n\telse\n\t\twcd->sconfig.direction = SDW_DATA_DIR_RX;\n\n\twcd->sconfig.type = SDW_STREAM_PCM;\n\n\treturn sdw_stream_add_slave(wcd->sdev, &wcd->sconfig,\n\t\t\t\t    &port_config[0], wcd->active_ports,\n\t\t\t\t    wcd->sruntime);\n}\nEXPORT_SYMBOL_GPL(wcd938x_sdw_hw_params);\n\nint wcd938x_sdw_free(struct wcd938x_sdw_priv *wcd,\n\t\t     struct snd_pcm_substream *substream,\n\t\t     struct snd_soc_dai *dai)\n{\n\tsdw_stream_remove_slave(wcd->sdev, wcd->sruntime);\n\n\treturn 0;\n}\nEXPORT_SYMBOL_GPL(wcd938x_sdw_free);\n\nint wcd938x_sdw_set_sdw_stream(struct wcd938x_sdw_priv *wcd,\n\t\t\t       struct snd_soc_dai *dai,\n\t\t\t       void *stream, int direction)\n{\n\twcd->sruntime = stream;\n\n\treturn 0;\n}\nEXPORT_SYMBOL_GPL(wcd938x_sdw_set_sdw_stream);\n\nstatic int wcd9380_update_status(struct sdw_slave *slave,\n\t\t\t\t enum sdw_slave_status status)\n{\n\tstruct wcd938x_sdw_priv *wcd = dev_get_drvdata(&slave->dev);\n\n\tif (wcd->regmap && (status == SDW_SLAVE_ATTACHED)) {\n\t\t \n\t\tregcache_cache_only(wcd->regmap, false);\n\t\treturn regcache_sync(wcd->regmap);\n\t}\n\n\treturn 0;\n}\n\nstatic int wcd9380_bus_config(struct sdw_slave *slave,\n\t\t\t      struct sdw_bus_params *params)\n{\n\tsdw_write(slave, SWRS_SCP_HOST_CLK_DIV2_CTL_BANK(params->next_bank),  0x01);\n\n\treturn 0;\n}\n\nstatic int wcd9380_interrupt_callback(struct sdw_slave *slave,\n\t\t\t\t      struct sdw_slave_intr_status *status)\n{\n\tstruct wcd938x_sdw_priv *wcd = dev_get_drvdata(&slave->dev);\n\tstruct irq_domain *slave_irq = wcd->slave_irq;\n\tu32 sts1, sts2, sts3;\n\n\tdo {\n\t\thandle_nested_irq(irq_find_mapping(slave_irq, 0));\n\t\tregmap_read(wcd->regmap, WCD938X_DIGITAL_INTR_STATUS_0, &sts1);\n\t\tregmap_read(wcd->regmap, WCD938X_DIGITAL_INTR_STATUS_1, &sts2);\n\t\tregmap_read(wcd->regmap, WCD938X_DIGITAL_INTR_STATUS_2, &sts3);\n\n\t} while (sts1 || sts2 || sts3);\n\n\treturn IRQ_HANDLED;\n}\n\nstatic const struct reg_default wcd938x_defaults[] = {\n\t{WCD938X_ANA_PAGE_REGISTER,                            0x00},\n\t{WCD938X_ANA_BIAS,                                     0x00},\n\t{WCD938X_ANA_RX_SUPPLIES,                              0x00},\n\t{WCD938X_ANA_HPH,                                      0x0C},\n\t{WCD938X_ANA_EAR,                                      0x00},\n\t{WCD938X_ANA_EAR_COMPANDER_CTL,                        0x02},\n\t{WCD938X_ANA_TX_CH1,                                   0x20},\n\t{WCD938X_ANA_TX_CH2,                                   0x00},\n\t{WCD938X_ANA_TX_CH3,                                   0x20},\n\t{WCD938X_ANA_TX_CH4,                                   0x00},\n\t{WCD938X_ANA_MICB1_MICB2_DSP_EN_LOGIC,                 0x00},\n\t{WCD938X_ANA_MICB3_DSP_EN_LOGIC,                       0x00},\n\t{WCD938X_ANA_MBHC_MECH,                                0x39},\n\t{WCD938X_ANA_MBHC_ELECT,                               0x08},\n\t{WCD938X_ANA_MBHC_ZDET,                                0x00},\n\t{WCD938X_ANA_MBHC_RESULT_1,                            0x00},\n\t{WCD938X_ANA_MBHC_RESULT_2,                            0x00},\n\t{WCD938X_ANA_MBHC_RESULT_3,                            0x00},\n\t{WCD938X_ANA_MBHC_BTN0,                                0x00},\n\t{WCD938X_ANA_MBHC_BTN1,                                0x10},\n\t{WCD938X_ANA_MBHC_BTN2,                                0x20},\n\t{WCD938X_ANA_MBHC_BTN3,                                0x30},\n\t{WCD938X_ANA_MBHC_BTN4,                                0x40},\n\t{WCD938X_ANA_MBHC_BTN5,                                0x50},\n\t{WCD938X_ANA_MBHC_BTN6,                                0x60},\n\t{WCD938X_ANA_MBHC_BTN7,                                0x70},\n\t{WCD938X_ANA_MICB1,                                    0x10},\n\t{WCD938X_ANA_MICB2,                                    0x10},\n\t{WCD938X_ANA_MICB2_RAMP,                               0x00},\n\t{WCD938X_ANA_MICB3,                                    0x10},\n\t{WCD938X_ANA_MICB4,                                    0x10},\n\t{WCD938X_BIAS_CTL,                                     0x2A},\n\t{WCD938X_BIAS_VBG_FINE_ADJ,                            0x55},\n\t{WCD938X_LDOL_VDDCX_ADJUST,                            0x01},\n\t{WCD938X_LDOL_DISABLE_LDOL,                            0x00},\n\t{WCD938X_MBHC_CTL_CLK,                                 0x00},\n\t{WCD938X_MBHC_CTL_ANA,                                 0x00},\n\t{WCD938X_MBHC_CTL_SPARE_1,                             0x00},\n\t{WCD938X_MBHC_CTL_SPARE_2,                             0x00},\n\t{WCD938X_MBHC_CTL_BCS,                                 0x00},\n\t{WCD938X_MBHC_MOISTURE_DET_FSM_STATUS,                 0x00},\n\t{WCD938X_MBHC_TEST_CTL,                                0x00},\n\t{WCD938X_LDOH_MODE,                                    0x2B},\n\t{WCD938X_LDOH_BIAS,                                    0x68},\n\t{WCD938X_LDOH_STB_LOADS,                               0x00},\n\t{WCD938X_LDOH_SLOWRAMP,                                0x50},\n\t{WCD938X_MICB1_TEST_CTL_1,                             0x1A},\n\t{WCD938X_MICB1_TEST_CTL_2,                             0x00},\n\t{WCD938X_MICB1_TEST_CTL_3,                             0xA4},\n\t{WCD938X_MICB2_TEST_CTL_1,                             0x1A},\n\t{WCD938X_MICB2_TEST_CTL_2,                             0x00},\n\t{WCD938X_MICB2_TEST_CTL_3,                             0x24},\n\t{WCD938X_MICB3_TEST_CTL_1,                             0x1A},\n\t{WCD938X_MICB3_TEST_CTL_2,                             0x00},\n\t{WCD938X_MICB3_TEST_CTL_3,                             0xA4},\n\t{WCD938X_MICB4_TEST_CTL_1,                             0x1A},\n\t{WCD938X_MICB4_TEST_CTL_2,                             0x00},\n\t{WCD938X_MICB4_TEST_CTL_3,                             0xA4},\n\t{WCD938X_TX_COM_ADC_VCM,                               0x39},\n\t{WCD938X_TX_COM_BIAS_ATEST,                            0xE0},\n\t{WCD938X_TX_COM_SPARE1,                                0x00},\n\t{WCD938X_TX_COM_SPARE2,                                0x00},\n\t{WCD938X_TX_COM_TXFE_DIV_CTL,                          0x22},\n\t{WCD938X_TX_COM_TXFE_DIV_START,                        0x00},\n\t{WCD938X_TX_COM_SPARE3,                                0x00},\n\t{WCD938X_TX_COM_SPARE4,                                0x00},\n\t{WCD938X_TX_1_2_TEST_EN,                               0xCC},\n\t{WCD938X_TX_1_2_ADC_IB,                                0xE9},\n\t{WCD938X_TX_1_2_ATEST_REFCTL,                          0x0A},\n\t{WCD938X_TX_1_2_TEST_CTL,                              0x38},\n\t{WCD938X_TX_1_2_TEST_BLK_EN1,                          0xFF},\n\t{WCD938X_TX_1_2_TXFE1_CLKDIV,                          0x00},\n\t{WCD938X_TX_1_2_SAR2_ERR,                              0x00},\n\t{WCD938X_TX_1_2_SAR1_ERR,                              0x00},\n\t{WCD938X_TX_3_4_TEST_EN,                               0xCC},\n\t{WCD938X_TX_3_4_ADC_IB,                                0xE9},\n\t{WCD938X_TX_3_4_ATEST_REFCTL,                          0x0A},\n\t{WCD938X_TX_3_4_TEST_CTL,                              0x38},\n\t{WCD938X_TX_3_4_TEST_BLK_EN3,                          0xFF},\n\t{WCD938X_TX_3_4_TXFE3_CLKDIV,                          0x00},\n\t{WCD938X_TX_3_4_SAR4_ERR,                              0x00},\n\t{WCD938X_TX_3_4_SAR3_ERR,                              0x00},\n\t{WCD938X_TX_3_4_TEST_BLK_EN2,                          0xFB},\n\t{WCD938X_TX_3_4_TXFE2_CLKDIV,                          0x00},\n\t{WCD938X_TX_3_4_SPARE1,                                0x00},\n\t{WCD938X_TX_3_4_TEST_BLK_EN4,                          0xFB},\n\t{WCD938X_TX_3_4_TXFE4_CLKDIV,                          0x00},\n\t{WCD938X_TX_3_4_SPARE2,                                0x00},\n\t{WCD938X_CLASSH_MODE_1,                                0x40},\n\t{WCD938X_CLASSH_MODE_2,                                0x3A},\n\t{WCD938X_CLASSH_MODE_3,                                0x00},\n\t{WCD938X_CLASSH_CTRL_VCL_1,                            0x70},\n\t{WCD938X_CLASSH_CTRL_VCL_2,                            0x82},\n\t{WCD938X_CLASSH_CTRL_CCL_1,                            0x31},\n\t{WCD938X_CLASSH_CTRL_CCL_2,                            0x80},\n\t{WCD938X_CLASSH_CTRL_CCL_3,                            0x80},\n\t{WCD938X_CLASSH_CTRL_CCL_4,                            0x51},\n\t{WCD938X_CLASSH_CTRL_CCL_5,                            0x00},\n\t{WCD938X_CLASSH_BUCK_TMUX_A_D,                         0x00},\n\t{WCD938X_CLASSH_BUCK_SW_DRV_CNTL,                      0x77},\n\t{WCD938X_CLASSH_SPARE,                                 0x00},\n\t{WCD938X_FLYBACK_EN,                                   0x4E},\n\t{WCD938X_FLYBACK_VNEG_CTRL_1,                          0x0B},\n\t{WCD938X_FLYBACK_VNEG_CTRL_2,                          0x45},\n\t{WCD938X_FLYBACK_VNEG_CTRL_3,                          0x74},\n\t{WCD938X_FLYBACK_VNEG_CTRL_4,                          0x7F},\n\t{WCD938X_FLYBACK_VNEG_CTRL_5,                          0x83},\n\t{WCD938X_FLYBACK_VNEG_CTRL_6,                          0x98},\n\t{WCD938X_FLYBACK_VNEG_CTRL_7,                          0xA9},\n\t{WCD938X_FLYBACK_VNEG_CTRL_8,                          0x68},\n\t{WCD938X_FLYBACK_VNEG_CTRL_9,                          0x64},\n\t{WCD938X_FLYBACK_VNEGDAC_CTRL_1,                       0xED},\n\t{WCD938X_FLYBACK_VNEGDAC_CTRL_2,                       0xF0},\n\t{WCD938X_FLYBACK_VNEGDAC_CTRL_3,                       0xA6},\n\t{WCD938X_FLYBACK_CTRL_1,                               0x65},\n\t{WCD938X_FLYBACK_TEST_CTL,                             0x00},\n\t{WCD938X_RX_AUX_SW_CTL,                                0x00},\n\t{WCD938X_RX_PA_AUX_IN_CONN,                            0x01},\n\t{WCD938X_RX_TIMER_DIV,                                 0x32},\n\t{WCD938X_RX_OCP_CTL,                                   0x1F},\n\t{WCD938X_RX_OCP_COUNT,                                 0x77},\n\t{WCD938X_RX_BIAS_EAR_DAC,                              0xA0},\n\t{WCD938X_RX_BIAS_EAR_AMP,                              0xAA},\n\t{WCD938X_RX_BIAS_HPH_LDO,                              0xA9},\n\t{WCD938X_RX_BIAS_HPH_PA,                               0xAA},\n\t{WCD938X_RX_BIAS_HPH_RDACBUFF_CNP2,                    0x8A},\n\t{WCD938X_RX_BIAS_HPH_RDAC_LDO,                         0x88},\n\t{WCD938X_RX_BIAS_HPH_CNP1,                             0x82},\n\t{WCD938X_RX_BIAS_HPH_LOWPOWER,                         0x82},\n\t{WCD938X_RX_BIAS_AUX_DAC,                              0xA0},\n\t{WCD938X_RX_BIAS_AUX_AMP,                              0xAA},\n\t{WCD938X_RX_BIAS_VNEGDAC_BLEEDER,                      0x50},\n\t{WCD938X_RX_BIAS_MISC,                                 0x00},\n\t{WCD938X_RX_BIAS_BUCK_RST,                             0x08},\n\t{WCD938X_RX_BIAS_BUCK_VREF_ERRAMP,                     0x44},\n\t{WCD938X_RX_BIAS_FLYB_ERRAMP,                          0x40},\n\t{WCD938X_RX_BIAS_FLYB_BUFF,                            0xAA},\n\t{WCD938X_RX_BIAS_FLYB_MID_RST,                         0x14},\n\t{WCD938X_HPH_L_STATUS,                                 0x04},\n\t{WCD938X_HPH_R_STATUS,                                 0x04},\n\t{WCD938X_HPH_CNP_EN,                                   0x80},\n\t{WCD938X_HPH_CNP_WG_CTL,                               0x9A},\n\t{WCD938X_HPH_CNP_WG_TIME,                              0x14},\n\t{WCD938X_HPH_OCP_CTL,                                  0x28},\n\t{WCD938X_HPH_AUTO_CHOP,                                0x16},\n\t{WCD938X_HPH_CHOP_CTL,                                 0x83},\n\t{WCD938X_HPH_PA_CTL1,                                  0x46},\n\t{WCD938X_HPH_PA_CTL2,                                  0x50},\n\t{WCD938X_HPH_L_EN,                                     0x80},\n\t{WCD938X_HPH_L_TEST,                                   0xE0},\n\t{WCD938X_HPH_L_ATEST,                                  0x50},\n\t{WCD938X_HPH_R_EN,                                     0x80},\n\t{WCD938X_HPH_R_TEST,                                   0xE0},\n\t{WCD938X_HPH_R_ATEST,                                  0x54},\n\t{WCD938X_HPH_RDAC_CLK_CTL1,                            0x99},\n\t{WCD938X_HPH_RDAC_CLK_CTL2,                            0x9B},\n\t{WCD938X_HPH_RDAC_LDO_CTL,                             0x33},\n\t{WCD938X_HPH_RDAC_CHOP_CLK_LP_CTL,                     0x00},\n\t{WCD938X_HPH_REFBUFF_UHQA_CTL,                         0x68},\n\t{WCD938X_HPH_REFBUFF_LP_CTL,                           0x0E},\n\t{WCD938X_HPH_L_DAC_CTL,                                0x20},\n\t{WCD938X_HPH_R_DAC_CTL,                                0x20},\n\t{WCD938X_HPH_SURGE_HPHLR_SURGE_COMP_SEL,               0x55},\n\t{WCD938X_HPH_SURGE_HPHLR_SURGE_EN,                     0x19},\n\t{WCD938X_HPH_SURGE_HPHLR_SURGE_MISC1,                  0xA0},\n\t{WCD938X_HPH_SURGE_HPHLR_SURGE_STATUS,                 0x00},\n\t{WCD938X_EAR_EAR_EN_REG,                               0x22},\n\t{WCD938X_EAR_EAR_PA_CON,                               0x44},\n\t{WCD938X_EAR_EAR_SP_CON,                               0xDB},\n\t{WCD938X_EAR_EAR_DAC_CON,                              0x80},\n\t{WCD938X_EAR_EAR_CNP_FSM_CON,                          0xB2},\n\t{WCD938X_EAR_TEST_CTL,                                 0x00},\n\t{WCD938X_EAR_STATUS_REG_1,                             0x00},\n\t{WCD938X_EAR_STATUS_REG_2,                             0x08},\n\t{WCD938X_ANA_NEW_PAGE_REGISTER,                        0x00},\n\t{WCD938X_HPH_NEW_ANA_HPH2,                             0x00},\n\t{WCD938X_HPH_NEW_ANA_HPH3,                             0x00},\n\t{WCD938X_SLEEP_CTL,                                    0x16},\n\t{WCD938X_SLEEP_WATCHDOG_CTL,                           0x00},\n\t{WCD938X_MBHC_NEW_ELECT_REM_CLAMP_CTL,                 0x00},\n\t{WCD938X_MBHC_NEW_CTL_1,                               0x02},\n\t{WCD938X_MBHC_NEW_CTL_2,                               0x05},\n\t{WCD938X_MBHC_NEW_PLUG_DETECT_CTL,                     0xE9},\n\t{WCD938X_MBHC_NEW_ZDET_ANA_CTL,                        0x0F},\n\t{WCD938X_MBHC_NEW_ZDET_RAMP_CTL,                       0x00},\n\t{WCD938X_MBHC_NEW_FSM_STATUS,                          0x00},\n\t{WCD938X_MBHC_NEW_ADC_RESULT,                          0x00},\n\t{WCD938X_TX_NEW_AMIC_MUX_CFG,                          0x00},\n\t{WCD938X_AUX_AUXPA,                                    0x00},\n\t{WCD938X_LDORXTX_MODE,                                 0x0C},\n\t{WCD938X_LDORXTX_CONFIG,                               0x10},\n\t{WCD938X_DIE_CRACK_DIE_CRK_DET_EN,                     0x00},\n\t{WCD938X_DIE_CRACK_DIE_CRK_DET_OUT,                    0x00},\n\t{WCD938X_HPH_NEW_INT_RDAC_GAIN_CTL,                    0x40},\n\t{WCD938X_HPH_NEW_INT_RDAC_HD2_CTL_L,                   0x81},\n\t{WCD938X_HPH_NEW_INT_RDAC_VREF_CTL,                    0x10},\n\t{WCD938X_HPH_NEW_INT_RDAC_OVERRIDE_CTL,                0x00},\n\t{WCD938X_HPH_NEW_INT_RDAC_HD2_CTL_R,                   0x81},\n\t{WCD938X_HPH_NEW_INT_PA_MISC1,                         0x22},\n\t{WCD938X_HPH_NEW_INT_PA_MISC2,                         0x00},\n\t{WCD938X_HPH_NEW_INT_PA_RDAC_MISC,                     0x00},\n\t{WCD938X_HPH_NEW_INT_HPH_TIMER1,                       0xFE},\n\t{WCD938X_HPH_NEW_INT_HPH_TIMER2,                       0x02},\n\t{WCD938X_HPH_NEW_INT_HPH_TIMER3,                       0x4E},\n\t{WCD938X_HPH_NEW_INT_HPH_TIMER4,                       0x54},\n\t{WCD938X_HPH_NEW_INT_PA_RDAC_MISC2,                    0x00},\n\t{WCD938X_HPH_NEW_INT_PA_RDAC_MISC3,                    0x00},\n\t{WCD938X_HPH_NEW_INT_RDAC_HD2_CTL_L_NEW,               0x90},\n\t{WCD938X_HPH_NEW_INT_RDAC_HD2_CTL_R_NEW,               0x90},\n\t{WCD938X_RX_NEW_INT_HPH_RDAC_BIAS_LOHIFI,              0x62},\n\t{WCD938X_RX_NEW_INT_HPH_RDAC_BIAS_ULP,                 0x01},\n\t{WCD938X_RX_NEW_INT_HPH_RDAC_LDO_LP,                   0x11},\n\t{WCD938X_MBHC_NEW_INT_MOISTURE_DET_DC_CTRL,            0x57},\n\t{WCD938X_MBHC_NEW_INT_MOISTURE_DET_POLLING_CTRL,       0x01},\n\t{WCD938X_MBHC_NEW_INT_MECH_DET_CURRENT,                0x00},\n\t{WCD938X_MBHC_NEW_INT_SPARE_2,                         0x00},\n\t{WCD938X_EAR_INT_NEW_EAR_CHOPPER_CON,                  0xA8},\n\t{WCD938X_EAR_INT_NEW_CNP_VCM_CON1,                     0x42},\n\t{WCD938X_EAR_INT_NEW_CNP_VCM_CON2,                     0x22},\n\t{WCD938X_EAR_INT_NEW_EAR_DYNAMIC_BIAS,                 0x00},\n\t{WCD938X_AUX_INT_EN_REG,                               0x00},\n\t{WCD938X_AUX_INT_PA_CTRL,                              0x06},\n\t{WCD938X_AUX_INT_SP_CTRL,                              0xD2},\n\t{WCD938X_AUX_INT_DAC_CTRL,                             0x80},\n\t{WCD938X_AUX_INT_CLK_CTRL,                             0x50},\n\t{WCD938X_AUX_INT_TEST_CTRL,                            0x00},\n\t{WCD938X_AUX_INT_STATUS_REG,                           0x00},\n\t{WCD938X_AUX_INT_MISC,                                 0x00},\n\t{WCD938X_LDORXTX_INT_BIAS,                             0x6E},\n\t{WCD938X_LDORXTX_INT_STB_LOADS_DTEST,                  0x50},\n\t{WCD938X_LDORXTX_INT_TEST0,                            0x1C},\n\t{WCD938X_LDORXTX_INT_STARTUP_TIMER,                    0xFF},\n\t{WCD938X_LDORXTX_INT_TEST1,                            0x1F},\n\t{WCD938X_LDORXTX_INT_STATUS,                           0x00},\n\t{WCD938X_SLEEP_INT_WATCHDOG_CTL_1,                     0x0A},\n\t{WCD938X_SLEEP_INT_WATCHDOG_CTL_2,                     0x0A},\n\t{WCD938X_DIE_CRACK_INT_DIE_CRK_DET_INT1,               0x02},\n\t{WCD938X_DIE_CRACK_INT_DIE_CRK_DET_INT2,               0x60},\n\t{WCD938X_TX_COM_NEW_INT_TXFE_DIVSTOP_L2,               0xFF},\n\t{WCD938X_TX_COM_NEW_INT_TXFE_DIVSTOP_L1,               0x7F},\n\t{WCD938X_TX_COM_NEW_INT_TXFE_DIVSTOP_L0,               0x3F},\n\t{WCD938X_TX_COM_NEW_INT_TXFE_DIVSTOP_ULP1P2M,          0x1F},\n\t{WCD938X_TX_COM_NEW_INT_TXFE_DIVSTOP_ULP0P6M,          0x0F},\n\t{WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG1_L2L1,          0xD7},\n\t{WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG1_L0,            0xC8},\n\t{WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG1_ULP,           0xC6},\n\t{WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG2MAIN_L2L1,      0xD5},\n\t{WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG2MAIN_L0,        0xCA},\n\t{WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG2MAIN_ULP,       0x05},\n\t{WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG2CASC_L2L1L0,    0xA5},\n\t{WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG2CASC_ULP,       0x13},\n\t{WCD938X_TX_COM_NEW_INT_TXADC_SCBIAS_L2L1,             0x88},\n\t{WCD938X_TX_COM_NEW_INT_TXADC_SCBIAS_L0ULP,            0x42},\n\t{WCD938X_TX_COM_NEW_INT_TXADC_INT_L2,                  0xFF},\n\t{WCD938X_TX_COM_NEW_INT_TXADC_INT_L1,                  0x64},\n\t{WCD938X_TX_COM_NEW_INT_TXADC_INT_L0,                  0x64},\n\t{WCD938X_TX_COM_NEW_INT_TXADC_INT_ULP,                 0x77},\n\t{WCD938X_DIGITAL_PAGE_REGISTER,                        0x00},\n\t{WCD938X_DIGITAL_CHIP_ID0,                             0x00},\n\t{WCD938X_DIGITAL_CHIP_ID1,                             0x00},\n\t{WCD938X_DIGITAL_CHIP_ID2,                             0x0D},\n\t{WCD938X_DIGITAL_CHIP_ID3,                             0x01},\n\t{WCD938X_DIGITAL_SWR_TX_CLK_RATE,                      0x00},\n\t{WCD938X_DIGITAL_CDC_RST_CTL,                          0x03},\n\t{WCD938X_DIGITAL_TOP_CLK_CFG,                          0x00},\n\t{WCD938X_DIGITAL_CDC_ANA_CLK_CTL,                      0x00},\n\t{WCD938X_DIGITAL_CDC_DIG_CLK_CTL,                      0xF0},\n\t{WCD938X_DIGITAL_SWR_RST_EN,                           0x00},\n\t{WCD938X_DIGITAL_CDC_PATH_MODE,                        0x55},\n\t{WCD938X_DIGITAL_CDC_RX_RST,                           0x00},\n\t{WCD938X_DIGITAL_CDC_RX0_CTL,                          0xFC},\n\t{WCD938X_DIGITAL_CDC_RX1_CTL,                          0xFC},\n\t{WCD938X_DIGITAL_CDC_RX2_CTL,                          0xFC},\n\t{WCD938X_DIGITAL_CDC_TX_ANA_MODE_0_1,                  0x00},\n\t{WCD938X_DIGITAL_CDC_TX_ANA_MODE_2_3,                  0x00},\n\t{WCD938X_DIGITAL_CDC_COMP_CTL_0,                       0x00},\n\t{WCD938X_DIGITAL_CDC_ANA_TX_CLK_CTL,                   0x1E},\n\t{WCD938X_DIGITAL_CDC_HPH_DSM_A1_0,                     0x00},\n\t{WCD938X_DIGITAL_CDC_HPH_DSM_A1_1,                     0x01},\n\t{WCD938X_DIGITAL_CDC_HPH_DSM_A2_0,                     0x63},\n\t{WCD938X_DIGITAL_CDC_HPH_DSM_A2_1,                     0x04},\n\t{WCD938X_DIGITAL_CDC_HPH_DSM_A3_0,                     0xAC},\n\t{WCD938X_DIGITAL_CDC_HPH_DSM_A3_1,                     0x04},\n\t{WCD938X_DIGITAL_CDC_HPH_DSM_A4_0,                     0x1A},\n\t{WCD938X_DIGITAL_CDC_HPH_DSM_A4_1,                     0x03},\n\t{WCD938X_DIGITAL_CDC_HPH_DSM_A5_0,                     0xBC},\n\t{WCD938X_DIGITAL_CDC_HPH_DSM_A5_1,                     0x02},\n\t{WCD938X_DIGITAL_CDC_HPH_DSM_A6_0,                     0xC7},\n\t{WCD938X_DIGITAL_CDC_HPH_DSM_A7_0,                     0xF8},\n\t{WCD938X_DIGITAL_CDC_HPH_DSM_C_0,                      0x47},\n\t{WCD938X_DIGITAL_CDC_HPH_DSM_C_1,                      0x43},\n\t{WCD938X_DIGITAL_CDC_HPH_DSM_C_2,                      0xB1},\n\t{WCD938X_DIGITAL_CDC_HPH_DSM_C_3,                      0x17},\n\t{WCD938X_DIGITAL_CDC_HPH_DSM_R1,                       0x4D},\n\t{WCD938X_DIGITAL_CDC_HPH_DSM_R2,                       0x29},\n\t{WCD938X_DIGITAL_CDC_HPH_DSM_R3,                       0x34},\n\t{WCD938X_DIGITAL_CDC_HPH_DSM_R4,                       0x59},\n\t{WCD938X_DIGITAL_CDC_HPH_DSM_R5,                       0x66},\n\t{WCD938X_DIGITAL_CDC_HPH_DSM_R6,                       0x87},\n\t{WCD938X_DIGITAL_CDC_HPH_DSM_R7,                       0x64},\n\t{WCD938X_DIGITAL_CDC_AUX_DSM_A1_0,                     0x00},\n\t{WCD938X_DIGITAL_CDC_AUX_DSM_A1_1,                     0x01},\n\t{WCD938X_DIGITAL_CDC_AUX_DSM_A2_0,                     0x96},\n\t{WCD938X_DIGITAL_CDC_AUX_DSM_A2_1,                     0x09},\n\t{WCD938X_DIGITAL_CDC_AUX_DSM_A3_0,                     0xAB},\n\t{WCD938X_DIGITAL_CDC_AUX_DSM_A3_1,                     0x05},\n\t{WCD938X_DIGITAL_CDC_AUX_DSM_A4_0,                     0x1C},\n\t{WCD938X_DIGITAL_CDC_AUX_DSM_A4_1,                     0x02},\n\t{WCD938X_DIGITAL_CDC_AUX_DSM_A5_0,                     0x17},\n\t{WCD938X_DIGITAL_CDC_AUX_DSM_A5_1,                     0x02},\n\t{WCD938X_DIGITAL_CDC_AUX_DSM_A6_0,                     0xAA},\n\t{WCD938X_DIGITAL_CDC_AUX_DSM_A7_0,                     0xE3},\n\t{WCD938X_DIGITAL_CDC_AUX_DSM_C_0,                      0x69},\n\t{WCD938X_DIGITAL_CDC_AUX_DSM_C_1,                      0x54},\n\t{WCD938X_DIGITAL_CDC_AUX_DSM_C_2,                      0x02},\n\t{WCD938X_DIGITAL_CDC_AUX_DSM_C_3,                      0x15},\n\t{WCD938X_DIGITAL_CDC_AUX_DSM_R1,                       0xA4},\n\t{WCD938X_DIGITAL_CDC_AUX_DSM_R2,                       0xB5},\n\t{WCD938X_DIGITAL_CDC_AUX_DSM_R3,                       0x86},\n\t{WCD938X_DIGITAL_CDC_AUX_DSM_R4,                       0x85},\n\t{WCD938X_DIGITAL_CDC_AUX_DSM_R5,                       0xAA},\n\t{WCD938X_DIGITAL_CDC_AUX_DSM_R6,                       0xE2},\n\t{WCD938X_DIGITAL_CDC_AUX_DSM_R7,                       0x62},\n\t{WCD938X_DIGITAL_CDC_HPH_GAIN_RX_0,                    0x55},\n\t{WCD938X_DIGITAL_CDC_HPH_GAIN_RX_1,                    0xA9},\n\t{WCD938X_DIGITAL_CDC_HPH_GAIN_DSD_0,                   0x3D},\n\t{WCD938X_DIGITAL_CDC_HPH_GAIN_DSD_1,                   0x2E},\n\t{WCD938X_DIGITAL_CDC_HPH_GAIN_DSD_2,                   0x01},\n\t{WCD938X_DIGITAL_CDC_AUX_GAIN_DSD_0,                   0x00},\n\t{WCD938X_DIGITAL_CDC_AUX_GAIN_DSD_1,                   0xFC},\n\t{WCD938X_DIGITAL_CDC_AUX_GAIN_DSD_2,                   0x01},\n\t{WCD938X_DIGITAL_CDC_HPH_GAIN_CTL,                     0x00},\n\t{WCD938X_DIGITAL_CDC_AUX_GAIN_CTL,                     0x00},\n\t{WCD938X_DIGITAL_CDC_EAR_PATH_CTL,                     0x00},\n\t{WCD938X_DIGITAL_CDC_SWR_CLH,                          0x00},\n\t{WCD938X_DIGITAL_SWR_CLH_BYP,                          0x00},\n\t{WCD938X_DIGITAL_CDC_TX0_CTL,                          0x68},\n\t{WCD938X_DIGITAL_CDC_TX1_CTL,                          0x68},\n\t{WCD938X_DIGITAL_CDC_TX2_CTL,                          0x68},\n\t{WCD938X_DIGITAL_CDC_TX_RST,                           0x00},\n\t{WCD938X_DIGITAL_CDC_REQ_CTL,                          0x01},\n\t{WCD938X_DIGITAL_CDC_RST,                              0x00},\n\t{WCD938X_DIGITAL_CDC_AMIC_CTL,                         0x0F},\n\t{WCD938X_DIGITAL_CDC_DMIC_CTL,                         0x04},\n\t{WCD938X_DIGITAL_CDC_DMIC1_CTL,                        0x01},\n\t{WCD938X_DIGITAL_CDC_DMIC2_CTL,                        0x01},\n\t{WCD938X_DIGITAL_CDC_DMIC3_CTL,                        0x01},\n\t{WCD938X_DIGITAL_CDC_DMIC4_CTL,                        0x01},\n\t{WCD938X_DIGITAL_EFUSE_PRG_CTL,                        0x00},\n\t{WCD938X_DIGITAL_EFUSE_CTL,                            0x2B},\n\t{WCD938X_DIGITAL_CDC_DMIC_RATE_1_2,                    0x11},\n\t{WCD938X_DIGITAL_CDC_DMIC_RATE_3_4,                    0x11},\n\t{WCD938X_DIGITAL_PDM_WD_CTL0,                          0x00},\n\t{WCD938X_DIGITAL_PDM_WD_CTL1,                          0x00},\n\t{WCD938X_DIGITAL_PDM_WD_CTL2,                          0x00},\n\t{WCD938X_DIGITAL_INTR_MODE,                            0x00},\n\t{WCD938X_DIGITAL_INTR_MASK_0,                          0xFF},\n\t{WCD938X_DIGITAL_INTR_MASK_1,                          0xFF},\n\t{WCD938X_DIGITAL_INTR_MASK_2,                          0x3F},\n\t{WCD938X_DIGITAL_INTR_STATUS_0,                        0x00},\n\t{WCD938X_DIGITAL_INTR_STATUS_1,                        0x00},\n\t{WCD938X_DIGITAL_INTR_STATUS_2,                        0x00},\n\t{WCD938X_DIGITAL_INTR_CLEAR_0,                         0x00},\n\t{WCD938X_DIGITAL_INTR_CLEAR_1,                         0x00},\n\t{WCD938X_DIGITAL_INTR_CLEAR_2,                         0x00},\n\t{WCD938X_DIGITAL_INTR_LEVEL_0,                         0x00},\n\t{WCD938X_DIGITAL_INTR_LEVEL_1,                         0x00},\n\t{WCD938X_DIGITAL_INTR_LEVEL_2,                         0x00},\n\t{WCD938X_DIGITAL_INTR_SET_0,                           0x00},\n\t{WCD938X_DIGITAL_INTR_SET_1,                           0x00},\n\t{WCD938X_DIGITAL_INTR_SET_2,                           0x00},\n\t{WCD938X_DIGITAL_INTR_TEST_0,                          0x00},\n\t{WCD938X_DIGITAL_INTR_TEST_1,                          0x00},\n\t{WCD938X_DIGITAL_INTR_TEST_2,                          0x00},\n\t{WCD938X_DIGITAL_TX_MODE_DBG_EN,                       0x00},\n\t{WCD938X_DIGITAL_TX_MODE_DBG_0_1,                      0x00},\n\t{WCD938X_DIGITAL_TX_MODE_DBG_2_3,                      0x00},\n\t{WCD938X_DIGITAL_LB_IN_SEL_CTL,                        0x00},\n\t{WCD938X_DIGITAL_LOOP_BACK_MODE,                       0x00},\n\t{WCD938X_DIGITAL_SWR_DAC_TEST,                         0x00},\n\t{WCD938X_DIGITAL_SWR_HM_TEST_RX_0,                     0x40},\n\t{WCD938X_DIGITAL_SWR_HM_TEST_TX_0,                     0x40},\n\t{WCD938X_DIGITAL_SWR_HM_TEST_RX_1,                     0x00},\n\t{WCD938X_DIGITAL_SWR_HM_TEST_TX_1,                     0x00},\n\t{WCD938X_DIGITAL_SWR_HM_TEST_TX_2,                     0x00},\n\t{WCD938X_DIGITAL_SWR_HM_TEST_0,                        0x00},\n\t{WCD938X_DIGITAL_SWR_HM_TEST_1,                        0x00},\n\t{WCD938X_DIGITAL_PAD_CTL_SWR_0,                        0x8F},\n\t{WCD938X_DIGITAL_PAD_CTL_SWR_1,                        0x06},\n\t{WCD938X_DIGITAL_I2C_CTL,                              0x00},\n\t{WCD938X_DIGITAL_CDC_TX_TANGGU_SW_MODE,                0x00},\n\t{WCD938X_DIGITAL_EFUSE_TEST_CTL_0,                     0x00},\n\t{WCD938X_DIGITAL_EFUSE_TEST_CTL_1,                     0x00},\n\t{WCD938X_DIGITAL_EFUSE_T_DATA_0,                       0x00},\n\t{WCD938X_DIGITAL_EFUSE_T_DATA_1,                       0x00},\n\t{WCD938X_DIGITAL_PAD_CTL_PDM_RX0,                      0xF1},\n\t{WCD938X_DIGITAL_PAD_CTL_PDM_RX1,                      0xF1},\n\t{WCD938X_DIGITAL_PAD_CTL_PDM_TX0,                      0xF1},\n\t{WCD938X_DIGITAL_PAD_CTL_PDM_TX1,                      0xF1},\n\t{WCD938X_DIGITAL_PAD_CTL_PDM_TX2,                      0xF1},\n\t{WCD938X_DIGITAL_PAD_INP_DIS_0,                        0x00},\n\t{WCD938X_DIGITAL_PAD_INP_DIS_1,                        0x00},\n\t{WCD938X_DIGITAL_DRIVE_STRENGTH_0,                     0x00},\n\t{WCD938X_DIGITAL_DRIVE_STRENGTH_1,                     0x00},\n\t{WCD938X_DIGITAL_DRIVE_STRENGTH_2,                     0x00},\n\t{WCD938X_DIGITAL_RX_DATA_EDGE_CTL,                     0x1F},\n\t{WCD938X_DIGITAL_TX_DATA_EDGE_CTL,                     0x80},\n\t{WCD938X_DIGITAL_GPIO_MODE,                            0x00},\n\t{WCD938X_DIGITAL_PIN_CTL_OE,                           0x00},\n\t{WCD938X_DIGITAL_PIN_CTL_DATA_0,                       0x00},\n\t{WCD938X_DIGITAL_PIN_CTL_DATA_1,                       0x00},\n\t{WCD938X_DIGITAL_PIN_STATUS_0,                         0x00},\n\t{WCD938X_DIGITAL_PIN_STATUS_1,                         0x00},\n\t{WCD938X_DIGITAL_DIG_DEBUG_CTL,                        0x00},\n\t{WCD938X_DIGITAL_DIG_DEBUG_EN,                         0x00},\n\t{WCD938X_DIGITAL_ANA_CSR_DBG_ADD,                      0x00},\n\t{WCD938X_DIGITAL_ANA_CSR_DBG_CTL,                      0x48},\n\t{WCD938X_DIGITAL_SSP_DBG,                              0x00},\n\t{WCD938X_DIGITAL_MODE_STATUS_0,                        0x00},\n\t{WCD938X_DIGITAL_MODE_STATUS_1,                        0x00},\n\t{WCD938X_DIGITAL_SPARE_0,                              0x00},\n\t{WCD938X_DIGITAL_SPARE_1,                              0x00},\n\t{WCD938X_DIGITAL_SPARE_2,                              0x00},\n\t{WCD938X_DIGITAL_EFUSE_REG_0,                          0x00},\n\t{WCD938X_DIGITAL_EFUSE_REG_1,                          0xFF},\n\t{WCD938X_DIGITAL_EFUSE_REG_2,                          0xFF},\n\t{WCD938X_DIGITAL_EFUSE_REG_3,                          0xFF},\n\t{WCD938X_DIGITAL_EFUSE_REG_4,                          0xFF},\n\t{WCD938X_DIGITAL_EFUSE_REG_5,                          0xFF},\n\t{WCD938X_DIGITAL_EFUSE_REG_6,                          0xFF},\n\t{WCD938X_DIGITAL_EFUSE_REG_7,                          0xFF},\n\t{WCD938X_DIGITAL_EFUSE_REG_8,                          0xFF},\n\t{WCD938X_DIGITAL_EFUSE_REG_9,                          0xFF},\n\t{WCD938X_DIGITAL_EFUSE_REG_10,                         0xFF},\n\t{WCD938X_DIGITAL_EFUSE_REG_11,                         0xFF},\n\t{WCD938X_DIGITAL_EFUSE_REG_12,                         0xFF},\n\t{WCD938X_DIGITAL_EFUSE_REG_13,                         0xFF},\n\t{WCD938X_DIGITAL_EFUSE_REG_14,                         0xFF},\n\t{WCD938X_DIGITAL_EFUSE_REG_15,                         0xFF},\n\t{WCD938X_DIGITAL_EFUSE_REG_16,                         0xFF},\n\t{WCD938X_DIGITAL_EFUSE_REG_17,                         0xFF},\n\t{WCD938X_DIGITAL_EFUSE_REG_18,                         0xFF},\n\t{WCD938X_DIGITAL_EFUSE_REG_19,                         0xFF},\n\t{WCD938X_DIGITAL_EFUSE_REG_20,                         0x0E},\n\t{WCD938X_DIGITAL_EFUSE_REG_21,                         0x00},\n\t{WCD938X_DIGITAL_EFUSE_REG_22,                         0x00},\n\t{WCD938X_DIGITAL_EFUSE_REG_23,                         0xF8},\n\t{WCD938X_DIGITAL_EFUSE_REG_24,                         0x16},\n\t{WCD938X_DIGITAL_EFUSE_REG_25,                         0x00},\n\t{WCD938X_DIGITAL_EFUSE_REG_26,                         0x00},\n\t{WCD938X_DIGITAL_EFUSE_REG_27,                         0x00},\n\t{WCD938X_DIGITAL_EFUSE_REG_28,                         0x00},\n\t{WCD938X_DIGITAL_EFUSE_REG_29,                         0x00},\n\t{WCD938X_DIGITAL_EFUSE_REG_30,                         0x00},\n\t{WCD938X_DIGITAL_EFUSE_REG_31,                         0x00},\n\t{WCD938X_DIGITAL_TX_REQ_FB_CTL_0,                      0x88},\n\t{WCD938X_DIGITAL_TX_REQ_FB_CTL_1,                      0x88},\n\t{WCD938X_DIGITAL_TX_REQ_FB_CTL_2,                      0x88},\n\t{WCD938X_DIGITAL_TX_REQ_FB_CTL_3,                      0x88},\n\t{WCD938X_DIGITAL_TX_REQ_FB_CTL_4,                      0x88},\n\t{WCD938X_DIGITAL_DEM_BYPASS_DATA0,                     0x55},\n\t{WCD938X_DIGITAL_DEM_BYPASS_DATA1,                     0x55},\n\t{WCD938X_DIGITAL_DEM_BYPASS_DATA2,                     0x55},\n\t{WCD938X_DIGITAL_DEM_BYPASS_DATA3,                     0x01},\n};\n\nstatic bool wcd938x_rdwr_register(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase WCD938X_ANA_PAGE_REGISTER:\n\tcase WCD938X_ANA_BIAS:\n\tcase WCD938X_ANA_RX_SUPPLIES:\n\tcase WCD938X_ANA_HPH:\n\tcase WCD938X_ANA_EAR:\n\tcase WCD938X_ANA_EAR_COMPANDER_CTL:\n\tcase WCD938X_ANA_TX_CH1:\n\tcase WCD938X_ANA_TX_CH2:\n\tcase WCD938X_ANA_TX_CH3:\n\tcase WCD938X_ANA_TX_CH4:\n\tcase WCD938X_ANA_MICB1_MICB2_DSP_EN_LOGIC:\n\tcase WCD938X_ANA_MICB3_DSP_EN_LOGIC:\n\tcase WCD938X_ANA_MBHC_MECH:\n\tcase WCD938X_ANA_MBHC_ELECT:\n\tcase WCD938X_ANA_MBHC_ZDET:\n\tcase WCD938X_ANA_MBHC_BTN0:\n\tcase WCD938X_ANA_MBHC_BTN1:\n\tcase WCD938X_ANA_MBHC_BTN2:\n\tcase WCD938X_ANA_MBHC_BTN3:\n\tcase WCD938X_ANA_MBHC_BTN4:\n\tcase WCD938X_ANA_MBHC_BTN5:\n\tcase WCD938X_ANA_MBHC_BTN6:\n\tcase WCD938X_ANA_MBHC_BTN7:\n\tcase WCD938X_ANA_MICB1:\n\tcase WCD938X_ANA_MICB2:\n\tcase WCD938X_ANA_MICB2_RAMP:\n\tcase WCD938X_ANA_MICB3:\n\tcase WCD938X_ANA_MICB4:\n\tcase WCD938X_BIAS_CTL:\n\tcase WCD938X_BIAS_VBG_FINE_ADJ:\n\tcase WCD938X_LDOL_VDDCX_ADJUST:\n\tcase WCD938X_LDOL_DISABLE_LDOL:\n\tcase WCD938X_MBHC_CTL_CLK:\n\tcase WCD938X_MBHC_CTL_ANA:\n\tcase WCD938X_MBHC_CTL_SPARE_1:\n\tcase WCD938X_MBHC_CTL_SPARE_2:\n\tcase WCD938X_MBHC_CTL_BCS:\n\tcase WCD938X_MBHC_TEST_CTL:\n\tcase WCD938X_LDOH_MODE:\n\tcase WCD938X_LDOH_BIAS:\n\tcase WCD938X_LDOH_STB_LOADS:\n\tcase WCD938X_LDOH_SLOWRAMP:\n\tcase WCD938X_MICB1_TEST_CTL_1:\n\tcase WCD938X_MICB1_TEST_CTL_2:\n\tcase WCD938X_MICB1_TEST_CTL_3:\n\tcase WCD938X_MICB2_TEST_CTL_1:\n\tcase WCD938X_MICB2_TEST_CTL_2:\n\tcase WCD938X_MICB2_TEST_CTL_3:\n\tcase WCD938X_MICB3_TEST_CTL_1:\n\tcase WCD938X_MICB3_TEST_CTL_2:\n\tcase WCD938X_MICB3_TEST_CTL_3:\n\tcase WCD938X_MICB4_TEST_CTL_1:\n\tcase WCD938X_MICB4_TEST_CTL_2:\n\tcase WCD938X_MICB4_TEST_CTL_3:\n\tcase WCD938X_TX_COM_ADC_VCM:\n\tcase WCD938X_TX_COM_BIAS_ATEST:\n\tcase WCD938X_TX_COM_SPARE1:\n\tcase WCD938X_TX_COM_SPARE2:\n\tcase WCD938X_TX_COM_TXFE_DIV_CTL:\n\tcase WCD938X_TX_COM_TXFE_DIV_START:\n\tcase WCD938X_TX_COM_SPARE3:\n\tcase WCD938X_TX_COM_SPARE4:\n\tcase WCD938X_TX_1_2_TEST_EN:\n\tcase WCD938X_TX_1_2_ADC_IB:\n\tcase WCD938X_TX_1_2_ATEST_REFCTL:\n\tcase WCD938X_TX_1_2_TEST_CTL:\n\tcase WCD938X_TX_1_2_TEST_BLK_EN1:\n\tcase WCD938X_TX_1_2_TXFE1_CLKDIV:\n\tcase WCD938X_TX_3_4_TEST_EN:\n\tcase WCD938X_TX_3_4_ADC_IB:\n\tcase WCD938X_TX_3_4_ATEST_REFCTL:\n\tcase WCD938X_TX_3_4_TEST_CTL:\n\tcase WCD938X_TX_3_4_TEST_BLK_EN3:\n\tcase WCD938X_TX_3_4_TXFE3_CLKDIV:\n\tcase WCD938X_TX_3_4_TEST_BLK_EN2:\n\tcase WCD938X_TX_3_4_TXFE2_CLKDIV:\n\tcase WCD938X_TX_3_4_SPARE1:\n\tcase WCD938X_TX_3_4_TEST_BLK_EN4:\n\tcase WCD938X_TX_3_4_TXFE4_CLKDIV:\n\tcase WCD938X_TX_3_4_SPARE2:\n\tcase WCD938X_CLASSH_MODE_1:\n\tcase WCD938X_CLASSH_MODE_2:\n\tcase WCD938X_CLASSH_MODE_3:\n\tcase WCD938X_CLASSH_CTRL_VCL_1:\n\tcase WCD938X_CLASSH_CTRL_VCL_2:\n\tcase WCD938X_CLASSH_CTRL_CCL_1:\n\tcase WCD938X_CLASSH_CTRL_CCL_2:\n\tcase WCD938X_CLASSH_CTRL_CCL_3:\n\tcase WCD938X_CLASSH_CTRL_CCL_4:\n\tcase WCD938X_CLASSH_CTRL_CCL_5:\n\tcase WCD938X_CLASSH_BUCK_TMUX_A_D:\n\tcase WCD938X_CLASSH_BUCK_SW_DRV_CNTL:\n\tcase WCD938X_CLASSH_SPARE:\n\tcase WCD938X_FLYBACK_EN:\n\tcase WCD938X_FLYBACK_VNEG_CTRL_1:\n\tcase WCD938X_FLYBACK_VNEG_CTRL_2:\n\tcase WCD938X_FLYBACK_VNEG_CTRL_3:\n\tcase WCD938X_FLYBACK_VNEG_CTRL_4:\n\tcase WCD938X_FLYBACK_VNEG_CTRL_5:\n\tcase WCD938X_FLYBACK_VNEG_CTRL_6:\n\tcase WCD938X_FLYBACK_VNEG_CTRL_7:\n\tcase WCD938X_FLYBACK_VNEG_CTRL_8:\n\tcase WCD938X_FLYBACK_VNEG_CTRL_9:\n\tcase WCD938X_FLYBACK_VNEGDAC_CTRL_1:\n\tcase WCD938X_FLYBACK_VNEGDAC_CTRL_2:\n\tcase WCD938X_FLYBACK_VNEGDAC_CTRL_3:\n\tcase WCD938X_FLYBACK_CTRL_1:\n\tcase WCD938X_FLYBACK_TEST_CTL:\n\tcase WCD938X_RX_AUX_SW_CTL:\n\tcase WCD938X_RX_PA_AUX_IN_CONN:\n\tcase WCD938X_RX_TIMER_DIV:\n\tcase WCD938X_RX_OCP_CTL:\n\tcase WCD938X_RX_OCP_COUNT:\n\tcase WCD938X_RX_BIAS_EAR_DAC:\n\tcase WCD938X_RX_BIAS_EAR_AMP:\n\tcase WCD938X_RX_BIAS_HPH_LDO:\n\tcase WCD938X_RX_BIAS_HPH_PA:\n\tcase WCD938X_RX_BIAS_HPH_RDACBUFF_CNP2:\n\tcase WCD938X_RX_BIAS_HPH_RDAC_LDO:\n\tcase WCD938X_RX_BIAS_HPH_CNP1:\n\tcase WCD938X_RX_BIAS_HPH_LOWPOWER:\n\tcase WCD938X_RX_BIAS_AUX_DAC:\n\tcase WCD938X_RX_BIAS_AUX_AMP:\n\tcase WCD938X_RX_BIAS_VNEGDAC_BLEEDER:\n\tcase WCD938X_RX_BIAS_MISC:\n\tcase WCD938X_RX_BIAS_BUCK_RST:\n\tcase WCD938X_RX_BIAS_BUCK_VREF_ERRAMP:\n\tcase WCD938X_RX_BIAS_FLYB_ERRAMP:\n\tcase WCD938X_RX_BIAS_FLYB_BUFF:\n\tcase WCD938X_RX_BIAS_FLYB_MID_RST:\n\tcase WCD938X_HPH_CNP_EN:\n\tcase WCD938X_HPH_CNP_WG_CTL:\n\tcase WCD938X_HPH_CNP_WG_TIME:\n\tcase WCD938X_HPH_OCP_CTL:\n\tcase WCD938X_HPH_AUTO_CHOP:\n\tcase WCD938X_HPH_CHOP_CTL:\n\tcase WCD938X_HPH_PA_CTL1:\n\tcase WCD938X_HPH_PA_CTL2:\n\tcase WCD938X_HPH_L_EN:\n\tcase WCD938X_HPH_L_TEST:\n\tcase WCD938X_HPH_L_ATEST:\n\tcase WCD938X_HPH_R_EN:\n\tcase WCD938X_HPH_R_TEST:\n\tcase WCD938X_HPH_R_ATEST:\n\tcase WCD938X_HPH_RDAC_CLK_CTL1:\n\tcase WCD938X_HPH_RDAC_CLK_CTL2:\n\tcase WCD938X_HPH_RDAC_LDO_CTL:\n\tcase WCD938X_HPH_RDAC_CHOP_CLK_LP_CTL:\n\tcase WCD938X_HPH_REFBUFF_UHQA_CTL:\n\tcase WCD938X_HPH_REFBUFF_LP_CTL:\n\tcase WCD938X_HPH_L_DAC_CTL:\n\tcase WCD938X_HPH_R_DAC_CTL:\n\tcase WCD938X_HPH_SURGE_HPHLR_SURGE_COMP_SEL:\n\tcase WCD938X_HPH_SURGE_HPHLR_SURGE_EN:\n\tcase WCD938X_HPH_SURGE_HPHLR_SURGE_MISC1:\n\tcase WCD938X_EAR_EAR_EN_REG:\n\tcase WCD938X_EAR_EAR_PA_CON:\n\tcase WCD938X_EAR_EAR_SP_CON:\n\tcase WCD938X_EAR_EAR_DAC_CON:\n\tcase WCD938X_EAR_EAR_CNP_FSM_CON:\n\tcase WCD938X_EAR_TEST_CTL:\n\tcase WCD938X_ANA_NEW_PAGE_REGISTER:\n\tcase WCD938X_HPH_NEW_ANA_HPH2:\n\tcase WCD938X_HPH_NEW_ANA_HPH3:\n\tcase WCD938X_SLEEP_CTL:\n\tcase WCD938X_SLEEP_WATCHDOG_CTL:\n\tcase WCD938X_MBHC_NEW_ELECT_REM_CLAMP_CTL:\n\tcase WCD938X_MBHC_NEW_CTL_1:\n\tcase WCD938X_MBHC_NEW_CTL_2:\n\tcase WCD938X_MBHC_NEW_PLUG_DETECT_CTL:\n\tcase WCD938X_MBHC_NEW_ZDET_ANA_CTL:\n\tcase WCD938X_MBHC_NEW_ZDET_RAMP_CTL:\n\tcase WCD938X_TX_NEW_AMIC_MUX_CFG:\n\tcase WCD938X_AUX_AUXPA:\n\tcase WCD938X_LDORXTX_MODE:\n\tcase WCD938X_LDORXTX_CONFIG:\n\tcase WCD938X_DIE_CRACK_DIE_CRK_DET_EN:\n\tcase WCD938X_HPH_NEW_INT_RDAC_GAIN_CTL:\n\tcase WCD938X_HPH_NEW_INT_RDAC_HD2_CTL_L:\n\tcase WCD938X_HPH_NEW_INT_RDAC_VREF_CTL:\n\tcase WCD938X_HPH_NEW_INT_RDAC_OVERRIDE_CTL:\n\tcase WCD938X_HPH_NEW_INT_RDAC_HD2_CTL_R:\n\tcase WCD938X_HPH_NEW_INT_PA_MISC1:\n\tcase WCD938X_HPH_NEW_INT_PA_MISC2:\n\tcase WCD938X_HPH_NEW_INT_PA_RDAC_MISC:\n\tcase WCD938X_HPH_NEW_INT_HPH_TIMER1:\n\tcase WCD938X_HPH_NEW_INT_HPH_TIMER2:\n\tcase WCD938X_HPH_NEW_INT_HPH_TIMER3:\n\tcase WCD938X_HPH_NEW_INT_HPH_TIMER4:\n\tcase WCD938X_HPH_NEW_INT_PA_RDAC_MISC2:\n\tcase WCD938X_HPH_NEW_INT_PA_RDAC_MISC3:\n\tcase WCD938X_HPH_NEW_INT_RDAC_HD2_CTL_L_NEW:\n\tcase WCD938X_HPH_NEW_INT_RDAC_HD2_CTL_R_NEW:\n\tcase WCD938X_RX_NEW_INT_HPH_RDAC_BIAS_LOHIFI:\n\tcase WCD938X_RX_NEW_INT_HPH_RDAC_BIAS_ULP:\n\tcase WCD938X_RX_NEW_INT_HPH_RDAC_LDO_LP:\n\tcase WCD938X_MBHC_NEW_INT_MOISTURE_DET_DC_CTRL:\n\tcase WCD938X_MBHC_NEW_INT_MOISTURE_DET_POLLING_CTRL:\n\tcase WCD938X_MBHC_NEW_INT_MECH_DET_CURRENT:\n\tcase WCD938X_MBHC_NEW_INT_SPARE_2:\n\tcase WCD938X_EAR_INT_NEW_EAR_CHOPPER_CON:\n\tcase WCD938X_EAR_INT_NEW_CNP_VCM_CON1:\n\tcase WCD938X_EAR_INT_NEW_CNP_VCM_CON2:\n\tcase WCD938X_EAR_INT_NEW_EAR_DYNAMIC_BIAS:\n\tcase WCD938X_AUX_INT_EN_REG:\n\tcase WCD938X_AUX_INT_PA_CTRL:\n\tcase WCD938X_AUX_INT_SP_CTRL:\n\tcase WCD938X_AUX_INT_DAC_CTRL:\n\tcase WCD938X_AUX_INT_CLK_CTRL:\n\tcase WCD938X_AUX_INT_TEST_CTRL:\n\tcase WCD938X_AUX_INT_MISC:\n\tcase WCD938X_LDORXTX_INT_BIAS:\n\tcase WCD938X_LDORXTX_INT_STB_LOADS_DTEST:\n\tcase WCD938X_LDORXTX_INT_TEST0:\n\tcase WCD938X_LDORXTX_INT_STARTUP_TIMER:\n\tcase WCD938X_LDORXTX_INT_TEST1:\n\tcase WCD938X_SLEEP_INT_WATCHDOG_CTL_1:\n\tcase WCD938X_SLEEP_INT_WATCHDOG_CTL_2:\n\tcase WCD938X_DIE_CRACK_INT_DIE_CRK_DET_INT1:\n\tcase WCD938X_DIE_CRACK_INT_DIE_CRK_DET_INT2:\n\tcase WCD938X_TX_COM_NEW_INT_TXFE_DIVSTOP_L2:\n\tcase WCD938X_TX_COM_NEW_INT_TXFE_DIVSTOP_L1:\n\tcase WCD938X_TX_COM_NEW_INT_TXFE_DIVSTOP_L0:\n\tcase WCD938X_TX_COM_NEW_INT_TXFE_DIVSTOP_ULP1P2M:\n\tcase WCD938X_TX_COM_NEW_INT_TXFE_DIVSTOP_ULP0P6M:\n\tcase WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG1_L2L1:\n\tcase WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG1_L0:\n\tcase WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG1_ULP:\n\tcase WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG2MAIN_L2L1:\n\tcase WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG2MAIN_L0:\n\tcase WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG2MAIN_ULP:\n\tcase WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG2CASC_L2L1L0:\n\tcase WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG2CASC_ULP:\n\tcase WCD938X_TX_COM_NEW_INT_TXADC_SCBIAS_L2L1:\n\tcase WCD938X_TX_COM_NEW_INT_TXADC_SCBIAS_L0ULP:\n\tcase WCD938X_TX_COM_NEW_INT_TXADC_INT_L2:\n\tcase WCD938X_TX_COM_NEW_INT_TXADC_INT_L1:\n\tcase WCD938X_TX_COM_NEW_INT_TXADC_INT_L0:\n\tcase WCD938X_TX_COM_NEW_INT_TXADC_INT_ULP:\n\tcase WCD938X_DIGITAL_PAGE_REGISTER:\n\tcase WCD938X_DIGITAL_SWR_TX_CLK_RATE:\n\tcase WCD938X_DIGITAL_CDC_RST_CTL:\n\tcase WCD938X_DIGITAL_TOP_CLK_CFG:\n\tcase WCD938X_DIGITAL_CDC_ANA_CLK_CTL:\n\tcase WCD938X_DIGITAL_CDC_DIG_CLK_CTL:\n\tcase WCD938X_DIGITAL_SWR_RST_EN:\n\tcase WCD938X_DIGITAL_CDC_PATH_MODE:\n\tcase WCD938X_DIGITAL_CDC_RX_RST:\n\tcase WCD938X_DIGITAL_CDC_RX0_CTL:\n\tcase WCD938X_DIGITAL_CDC_RX1_CTL:\n\tcase WCD938X_DIGITAL_CDC_RX2_CTL:\n\tcase WCD938X_DIGITAL_CDC_TX_ANA_MODE_0_1:\n\tcase WCD938X_DIGITAL_CDC_TX_ANA_MODE_2_3:\n\tcase WCD938X_DIGITAL_CDC_COMP_CTL_0:\n\tcase WCD938X_DIGITAL_CDC_ANA_TX_CLK_CTL:\n\tcase WCD938X_DIGITAL_CDC_HPH_DSM_A1_0:\n\tcase WCD938X_DIGITAL_CDC_HPH_DSM_A1_1:\n\tcase WCD938X_DIGITAL_CDC_HPH_DSM_A2_0:\n\tcase WCD938X_DIGITAL_CDC_HPH_DSM_A2_1:\n\tcase WCD938X_DIGITAL_CDC_HPH_DSM_A3_0:\n\tcase WCD938X_DIGITAL_CDC_HPH_DSM_A3_1:\n\tcase WCD938X_DIGITAL_CDC_HPH_DSM_A4_0:\n\tcase WCD938X_DIGITAL_CDC_HPH_DSM_A4_1:\n\tcase WCD938X_DIGITAL_CDC_HPH_DSM_A5_0:\n\tcase WCD938X_DIGITAL_CDC_HPH_DSM_A5_1:\n\tcase WCD938X_DIGITAL_CDC_HPH_DSM_A6_0:\n\tcase WCD938X_DIGITAL_CDC_HPH_DSM_A7_0:\n\tcase WCD938X_DIGITAL_CDC_HPH_DSM_C_0:\n\tcase WCD938X_DIGITAL_CDC_HPH_DSM_C_1:\n\tcase WCD938X_DIGITAL_CDC_HPH_DSM_C_2:\n\tcase WCD938X_DIGITAL_CDC_HPH_DSM_C_3:\n\tcase WCD938X_DIGITAL_CDC_HPH_DSM_R1:\n\tcase WCD938X_DIGITAL_CDC_HPH_DSM_R2:\n\tcase WCD938X_DIGITAL_CDC_HPH_DSM_R3:\n\tcase WCD938X_DIGITAL_CDC_HPH_DSM_R4:\n\tcase WCD938X_DIGITAL_CDC_HPH_DSM_R5:\n\tcase WCD938X_DIGITAL_CDC_HPH_DSM_R6:\n\tcase WCD938X_DIGITAL_CDC_HPH_DSM_R7:\n\tcase WCD938X_DIGITAL_CDC_AUX_DSM_A1_0:\n\tcase WCD938X_DIGITAL_CDC_AUX_DSM_A1_1:\n\tcase WCD938X_DIGITAL_CDC_AUX_DSM_A2_0:\n\tcase WCD938X_DIGITAL_CDC_AUX_DSM_A2_1:\n\tcase WCD938X_DIGITAL_CDC_AUX_DSM_A3_0:\n\tcase WCD938X_DIGITAL_CDC_AUX_DSM_A3_1:\n\tcase WCD938X_DIGITAL_CDC_AUX_DSM_A4_0:\n\tcase WCD938X_DIGITAL_CDC_AUX_DSM_A4_1:\n\tcase WCD938X_DIGITAL_CDC_AUX_DSM_A5_0:\n\tcase WCD938X_DIGITAL_CDC_AUX_DSM_A5_1:\n\tcase WCD938X_DIGITAL_CDC_AUX_DSM_A6_0:\n\tcase WCD938X_DIGITAL_CDC_AUX_DSM_A7_0:\n\tcase WCD938X_DIGITAL_CDC_AUX_DSM_C_0:\n\tcase WCD938X_DIGITAL_CDC_AUX_DSM_C_1:\n\tcase WCD938X_DIGITAL_CDC_AUX_DSM_C_2:\n\tcase WCD938X_DIGITAL_CDC_AUX_DSM_C_3:\n\tcase WCD938X_DIGITAL_CDC_AUX_DSM_R1:\n\tcase WCD938X_DIGITAL_CDC_AUX_DSM_R2:\n\tcase WCD938X_DIGITAL_CDC_AUX_DSM_R3:\n\tcase WCD938X_DIGITAL_CDC_AUX_DSM_R4:\n\tcase WCD938X_DIGITAL_CDC_AUX_DSM_R5:\n\tcase WCD938X_DIGITAL_CDC_AUX_DSM_R6:\n\tcase WCD938X_DIGITAL_CDC_AUX_DSM_R7:\n\tcase WCD938X_DIGITAL_CDC_HPH_GAIN_RX_0:\n\tcase WCD938X_DIGITAL_CDC_HPH_GAIN_RX_1:\n\tcase WCD938X_DIGITAL_CDC_HPH_GAIN_DSD_0:\n\tcase WCD938X_DIGITAL_CDC_HPH_GAIN_DSD_1:\n\tcase WCD938X_DIGITAL_CDC_HPH_GAIN_DSD_2:\n\tcase WCD938X_DIGITAL_CDC_AUX_GAIN_DSD_0:\n\tcase WCD938X_DIGITAL_CDC_AUX_GAIN_DSD_1:\n\tcase WCD938X_DIGITAL_CDC_AUX_GAIN_DSD_2:\n\tcase WCD938X_DIGITAL_CDC_HPH_GAIN_CTL:\n\tcase WCD938X_DIGITAL_CDC_AUX_GAIN_CTL:\n\tcase WCD938X_DIGITAL_CDC_EAR_PATH_CTL:\n\tcase WCD938X_DIGITAL_CDC_SWR_CLH:\n\tcase WCD938X_DIGITAL_SWR_CLH_BYP:\n\tcase WCD938X_DIGITAL_CDC_TX0_CTL:\n\tcase WCD938X_DIGITAL_CDC_TX1_CTL:\n\tcase WCD938X_DIGITAL_CDC_TX2_CTL:\n\tcase WCD938X_DIGITAL_CDC_TX_RST:\n\tcase WCD938X_DIGITAL_CDC_REQ_CTL:\n\tcase WCD938X_DIGITAL_CDC_RST:\n\tcase WCD938X_DIGITAL_CDC_AMIC_CTL:\n\tcase WCD938X_DIGITAL_CDC_DMIC_CTL:\n\tcase WCD938X_DIGITAL_CDC_DMIC1_CTL:\n\tcase WCD938X_DIGITAL_CDC_DMIC2_CTL:\n\tcase WCD938X_DIGITAL_CDC_DMIC3_CTL:\n\tcase WCD938X_DIGITAL_CDC_DMIC4_CTL:\n\tcase WCD938X_DIGITAL_EFUSE_PRG_CTL:\n\tcase WCD938X_DIGITAL_EFUSE_CTL:\n\tcase WCD938X_DIGITAL_CDC_DMIC_RATE_1_2:\n\tcase WCD938X_DIGITAL_CDC_DMIC_RATE_3_4:\n\tcase WCD938X_DIGITAL_PDM_WD_CTL0:\n\tcase WCD938X_DIGITAL_PDM_WD_CTL1:\n\tcase WCD938X_DIGITAL_PDM_WD_CTL2:\n\tcase WCD938X_DIGITAL_INTR_MODE:\n\tcase WCD938X_DIGITAL_INTR_MASK_0:\n\tcase WCD938X_DIGITAL_INTR_MASK_1:\n\tcase WCD938X_DIGITAL_INTR_MASK_2:\n\tcase WCD938X_DIGITAL_INTR_CLEAR_0:\n\tcase WCD938X_DIGITAL_INTR_CLEAR_1:\n\tcase WCD938X_DIGITAL_INTR_CLEAR_2:\n\tcase WCD938X_DIGITAL_INTR_LEVEL_0:\n\tcase WCD938X_DIGITAL_INTR_LEVEL_1:\n\tcase WCD938X_DIGITAL_INTR_LEVEL_2:\n\tcase WCD938X_DIGITAL_INTR_SET_0:\n\tcase WCD938X_DIGITAL_INTR_SET_1:\n\tcase WCD938X_DIGITAL_INTR_SET_2:\n\tcase WCD938X_DIGITAL_INTR_TEST_0:\n\tcase WCD938X_DIGITAL_INTR_TEST_1:\n\tcase WCD938X_DIGITAL_INTR_TEST_2:\n\tcase WCD938X_DIGITAL_TX_MODE_DBG_EN:\n\tcase WCD938X_DIGITAL_TX_MODE_DBG_0_1:\n\tcase WCD938X_DIGITAL_TX_MODE_DBG_2_3:\n\tcase WCD938X_DIGITAL_LB_IN_SEL_CTL:\n\tcase WCD938X_DIGITAL_LOOP_BACK_MODE:\n\tcase WCD938X_DIGITAL_SWR_DAC_TEST:\n\tcase WCD938X_DIGITAL_SWR_HM_TEST_RX_0:\n\tcase WCD938X_DIGITAL_SWR_HM_TEST_TX_0:\n\tcase WCD938X_DIGITAL_SWR_HM_TEST_RX_1:\n\tcase WCD938X_DIGITAL_SWR_HM_TEST_TX_1:\n\tcase WCD938X_DIGITAL_SWR_HM_TEST_TX_2:\n\tcase WCD938X_DIGITAL_PAD_CTL_SWR_0:\n\tcase WCD938X_DIGITAL_PAD_CTL_SWR_1:\n\tcase WCD938X_DIGITAL_I2C_CTL:\n\tcase WCD938X_DIGITAL_CDC_TX_TANGGU_SW_MODE:\n\tcase WCD938X_DIGITAL_EFUSE_TEST_CTL_0:\n\tcase WCD938X_DIGITAL_EFUSE_TEST_CTL_1:\n\tcase WCD938X_DIGITAL_PAD_CTL_PDM_RX0:\n\tcase WCD938X_DIGITAL_PAD_CTL_PDM_RX1:\n\tcase WCD938X_DIGITAL_PAD_CTL_PDM_TX0:\n\tcase WCD938X_DIGITAL_PAD_CTL_PDM_TX1:\n\tcase WCD938X_DIGITAL_PAD_CTL_PDM_TX2:\n\tcase WCD938X_DIGITAL_PAD_INP_DIS_0:\n\tcase WCD938X_DIGITAL_PAD_INP_DIS_1:\n\tcase WCD938X_DIGITAL_DRIVE_STRENGTH_0:\n\tcase WCD938X_DIGITAL_DRIVE_STRENGTH_1:\n\tcase WCD938X_DIGITAL_DRIVE_STRENGTH_2:\n\tcase WCD938X_DIGITAL_RX_DATA_EDGE_CTL:\n\tcase WCD938X_DIGITAL_TX_DATA_EDGE_CTL:\n\tcase WCD938X_DIGITAL_GPIO_MODE:\n\tcase WCD938X_DIGITAL_PIN_CTL_OE:\n\tcase WCD938X_DIGITAL_PIN_CTL_DATA_0:\n\tcase WCD938X_DIGITAL_PIN_CTL_DATA_1:\n\tcase WCD938X_DIGITAL_DIG_DEBUG_CTL:\n\tcase WCD938X_DIGITAL_DIG_DEBUG_EN:\n\tcase WCD938X_DIGITAL_ANA_CSR_DBG_ADD:\n\tcase WCD938X_DIGITAL_ANA_CSR_DBG_CTL:\n\tcase WCD938X_DIGITAL_SSP_DBG:\n\tcase WCD938X_DIGITAL_SPARE_0:\n\tcase WCD938X_DIGITAL_SPARE_1:\n\tcase WCD938X_DIGITAL_SPARE_2:\n\tcase WCD938X_DIGITAL_TX_REQ_FB_CTL_0:\n\tcase WCD938X_DIGITAL_TX_REQ_FB_CTL_1:\n\tcase WCD938X_DIGITAL_TX_REQ_FB_CTL_2:\n\tcase WCD938X_DIGITAL_TX_REQ_FB_CTL_3:\n\tcase WCD938X_DIGITAL_TX_REQ_FB_CTL_4:\n\tcase WCD938X_DIGITAL_DEM_BYPASS_DATA0:\n\tcase WCD938X_DIGITAL_DEM_BYPASS_DATA1:\n\tcase WCD938X_DIGITAL_DEM_BYPASS_DATA2:\n\tcase WCD938X_DIGITAL_DEM_BYPASS_DATA3:\n\t\treturn true;\n\t}\n\n\treturn false;\n}\n\nstatic bool wcd938x_readonly_register(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase WCD938X_ANA_MBHC_RESULT_1:\n\tcase WCD938X_ANA_MBHC_RESULT_2:\n\tcase WCD938X_ANA_MBHC_RESULT_3:\n\tcase WCD938X_MBHC_MOISTURE_DET_FSM_STATUS:\n\tcase WCD938X_TX_1_2_SAR2_ERR:\n\tcase WCD938X_TX_1_2_SAR1_ERR:\n\tcase WCD938X_TX_3_4_SAR4_ERR:\n\tcase WCD938X_TX_3_4_SAR3_ERR:\n\tcase WCD938X_HPH_L_STATUS:\n\tcase WCD938X_HPH_R_STATUS:\n\tcase WCD938X_HPH_SURGE_HPHLR_SURGE_STATUS:\n\tcase WCD938X_EAR_STATUS_REG_1:\n\tcase WCD938X_EAR_STATUS_REG_2:\n\tcase WCD938X_MBHC_NEW_FSM_STATUS:\n\tcase WCD938X_MBHC_NEW_ADC_RESULT:\n\tcase WCD938X_DIE_CRACK_DIE_CRK_DET_OUT:\n\tcase WCD938X_AUX_INT_STATUS_REG:\n\tcase WCD938X_LDORXTX_INT_STATUS:\n\tcase WCD938X_DIGITAL_CHIP_ID0:\n\tcase WCD938X_DIGITAL_CHIP_ID1:\n\tcase WCD938X_DIGITAL_CHIP_ID2:\n\tcase WCD938X_DIGITAL_CHIP_ID3:\n\tcase WCD938X_DIGITAL_INTR_STATUS_0:\n\tcase WCD938X_DIGITAL_INTR_STATUS_1:\n\tcase WCD938X_DIGITAL_INTR_STATUS_2:\n\tcase WCD938X_DIGITAL_INTR_CLEAR_0:\n\tcase WCD938X_DIGITAL_INTR_CLEAR_1:\n\tcase WCD938X_DIGITAL_INTR_CLEAR_2:\n\tcase WCD938X_DIGITAL_SWR_HM_TEST_0:\n\tcase WCD938X_DIGITAL_SWR_HM_TEST_1:\n\tcase WCD938X_DIGITAL_EFUSE_T_DATA_0:\n\tcase WCD938X_DIGITAL_EFUSE_T_DATA_1:\n\tcase WCD938X_DIGITAL_PIN_STATUS_0:\n\tcase WCD938X_DIGITAL_PIN_STATUS_1:\n\tcase WCD938X_DIGITAL_MODE_STATUS_0:\n\tcase WCD938X_DIGITAL_MODE_STATUS_1:\n\tcase WCD938X_DIGITAL_EFUSE_REG_0:\n\tcase WCD938X_DIGITAL_EFUSE_REG_1:\n\tcase WCD938X_DIGITAL_EFUSE_REG_2:\n\tcase WCD938X_DIGITAL_EFUSE_REG_3:\n\tcase WCD938X_DIGITAL_EFUSE_REG_4:\n\tcase WCD938X_DIGITAL_EFUSE_REG_5:\n\tcase WCD938X_DIGITAL_EFUSE_REG_6:\n\tcase WCD938X_DIGITAL_EFUSE_REG_7:\n\tcase WCD938X_DIGITAL_EFUSE_REG_8:\n\tcase WCD938X_DIGITAL_EFUSE_REG_9:\n\tcase WCD938X_DIGITAL_EFUSE_REG_10:\n\tcase WCD938X_DIGITAL_EFUSE_REG_11:\n\tcase WCD938X_DIGITAL_EFUSE_REG_12:\n\tcase WCD938X_DIGITAL_EFUSE_REG_13:\n\tcase WCD938X_DIGITAL_EFUSE_REG_14:\n\tcase WCD938X_DIGITAL_EFUSE_REG_15:\n\tcase WCD938X_DIGITAL_EFUSE_REG_16:\n\tcase WCD938X_DIGITAL_EFUSE_REG_17:\n\tcase WCD938X_DIGITAL_EFUSE_REG_18:\n\tcase WCD938X_DIGITAL_EFUSE_REG_19:\n\tcase WCD938X_DIGITAL_EFUSE_REG_20:\n\tcase WCD938X_DIGITAL_EFUSE_REG_21:\n\tcase WCD938X_DIGITAL_EFUSE_REG_22:\n\tcase WCD938X_DIGITAL_EFUSE_REG_23:\n\tcase WCD938X_DIGITAL_EFUSE_REG_24:\n\tcase WCD938X_DIGITAL_EFUSE_REG_25:\n\tcase WCD938X_DIGITAL_EFUSE_REG_26:\n\tcase WCD938X_DIGITAL_EFUSE_REG_27:\n\tcase WCD938X_DIGITAL_EFUSE_REG_28:\n\tcase WCD938X_DIGITAL_EFUSE_REG_29:\n\tcase WCD938X_DIGITAL_EFUSE_REG_30:\n\tcase WCD938X_DIGITAL_EFUSE_REG_31:\n\t\treturn true;\n\t}\n\treturn false;\n}\n\nstatic bool wcd938x_readable_register(struct device *dev, unsigned int reg)\n{\n\tbool ret;\n\n\tret = wcd938x_readonly_register(dev, reg);\n\tif (!ret)\n\t\treturn wcd938x_rdwr_register(dev, reg);\n\n\treturn ret;\n}\n\nstatic bool wcd938x_writeable_register(struct device *dev, unsigned int reg)\n{\n\treturn wcd938x_rdwr_register(dev, reg);\n}\n\nstatic bool wcd938x_volatile_register(struct device *dev, unsigned int reg)\n{\n\tif (reg <= WCD938X_BASE_ADDRESS)\n\t\treturn false;\n\n\tif (reg == WCD938X_DIGITAL_SWR_TX_CLK_RATE)\n\t\treturn true;\n\n\tif (wcd938x_readonly_register(dev, reg))\n\t\treturn true;\n\n\treturn false;\n}\n\nstatic const struct regmap_config wcd938x_regmap_config = {\n\t.name = \"wcd938x_csr\",\n\t.reg_bits = 32,\n\t.val_bits = 8,\n\t.cache_type = REGCACHE_MAPLE,\n\t.reg_defaults = wcd938x_defaults,\n\t.num_reg_defaults = ARRAY_SIZE(wcd938x_defaults),\n\t.max_register = WCD938X_MAX_REGISTER,\n\t.readable_reg = wcd938x_readable_register,\n\t.writeable_reg = wcd938x_writeable_register,\n\t.volatile_reg = wcd938x_volatile_register,\n};\n\nstatic const struct sdw_slave_ops wcd9380_slave_ops = {\n\t.update_status = wcd9380_update_status,\n\t.interrupt_callback = wcd9380_interrupt_callback,\n\t.bus_config = wcd9380_bus_config,\n};\n\nstatic int wcd938x_sdw_component_bind(struct device *dev,\n\t\t\t\t      struct device *master, void *data)\n{\n\treturn 0;\n}\n\nstatic void wcd938x_sdw_component_unbind(struct device *dev,\n\t\t\t\t\t struct device *master, void *data)\n{\n}\n\nstatic const struct component_ops wcd938x_sdw_component_ops = {\n\t.bind   = wcd938x_sdw_component_bind,\n\t.unbind = wcd938x_sdw_component_unbind,\n};\n\nstatic int wcd9380_probe(struct sdw_slave *pdev,\n\t\t\t const struct sdw_device_id *id)\n{\n\tstruct device *dev = &pdev->dev;\n\tstruct wcd938x_sdw_priv *wcd;\n\tint ret;\n\n\twcd = devm_kzalloc(dev, sizeof(*wcd), GFP_KERNEL);\n\tif (!wcd)\n\t\treturn -ENOMEM;\n\n\t \n\tif (of_property_read_bool(dev->of_node, \"qcom,tx-port-mapping\")) {\n\t\twcd->is_tx = true;\n\t\tret = of_property_read_u32_array(dev->of_node, \"qcom,tx-port-mapping\",\n\t\t\t\t\t\t &pdev->m_port_map[1],\n\t\t\t\t\t\t WCD938X_MAX_TX_SWR_PORTS);\n\t} else {\n\t\tret = of_property_read_u32_array(dev->of_node, \"qcom,rx-port-mapping\",\n\t\t\t\t\t\t &pdev->m_port_map[1],\n\t\t\t\t\t\t WCD938X_MAX_SWR_PORTS);\n\t}\n\n\tif (ret < 0)\n\t\tdev_info(dev, \"Static Port mapping not specified\\n\");\n\n\twcd->sdev = pdev;\n\tdev_set_drvdata(dev, wcd);\n\n\tpdev->prop.scp_int1_mask = SDW_SCP_INT1_IMPL_DEF |\n\t\t\t\t\tSDW_SCP_INT1_BUS_CLASH |\n\t\t\t\t\tSDW_SCP_INT1_PARITY;\n\tpdev->prop.lane_control_support = true;\n\tpdev->prop.simple_clk_stop_capable = true;\n\tif (wcd->is_tx) {\n\t\tpdev->prop.source_ports = GENMASK(WCD938X_MAX_SWR_PORTS, 0);\n\t\tpdev->prop.src_dpn_prop = wcd938x_dpn_prop;\n\t\twcd->ch_info = &wcd938x_sdw_tx_ch_info[0];\n\t\tpdev->prop.wake_capable = true;\n\t} else {\n\t\tpdev->prop.sink_ports = GENMASK(WCD938X_MAX_SWR_PORTS, 0);\n\t\tpdev->prop.sink_dpn_prop = wcd938x_dpn_prop;\n\t\twcd->ch_info = &wcd938x_sdw_rx_ch_info[0];\n\t}\n\n\tif (wcd->is_tx) {\n\t\twcd->regmap = devm_regmap_init_sdw(pdev, &wcd938x_regmap_config);\n\t\tif (IS_ERR(wcd->regmap))\n\t\t\treturn dev_err_probe(dev, PTR_ERR(wcd->regmap),\n\t\t\t\t\t     \"Regmap init failed\\n\");\n\n\t\t \n\t\tregcache_cache_only(wcd->regmap, true);\n\t}\n\n\tpm_runtime_set_autosuspend_delay(dev, 3000);\n\tpm_runtime_use_autosuspend(dev);\n\tpm_runtime_mark_last_busy(dev);\n\tpm_runtime_set_active(dev);\n\tpm_runtime_enable(dev);\n\n\tret = component_add(dev, &wcd938x_sdw_component_ops);\n\tif (ret)\n\t\tgoto err_disable_rpm;\n\n\treturn 0;\n\nerr_disable_rpm:\n\tpm_runtime_disable(dev);\n\tpm_runtime_set_suspended(dev);\n\tpm_runtime_dont_use_autosuspend(dev);\n\n\treturn ret;\n}\n\nstatic int wcd9380_remove(struct sdw_slave *pdev)\n{\n\tstruct device *dev = &pdev->dev;\n\n\tcomponent_del(dev, &wcd938x_sdw_component_ops);\n\n\tpm_runtime_disable(dev);\n\tpm_runtime_set_suspended(dev);\n\tpm_runtime_dont_use_autosuspend(dev);\n\n\treturn 0;\n}\n\nstatic const struct sdw_device_id wcd9380_slave_id[] = {\n\tSDW_SLAVE_ENTRY(0x0217, 0x10d, 0),\n\t{},\n};\nMODULE_DEVICE_TABLE(sdw, wcd9380_slave_id);\n\nstatic int __maybe_unused wcd938x_sdw_runtime_suspend(struct device *dev)\n{\n\tstruct wcd938x_sdw_priv *wcd = dev_get_drvdata(dev);\n\n\tif (wcd->regmap) {\n\t\tregcache_cache_only(wcd->regmap, true);\n\t\tregcache_mark_dirty(wcd->regmap);\n\t}\n\n\treturn 0;\n}\n\nstatic int __maybe_unused wcd938x_sdw_runtime_resume(struct device *dev)\n{\n\tstruct wcd938x_sdw_priv *wcd = dev_get_drvdata(dev);\n\n\tif (wcd->regmap) {\n\t\tregcache_cache_only(wcd->regmap, false);\n\t\tregcache_sync(wcd->regmap);\n\t}\n\n\tpm_runtime_mark_last_busy(dev);\n\n\treturn 0;\n}\n\nstatic const struct dev_pm_ops wcd938x_sdw_pm_ops = {\n\tSET_RUNTIME_PM_OPS(wcd938x_sdw_runtime_suspend, wcd938x_sdw_runtime_resume, NULL)\n};\n\n\nstatic struct sdw_driver wcd9380_codec_driver = {\n\t.probe\t= wcd9380_probe,\n\t.remove\t= wcd9380_remove,\n\t.ops = &wcd9380_slave_ops,\n\t.id_table = wcd9380_slave_id,\n\t.driver = {\n\t\t.name\t= \"wcd9380-codec\",\n\t\t.pm = &wcd938x_sdw_pm_ops,\n\t}\n};\nmodule_sdw_driver(wcd9380_codec_driver);\n\nMODULE_DESCRIPTION(\"WCD938X SDW codec driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}