# compile vhdl design source files
vhdl xil_defaultlib  "../../../memory.srcs/sources_1/new/scratchPad.vhd"
vhdl xil_defaultlib  "../../../memory.srcs/sim_1/new/ScratchPad_TB.vhd"

# Do not sort compile order
nosort
