{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/soc_system.qsys soc_system/soc_system.BAK.qsys " "Backing up file \"soc_system/soc_system.qsys\" to \"soc_system/soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1536006182636 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/soc_system/synthesis/soc_system.v soc_system/soc_system.BAK.v " "Backing up file \"soc_system/soc_system/synthesis/soc_system.v\" to \"soc_system/soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1536006182656 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system/soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system/soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1536006182656 ""}
{ "Info" "" "" "2018.09.04.06:23:37 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2018.09.04.06:23:37 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1536006217120 ""}
{ "Info" "" "" "2018.09.04.06:23:37 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2018.09.04.06:23:37 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1536006217130 ""}
{ "Info" "soc_system_generation.rpt" "" "2018.09.04.06:24:03 Info: Saving generation log to C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system" {  } {  } 0 0 "2018.09.04.06:24:03 Info: Saving generation log to C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system" 0 0 "Shell" 0 -1 1536006243593 ""}
{ "Info" "" "" "2018.09.04.06:24:03 Info: Starting: Create simulation model" {  } {  } 0 0 "2018.09.04.06:24:03 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1536006243593 ""}
{ "Info" "" "" "2018.09.04.06:24:03 Info: qsys-generate C:\\Users\\hanum\\Desktop\\06CycloneV_QuartusFPGA\\soc_system\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\hanum\\Desktop\\06CycloneV_QuartusFPGA\\soc_system\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7DK" {  } {  } 0 0 "2018.09.04.06:24:03 Info: qsys-generate C:\\Users\\hanum\\Desktop\\06CycloneV_QuartusFPGA\\soc_system\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\hanum\\Desktop\\06CycloneV_QuartusFPGA\\soc_system\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7DK" 0 0 "Shell" 0 -1 1536006243603 ""}
{ "Info" "soc_system.qsys" "" "2018.09.04.06:24:03 Info: Loading soc_system" {  } {  } 0 0 "2018.09.04.06:24:03 Info: Loading soc_system" 0 0 "Shell" 0 -1 1536006243673 ""}
{ "Info" "" "" "2018.09.04.06:24:03 Info: Reading input file" {  } {  } 0 0 "2018.09.04.06:24:03 Info: Reading input file" 0 0 "Shell" 0 -1 1536006243923 ""}
{ "Info" "" "" "2018.09.04.06:24:03 Info: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 0 "2018.09.04.06:24:03 Info: Adding clk_0 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1536006243933 ""}
{ "Info" "" "" "2018.09.04.06:24:03 Info: Parameterizing module clk_0" {  } {  } 0 0 "2018.09.04.06:24:03 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1536006243933 ""}
{ "Info" "" "" "2018.09.04.06:24:03 Info: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 0 "2018.09.04.06:24:03 Info: Adding hps_0 \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1536006243933 ""}
{ "Info" "" "" "2018.09.04.06:24:03 Info: Parameterizing module hps_0" {  } {  } 0 0 "2018.09.04.06:24:03 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1536006243933 ""}
{ "Info" "" "" "2018.09.04.06:24:03 Info: Adding pio_0 \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.09.04.06:24:03 Info: Adding pio_0 \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1536006243943 ""}
{ "Info" "" "" "2018.09.04.06:24:03 Info: Parameterizing module pio_0" {  } {  } 0 0 "2018.09.04.06:24:03 Info: Parameterizing module pio_0" 0 0 "Shell" 0 -1 1536006243943 ""}
{ "Info" "" "" "2018.09.04.06:24:03 Info: Adding pio_1 \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.09.04.06:24:03 Info: Adding pio_1 \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1536006243943 ""}
{ "Info" "" "" "2018.09.04.06:24:03 Info: Parameterizing module pio_1" {  } {  } 0 0 "2018.09.04.06:24:03 Info: Parameterizing module pio_1" 0 0 "Shell" 0 -1 1536006243943 ""}
{ "Info" "" "" "2018.09.04.06:24:03 Info: Adding pio_2 \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.09.04.06:24:03 Info: Adding pio_2 \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1536006243943 ""}
{ "Info" "" "" "2018.09.04.06:24:03 Info: Parameterizing module pio_2" {  } {  } 0 0 "2018.09.04.06:24:03 Info: Parameterizing module pio_2" 0 0 "Shell" 0 -1 1536006243943 ""}
{ "Info" "" "" "2018.09.04.06:24:03 Info: Adding pio_3 \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.09.04.06:24:03 Info: Adding pio_3 \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1536006243943 ""}
{ "Info" "" "" "2018.09.04.06:24:03 Info: Parameterizing module pio_3" {  } {  } 0 0 "2018.09.04.06:24:03 Info: Parameterizing module pio_3" 0 0 "Shell" 0 -1 1536006243943 ""}
{ "Info" "" "" "2018.09.04.06:24:03 Info: Building connections" {  } {  } 0 0 "2018.09.04.06:24:03 Info: Building connections" 0 0 "Shell" 0 -1 1536006243943 ""}
{ "Info" "" "" "2018.09.04.06:24:03 Info: Parameterizing connections" {  } {  } 0 0 "2018.09.04.06:24:03 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1536006243953 ""}
{ "Info" "" "" "2018.09.04.06:24:03 Info: Validating" {  } {  } 0 0 "2018.09.04.06:24:03 Info: Validating" 0 0 "Shell" 0 -1 1536006243953 ""}
{ "Info" "" "" "2018.09.04.06:24:13 Info: Done reading input file" {  } {  } 0 0 "2018.09.04.06:24:13 Info: Done reading input file" 0 0 "Shell" 0 -1 1536006253488 ""}
{ "Info" "" "" "2018.09.04.06:24:17 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2018.09.04.06:24:17 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1536006257086 ""}
{ "Info" "" "" "2018.09.04.06:24:17 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.09.04.06:24:17 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1536006257086 ""}
{ "Warning" "" "" "2018.09.04.06:24:17 Warning: soc_system.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 0 "2018.09.04.06:24:17 Warning: soc_system.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" 0 0 "Shell" 0 -1 1536006257086 ""}
{ "Info" "" "" "2018.09.04.06:24:17 Info: soc_system.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.09.04.06:24:17 Info: soc_system.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1536006257086 ""}
{ "Info" "" "" "2018.09.04.06:24:17 Info: soc_system.pio_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.09.04.06:24:17 Info: soc_system.pio_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1536006257086 ""}
{ "Info" "" "" "2018.09.04.06:24:20 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2018.09.04.06:24:20 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1536006260498 ""}
{ "Info" "" "" "2018.09.04.06:24:36 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2018.09.04.06:24:36 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1536006276408 ""}
{ "Info" "" "" "2018.09.04.06:24:37 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2018.09.04.06:24:37 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1536006277611 ""}
{ "Info" "" "" "2018.09.04.06:24:38 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.09.04.06:24:38 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1536006278525 ""}
{ "Warning" "" "" "2018.09.04.06:24:39 Warning: hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 0 "2018.09.04.06:24:39 Warning: hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" 0 0 "Shell" 0 -1 1536006279097 ""}
{ "Info" "" "" "2018.09.04.06:24:40 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2018.09.04.06:24:40 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1536006280775 ""}
{ "Info" "" "" "2018.09.04.06:24:40 Info: pio_0: Starting RTL generation for module 'soc_system_pio_0'" {  } {  } 0 0 "2018.09.04.06:24:40 Info: pio_0: Starting RTL generation for module 'soc_system_pio_0'" 0 0 "Shell" 0 -1 1536006280811 ""}
{ "Info" "  ]" "" "2018.09.04.06:24:40 Info: pio_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_0 --dir=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0002_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0002_pio_0_gen//soc_system_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0002_pio_0_gen" {  } {  } 0 0 "2018.09.04.06:24:40 Info: pio_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_0 --dir=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0002_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0002_pio_0_gen//soc_system_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0002_pio_0_gen" 0 0 "Shell" 0 -1 1536006280811 ""}
{ "Info" "" "" "2018.09.04.06:24:42 Info: pio_0: Done RTL generation for module 'soc_system_pio_0'" {  } {  } 0 0 "2018.09.04.06:24:42 Info: pio_0: Done RTL generation for module 'soc_system_pio_0'" 0 0 "Shell" 0 -1 1536006282181 ""}
{ "Info" "" "" "2018.09.04.06:24:42 Info: pio_0: \"soc_system\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 0 "2018.09.04.06:24:42 Info: pio_0: \"soc_system\" instantiated altera_avalon_pio \"pio_0\"" 0 0 "Shell" 0 -1 1536006282189 ""}
{ "Info" "" "" "2018.09.04.06:24:42 Info: pio_1: Starting RTL generation for module 'soc_system_pio_1'" {  } {  } 0 0 "2018.09.04.06:24:42 Info: pio_1: Starting RTL generation for module 'soc_system_pio_1'" 0 0 "Shell" 0 -1 1536006282205 ""}
{ "Info" "  ]" "" "2018.09.04.06:24:42 Info: pio_1:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_1 --dir=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0003_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0003_pio_1_gen//soc_system_pio_1_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0003_pio_1_gen" {  } {  } 0 0 "2018.09.04.06:24:42 Info: pio_1:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_1 --dir=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0003_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0003_pio_1_gen//soc_system_pio_1_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0003_pio_1_gen" 0 0 "Shell" 0 -1 1536006282205 ""}
{ "Info" "" "" "2018.09.04.06:24:42 Info: pio_1: Done RTL generation for module 'soc_system_pio_1'" {  } {  } 0 0 "2018.09.04.06:24:42 Info: pio_1: Done RTL generation for module 'soc_system_pio_1'" 0 0 "Shell" 0 -1 1536006282668 ""}
{ "Info" "" "" "2018.09.04.06:24:42 Info: pio_1: \"soc_system\" instantiated altera_avalon_pio \"pio_1\"" {  } {  } 0 0 "2018.09.04.06:24:42 Info: pio_1: \"soc_system\" instantiated altera_avalon_pio \"pio_1\"" 0 0 "Shell" 0 -1 1536006282672 ""}
{ "Info" "" "" "2018.09.04.06:24:42 Info: pio_2: Starting RTL generation for module 'soc_system_pio_2'" {  } {  } 0 0 "2018.09.04.06:24:42 Info: pio_2: Starting RTL generation for module 'soc_system_pio_2'" 0 0 "Shell" 0 -1 1536006282688 ""}
{ "Info" "  ]" "" "2018.09.04.06:24:42 Info: pio_2:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_2 --dir=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0004_pio_2_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0004_pio_2_gen//soc_system_pio_2_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0004_pio_2_gen" {  } {  } 0 0 "2018.09.04.06:24:42 Info: pio_2:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_2 --dir=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0004_pio_2_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0004_pio_2_gen//soc_system_pio_2_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0004_pio_2_gen" 0 0 "Shell" 0 -1 1536006282688 ""}
{ "Info" "" "" "2018.09.04.06:24:43 Info: pio_2: Done RTL generation for module 'soc_system_pio_2'" {  } {  } 0 0 "2018.09.04.06:24:43 Info: pio_2: Done RTL generation for module 'soc_system_pio_2'" 0 0 "Shell" 0 -1 1536006283100 ""}
{ "Info" "" "" "2018.09.04.06:24:43 Info: pio_2: \"soc_system\" instantiated altera_avalon_pio \"pio_2\"" {  } {  } 0 0 "2018.09.04.06:24:43 Info: pio_2: \"soc_system\" instantiated altera_avalon_pio \"pio_2\"" 0 0 "Shell" 0 -1 1536006283104 ""}
{ "Info" "" "" "2018.09.04.06:24:43 Info: pio_3: Starting RTL generation for module 'soc_system_pio_3'" {  } {  } 0 0 "2018.09.04.06:24:43 Info: pio_3: Starting RTL generation for module 'soc_system_pio_3'" 0 0 "Shell" 0 -1 1536006283120 ""}
{ "Info" "  ]" "" "2018.09.04.06:24:43 Info: pio_3:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_3 --dir=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0005_pio_3_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0005_pio_3_gen//soc_system_pio_3_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0005_pio_3_gen" {  } {  } 0 0 "2018.09.04.06:24:43 Info: pio_3:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_3 --dir=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0005_pio_3_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0005_pio_3_gen//soc_system_pio_3_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0005_pio_3_gen" 0 0 "Shell" 0 -1 1536006283120 ""}
{ "Info" "" "" "2018.09.04.06:24:43 Info: pio_3: Done RTL generation for module 'soc_system_pio_3'" {  } {  } 0 0 "2018.09.04.06:24:43 Info: pio_3: Done RTL generation for module 'soc_system_pio_3'" 0 0 "Shell" 0 -1 1536006283683 ""}
{ "Info" "" "" "2018.09.04.06:24:43 Info: pio_3: \"soc_system\" instantiated altera_avalon_pio \"pio_3\"" {  } {  } 0 0 "2018.09.04.06:24:43 Info: pio_3: \"soc_system\" instantiated altera_avalon_pio \"pio_3\"" 0 0 "Shell" 0 -1 1536006283687 ""}
{ "Info" "" "" "2018.09.04.06:24:46 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.04.06:24:46 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1536006286333 ""}
{ "Info" "" "" "2018.09.04.06:24:46 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.04.06:24:46 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1536006286728 ""}
{ "Info" "" "" "2018.09.04.06:24:47 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.04.06:24:47 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1536006287176 ""}
{ "Info" "" "" "2018.09.04.06:24:47 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.04.06:24:47 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1536006287647 ""}
{ "Info" "" "" "2018.09.04.06:24:50 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2018.09.04.06:24:50 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1536006290411 ""}
{ "Info" "" "" "2018.09.04.06:24:50 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2018.09.04.06:24:50 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1536006290499 ""}
{ "Info" "" "" "2018.09.04.06:24:50 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2018.09.04.06:24:50 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1536006290778 ""}
{ "Info" "" "" "2018.09.04.06:24:52 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2018.09.04.06:24:52 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1536006292060 ""}
{ "Info" "" "" "2018.09.04.06:24:52 Info: pio_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pio_0_s1_translator\"" {  } {  } 0 0 "2018.09.04.06:24:52 Info: pio_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pio_0_s1_translator\"" 0 0 "Shell" 0 -1 1536006292120 ""}
{ "Info" "" "" "2018.09.04.06:24:52 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2018.09.04.06:24:52 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1536006292212 ""}
{ "Info" "" "" "2018.09.04.06:24:52 Info: pio_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pio_0_s1_agent\"" {  } {  } 0 0 "2018.09.04.06:24:52 Info: pio_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pio_0_s1_agent\"" 0 0 "Shell" 0 -1 1536006292268 ""}
{ "Info" "" "" "2018.09.04.06:24:52 Info: pio_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pio_0_s1_agent_rsp_fifo\"" {  } {  } 0 0 "2018.09.04.06:24:52 Info: pio_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pio_0_s1_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1536006292312 ""}
{ "Info" "" "" "2018.09.04.06:24:52 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.09.04.06:24:52 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1536006292396 ""}
{ "Info" "" "" "2018.09.04.06:24:52 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.09.04.06:24:52 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1536006292456 ""}
{ "Info" "" "" "2018.09.04.06:24:52 Info: hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\"" {  } {  } 0 0 "2018.09.04.06:24:52 Info: hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\"" 0 0 "Shell" 0 -1 1536006292512 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2018.09.04.06:24:52 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation/submodules" {  } {  } 0 0 "2018.09.04.06:24:52 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1536006292548 ""}
{ "Info" "" "" "2018.09.04.06:24:52 Info: pio_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pio_0_s1_burst_adapter\"" {  } {  } 0 0 "2018.09.04.06:24:52 Info: pio_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pio_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1536006292663 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.09.04.06:24:52 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation/submodules" {  } {  } 0 0 "2018.09.04.06:24:52 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1536006292755 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.09.04.06:24:52 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation/submodules" {  } {  } 0 0 "2018.09.04.06:24:52 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1536006292759 ""}
{ "Info" "" "" "2018.09.04.06:24:52 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.09.04.06:24:52 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1536006292775 ""}
{ "Info" "" "" "2018.09.04.06:24:52 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.09.04.06:24:52 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1536006292843 ""}
{ "Info" "" "" "2018.09.04.06:24:52 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.09.04.06:24:52 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1536006292875 ""}
{ "Info" "" "" "2018.09.04.06:24:52 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.09.04.06:24:52 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1536006292907 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.09.04.06:24:52 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation/submodules" {  } {  } 0 0 "2018.09.04.06:24:52 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1536006292923 ""}
{ "Info" "" "" "2018.09.04.06:24:53 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.09.04.06:24:53 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1536006293495 ""}
{ "Info" "" "" "2018.09.04.06:24:53 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2018.09.04.06:24:53 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1536006293583 ""}
{ "Info" "verbosity_pkg.sv" "" "2018.09.04.06:24:53 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation/submodules" {  } {  } 0 0 "2018.09.04.06:24:53 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1536006293583 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2018.09.04.06:24:53 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation/submodules" {  } {  } 0 0 "2018.09.04.06:24:53 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1536006293583 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2018.09.04.06:24:53 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation/submodules" {  } {  } 0 0 "2018.09.04.06:24:53 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1536006293583 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2018.09.04.06:24:53 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation/submodules" {  } {  } 0 0 "2018.09.04.06:24:53 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1536006293591 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2018.09.04.06:24:53 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation/submodules" {  } {  } 0 0 "2018.09.04.06:24:53 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1536006293591 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2018.09.04.06:24:53 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation/submodules" {  } {  } 0 0 "2018.09.04.06:24:53 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1536006293591 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2018.09.04.06:24:53 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation/submodules" {  } {  } 0 0 "2018.09.04.06:24:53 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1536006293591 ""}
{ "Info" "" "" "2018.09.04.06:24:53 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.09.04.06:24:53 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1536006293639 ""}
{ "Info" "" "" "2018.09.04.06:24:53 Info: soc_system: Done \"soc_system\" with 25 modules, 51 files" {  } {  } 0 0 "2018.09.04.06:24:53 Info: soc_system: Done \"soc_system\" with 25 modules, 51 files" 0 0 "Shell" 0 -1 1536006293687 ""}
{ "Info" "" "" "2018.09.04.06:24:53 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.09.04.06:24:53 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1536006293791 ""}
{ "Info" "" "" "2018.09.04.06:24:53 Info: Finished: Create simulation model" {  } {  } 0 0 "2018.09.04.06:24:53 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1536006293791 ""}
{ "Info" "" "" "2018.09.04.06:24:53 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2018.09.04.06:24:53 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1536006293791 ""}
{ "Info" " --use-relative-paths=true" "" "2018.09.04.06:24:53 Info: sim-script-gen --spd=C:\\Users\\hanum\\Desktop\\06CycloneV_QuartusFPGA\\soc_system\\soc_system\\soc_system.spd --output-directory=C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation" {  } {  } 0 0 "2018.09.04.06:24:53 Info: sim-script-gen --spd=C:\\Users\\hanum\\Desktop\\06CycloneV_QuartusFPGA\\soc_system\\soc_system\\soc_system.spd --output-directory=C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation" 0 0 "Shell" 0 -1 1536006293791 ""}
{ "Info" " --use-relative-paths=true" "" "2018.09.04.06:24:53 Info: Doing: ip-make-simscript --spd=C:\\Users\\hanum\\Desktop\\06CycloneV_QuartusFPGA\\soc_system\\soc_system\\soc_system.spd --output-directory=C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation" {  } {  } 0 0 "2018.09.04.06:24:53 Info: Doing: ip-make-simscript --spd=C:\\Users\\hanum\\Desktop\\06CycloneV_QuartusFPGA\\soc_system\\soc_system\\soc_system.spd --output-directory=C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation" 0 0 "Shell" 0 -1 1536006293799 ""}
{ "Info" " directory:" "" "2018.09.04.06:24:55 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation" {  } {  } 0 0 "2018.09.04.06:24:55 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation" 0 0 "Shell" 0 -1 1536006295848 ""}
{ "Info" "msim_setup.tcl" "" "2018.09.04.06:24:55 Info:     mentor" {  } {  } 0 0 "2018.09.04.06:24:55 Info:     mentor" 0 0 "Shell" 0 -1 1536006295860 ""}
{ "Info" " directory:" "" "2018.09.04.06:24:55 Info: Generating the following file(s) for VCS simulator in C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation" {  } {  } 0 0 "2018.09.04.06:24:55 Info: Generating the following file(s) for VCS simulator in C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation" 0 0 "Shell" 0 -1 1536006295872 ""}
{ "Info" "vcs_setup.sh" "" "2018.09.04.06:24:55 Info:     synopsys/vcs" {  } {  } 0 0 "2018.09.04.06:24:55 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1536006295884 ""}
{ "Info" " directory:" "" "2018.09.04.06:24:55 Info: Generating the following file(s) for VCSMX simulator in C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation" {  } {  } 0 0 "2018.09.04.06:24:55 Info: Generating the following file(s) for VCSMX simulator in C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation" 0 0 "Shell" 0 -1 1536006295892 ""}
{ "Info" "synopsys_sim.setup" "" "2018.09.04.06:24:55 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.09.04.06:24:55 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1536006295904 ""}
{ "Info" "vcsmx_setup.sh" "" "2018.09.04.06:24:55 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.09.04.06:24:55 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1536006295916 ""}
{ "Info" " directory:" "" "2018.09.04.06:24:55 Info: Generating the following file(s) for NCSIM simulator in C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation" {  } {  } 0 0 "2018.09.04.06:24:55 Info: Generating the following file(s) for NCSIM simulator in C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation" 0 0 "Shell" 0 -1 1536006295932 ""}
{ "Info" "cds.lib" "" "2018.09.04.06:24:55 Info:     cadence" {  } {  } 0 0 "2018.09.04.06:24:55 Info:     cadence" 0 0 "Shell" 0 -1 1536006295940 ""}
{ "Info" "hdl.var" "" "2018.09.04.06:24:56 Info:     cadence" {  } {  } 0 0 "2018.09.04.06:24:56 Info:     cadence" 0 0 "Shell" 0 -1 1536006296212 ""}
{ "Info" "ncsim_setup.sh" "" "2018.09.04.06:24:56 Info:     cadence" {  } {  } 0 0 "2018.09.04.06:24:56 Info:     cadence" 0 0 "Shell" 0 -1 1536006296220 ""}
{ "Info" " directory" "" "2018.09.04.06:24:56 Info:     25 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2018.09.04.06:24:56 Info:     25 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1536006296220 ""}
{ "Info" " directory:" "" "2018.09.04.06:24:56 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation" {  } {  } 0 0 "2018.09.04.06:24:56 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation" 0 0 "Shell" 0 -1 1536006296236 ""}
{ "Info" "rivierapro_setup.tcl" "" "2018.09.04.06:24:56 Info:     aldec" {  } {  } 0 0 "2018.09.04.06:24:56 Info:     aldec" 0 0 "Shell" 0 -1 1536006296252 ""}
{ "Info" "." "" "2018.09.04.06:24:56 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation" {  } {  } 0 0 "2018.09.04.06:24:56 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/simulation" 0 0 "Shell" 0 -1 1536006296252 ""}
{ "Info" "" "" "2018.09.04.06:24:56 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2018.09.04.06:24:56 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1536006296252 ""}
{ "Info" "" "" "2018.09.04.06:24:56 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2018.09.04.06:24:56 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1536006296252 ""}
{ "Info" "" "" "2018.09.04.06:24:56 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.09.04.06:24:56 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1536006296252 ""}
{ "Info" "" "" "2018.09.04.06:24:56 Info: qsys-generate C:\\Users\\hanum\\Desktop\\06CycloneV_QuartusFPGA\\soc_system\\soc_system.qsys --block-symbol-file --output-directory=C:\\Users\\hanum\\Desktop\\06CycloneV_QuartusFPGA\\soc_system\\soc_system --family=\"Cyclone V\" --part=5CSEBA6U23I7DK" {  } {  } 0 0 "2018.09.04.06:24:56 Info: qsys-generate C:\\Users\\hanum\\Desktop\\06CycloneV_QuartusFPGA\\soc_system\\soc_system.qsys --block-symbol-file --output-directory=C:\\Users\\hanum\\Desktop\\06CycloneV_QuartusFPGA\\soc_system\\soc_system --family=\"Cyclone V\" --part=5CSEBA6U23I7DK" 0 0 "Shell" 0 -1 1536006296252 ""}
{ "Info" "soc_system.qsys" "" "2018.09.04.06:24:56 Info: Loading soc_system" {  } {  } 0 0 "2018.09.04.06:24:56 Info: Loading soc_system" 0 0 "Shell" 0 -1 1536006296256 ""}
{ "Info" "" "" "2018.09.04.06:24:56 Info: Reading input file" {  } {  } 0 0 "2018.09.04.06:24:56 Info: Reading input file" 0 0 "Shell" 0 -1 1536006296643 ""}
{ "Info" "" "" "2018.09.04.06:24:56 Info: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 0 "2018.09.04.06:24:56 Info: Adding clk_0 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1536006296647 ""}
{ "Info" "" "" "2018.09.04.06:24:56 Info: Parameterizing module clk_0" {  } {  } 0 0 "2018.09.04.06:24:56 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1536006296651 ""}
{ "Info" "" "" "2018.09.04.06:24:56 Info: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 0 "2018.09.04.06:24:56 Info: Adding hps_0 \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1536006296651 ""}
{ "Info" "" "" "2018.09.04.06:24:56 Info: Parameterizing module hps_0" {  } {  } 0 0 "2018.09.04.06:24:56 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1536006296655 ""}
{ "Info" "" "" "2018.09.04.06:24:56 Info: Adding pio_0 \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.09.04.06:24:56 Info: Adding pio_0 \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1536006296663 ""}
{ "Info" "" "" "2018.09.04.06:24:56 Info: Parameterizing module pio_0" {  } {  } 0 0 "2018.09.04.06:24:56 Info: Parameterizing module pio_0" 0 0 "Shell" 0 -1 1536006296663 ""}
{ "Info" "" "" "2018.09.04.06:24:56 Info: Adding pio_1 \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.09.04.06:24:56 Info: Adding pio_1 \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1536006296663 ""}
{ "Info" "" "" "2018.09.04.06:24:56 Info: Parameterizing module pio_1" {  } {  } 0 0 "2018.09.04.06:24:56 Info: Parameterizing module pio_1" 0 0 "Shell" 0 -1 1536006296663 ""}
{ "Info" "" "" "2018.09.04.06:24:56 Info: Adding pio_2 \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.09.04.06:24:56 Info: Adding pio_2 \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1536006296667 ""}
{ "Info" "" "" "2018.09.04.06:24:56 Info: Parameterizing module pio_2" {  } {  } 0 0 "2018.09.04.06:24:56 Info: Parameterizing module pio_2" 0 0 "Shell" 0 -1 1536006296667 ""}
{ "Info" "" "" "2018.09.04.06:24:56 Info: Adding pio_3 \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.09.04.06:24:56 Info: Adding pio_3 \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1536006296667 ""}
{ "Info" "" "" "2018.09.04.06:24:56 Info: Parameterizing module pio_3" {  } {  } 0 0 "2018.09.04.06:24:56 Info: Parameterizing module pio_3" 0 0 "Shell" 0 -1 1536006296667 ""}
{ "Info" "" "" "2018.09.04.06:24:56 Info: Building connections" {  } {  } 0 0 "2018.09.04.06:24:56 Info: Building connections" 0 0 "Shell" 0 -1 1536006296667 ""}
{ "Info" "" "" "2018.09.04.06:24:56 Info: Parameterizing connections" {  } {  } 0 0 "2018.09.04.06:24:56 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1536006296675 ""}
{ "Info" "" "" "2018.09.04.06:24:56 Info: Validating" {  } {  } 0 0 "2018.09.04.06:24:56 Info: Validating" 0 0 "Shell" 0 -1 1536006296675 ""}
{ "Info" "" "" "2018.09.04.06:25:07 Info: Done reading input file" {  } {  } 0 0 "2018.09.04.06:25:07 Info: Done reading input file" 0 0 "Shell" 0 -1 1536006307271 ""}
{ "Info" "" "" "2018.09.04.06:25:10 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2018.09.04.06:25:10 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1536006310966 ""}
{ "Info" "" "" "2018.09.04.06:25:10 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.09.04.06:25:10 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1536006310966 ""}
{ "Warning" "" "" "2018.09.04.06:25:10 Warning: soc_system.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 0 "2018.09.04.06:25:10 Warning: soc_system.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" 0 0 "Shell" 0 -1 1536006310966 ""}
{ "Info" "" "" "2018.09.04.06:25:10 Info: soc_system.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.09.04.06:25:10 Info: soc_system.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1536006310970 ""}
{ "Info" "" "" "2018.09.04.06:25:10 Info: soc_system.pio_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.09.04.06:25:10 Info: soc_system.pio_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1536006310970 ""}
{ "Info" "" "" "2018.09.04.06:25:11 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.09.04.06:25:11 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1536006311665 ""}
{ "Info" "" "" "2018.09.04.06:25:11 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.09.04.06:25:11 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1536006311665 ""}
{ "Info" "" "" "2018.09.04.06:25:11 Info:" {  } {  } 0 0 "2018.09.04.06:25:11 Info:" 0 0 "Shell" 0 -1 1536006311665 ""}
{ "Info" "" "" "2018.09.04.06:25:11 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2018.09.04.06:25:11 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1536006311665 ""}
{ "Info" "" "" "2018.09.04.06:25:11 Info: qsys-generate C:\\Users\\hanum\\Desktop\\06CycloneV_QuartusFPGA\\soc_system\\soc_system.qsys --synthesis=VERILOG --output-directory=C:\\Users\\hanum\\Desktop\\06CycloneV_QuartusFPGA\\soc_system\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7DK" {  } {  } 0 0 "2018.09.04.06:25:11 Info: qsys-generate C:\\Users\\hanum\\Desktop\\06CycloneV_QuartusFPGA\\soc_system\\soc_system.qsys --synthesis=VERILOG --output-directory=C:\\Users\\hanum\\Desktop\\06CycloneV_QuartusFPGA\\soc_system\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7DK" 0 0 "Shell" 0 -1 1536006311665 ""}
{ "Info" "soc_system.qsys" "" "2018.09.04.06:25:11 Info: Loading soc_system" {  } {  } 0 0 "2018.09.04.06:25:11 Info: Loading soc_system" 0 0 "Shell" 0 -1 1536006311669 ""}
{ "Info" "" "" "2018.09.04.06:25:11 Info: Reading input file" {  } {  } 0 0 "2018.09.04.06:25:11 Info: Reading input file" 0 0 "Shell" 0 -1 1536006311937 ""}
{ "Info" "" "" "2018.09.04.06:25:11 Info: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 0 "2018.09.04.06:25:11 Info: Adding clk_0 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1536006311937 ""}
{ "Info" "" "" "2018.09.04.06:25:11 Info: Parameterizing module clk_0" {  } {  } 0 0 "2018.09.04.06:25:11 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1536006311937 ""}
{ "Info" "" "" "2018.09.04.06:25:11 Info: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 0 "2018.09.04.06:25:11 Info: Adding hps_0 \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1536006311941 ""}
{ "Info" "" "" "2018.09.04.06:25:11 Info: Parameterizing module hps_0" {  } {  } 0 0 "2018.09.04.06:25:11 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1536006311945 ""}
{ "Info" "" "" "2018.09.04.06:25:11 Info: Adding pio_0 \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.09.04.06:25:11 Info: Adding pio_0 \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1536006311949 ""}
{ "Info" "" "" "2018.09.04.06:25:11 Info: Parameterizing module pio_0" {  } {  } 0 0 "2018.09.04.06:25:11 Info: Parameterizing module pio_0" 0 0 "Shell" 0 -1 1536006311949 ""}
{ "Info" "" "" "2018.09.04.06:25:11 Info: Adding pio_1 \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.09.04.06:25:11 Info: Adding pio_1 \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1536006311949 ""}
{ "Info" "" "" "2018.09.04.06:25:11 Info: Parameterizing module pio_1" {  } {  } 0 0 "2018.09.04.06:25:11 Info: Parameterizing module pio_1" 0 0 "Shell" 0 -1 1536006311953 ""}
{ "Info" "" "" "2018.09.04.06:25:11 Info: Adding pio_2 \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.09.04.06:25:11 Info: Adding pio_2 \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1536006311953 ""}
{ "Info" "" "" "2018.09.04.06:25:11 Info: Parameterizing module pio_2" {  } {  } 0 0 "2018.09.04.06:25:11 Info: Parameterizing module pio_2" 0 0 "Shell" 0 -1 1536006311953 ""}
{ "Info" "" "" "2018.09.04.06:25:11 Info: Adding pio_3 \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.09.04.06:25:11 Info: Adding pio_3 \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1536006311953 ""}
{ "Info" "" "" "2018.09.04.06:25:11 Info: Parameterizing module pio_3" {  } {  } 0 0 "2018.09.04.06:25:11 Info: Parameterizing module pio_3" 0 0 "Shell" 0 -1 1536006311953 ""}
{ "Info" "" "" "2018.09.04.06:25:11 Info: Building connections" {  } {  } 0 0 "2018.09.04.06:25:11 Info: Building connections" 0 0 "Shell" 0 -1 1536006311953 ""}
{ "Info" "" "" "2018.09.04.06:25:11 Info: Parameterizing connections" {  } {  } 0 0 "2018.09.04.06:25:11 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1536006311957 ""}
{ "Info" "" "" "2018.09.04.06:25:11 Info: Validating" {  } {  } 0 0 "2018.09.04.06:25:11 Info: Validating" 0 0 "Shell" 0 -1 1536006311957 ""}
{ "Info" "" "" "2018.09.04.06:25:22 Info: Done reading input file" {  } {  } 0 0 "2018.09.04.06:25:22 Info: Done reading input file" 0 0 "Shell" 0 -1 1536006322367 ""}
{ "Info" "" "" "2018.09.04.06:25:25 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2018.09.04.06:25:25 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1536006325938 ""}
{ "Info" "" "" "2018.09.04.06:25:25 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.09.04.06:25:25 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1536006325938 ""}
{ "Warning" "" "" "2018.09.04.06:25:25 Warning: soc_system.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 0 "2018.09.04.06:25:25 Warning: soc_system.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" 0 0 "Shell" 0 -1 1536006325938 ""}
{ "Info" "" "" "2018.09.04.06:25:25 Info: soc_system.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.09.04.06:25:25 Info: soc_system.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1536006325946 ""}
{ "Info" "" "" "2018.09.04.06:25:25 Info: soc_system.pio_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.09.04.06:25:25 Info: soc_system.pio_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1536006325946 ""}
{ "Info" "" "" "2018.09.04.06:25:30 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2018.09.04.06:25:30 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1536006330792 ""}
{ "Info" "" "" "2018.09.04.06:25:41 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2018.09.04.06:25:41 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1536006341400 ""}
{ "Info" "" "" "2018.09.04.06:25:42 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2018.09.04.06:25:42 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1536006342582 ""}
{ "Info" "" "" "2018.09.04.06:25:43 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.09.04.06:25:43 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1536006343469 ""}
{ "Warning" "" "" "2018.09.04.06:25:43 Warning: hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 0 "2018.09.04.06:25:43 Warning: hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" 0 0 "Shell" 0 -1 1536006343625 ""}
{ "Info" "" "" "2018.09.04.06:25:45 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2018.09.04.06:25:45 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1536006345380 ""}
{ "Info" "" "" "2018.09.04.06:25:45 Info: pio_0: Starting RTL generation for module 'soc_system_pio_0'" {  } {  } 0 0 "2018.09.04.06:25:45 Info: pio_0: Starting RTL generation for module 'soc_system_pio_0'" 0 0 "Shell" 0 -1 1536006345388 ""}
{ "Info" "soc_system_pio_0_component_configuration.pl  --do_build_sim=0  ]" "" "2018.09.04.06:25:45 Info: pio_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_0 --dir=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0023_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0023_pio_0_gen/" {  } {  } 0 0 "2018.09.04.06:25:45 Info: pio_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_0 --dir=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0023_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0023_pio_0_gen/" 0 0 "Shell" 0 -1 1536006345388 ""}
{ "Info" "" "" "2018.09.04.06:25:45 Info: pio_0: Done RTL generation for module 'soc_system_pio_0'" {  } {  } 0 0 "2018.09.04.06:25:45 Info: pio_0: Done RTL generation for module 'soc_system_pio_0'" 0 0 "Shell" 0 -1 1536006345752 ""}
{ "Info" "" "" "2018.09.04.06:25:45 Info: pio_0: \"soc_system\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 0 "2018.09.04.06:25:45 Info: pio_0: \"soc_system\" instantiated altera_avalon_pio \"pio_0\"" 0 0 "Shell" 0 -1 1536006345752 ""}
{ "Info" "" "" "2018.09.04.06:25:45 Info: pio_1: Starting RTL generation for module 'soc_system_pio_1'" {  } {  } 0 0 "2018.09.04.06:25:45 Info: pio_1: Starting RTL generation for module 'soc_system_pio_1'" 0 0 "Shell" 0 -1 1536006345764 ""}
{ "Info" "soc_system_pio_1_component_configuration.pl  --do_build_sim=0  ]" "" "2018.09.04.06:25:45 Info: pio_1:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_1 --dir=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0024_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0024_pio_1_gen/" {  } {  } 0 0 "2018.09.04.06:25:45 Info: pio_1:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_1 --dir=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0024_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0024_pio_1_gen/" 0 0 "Shell" 0 -1 1536006345764 ""}
{ "Info" "" "" "2018.09.04.06:25:46 Info: pio_1: Done RTL generation for module 'soc_system_pio_1'" {  } {  } 0 0 "2018.09.04.06:25:46 Info: pio_1: Done RTL generation for module 'soc_system_pio_1'" 0 0 "Shell" 0 -1 1536006346127 ""}
{ "Info" "" "" "2018.09.04.06:25:46 Info: pio_1: \"soc_system\" instantiated altera_avalon_pio \"pio_1\"" {  } {  } 0 0 "2018.09.04.06:25:46 Info: pio_1: \"soc_system\" instantiated altera_avalon_pio \"pio_1\"" 0 0 "Shell" 0 -1 1536006346131 ""}
{ "Info" "" "" "2018.09.04.06:25:46 Info: pio_2: Starting RTL generation for module 'soc_system_pio_2'" {  } {  } 0 0 "2018.09.04.06:25:46 Info: pio_2: Starting RTL generation for module 'soc_system_pio_2'" 0 0 "Shell" 0 -1 1536006346139 ""}
{ "Info" "soc_system_pio_2_component_configuration.pl  --do_build_sim=0  ]" "" "2018.09.04.06:25:46 Info: pio_2:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_2 --dir=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0025_pio_2_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0025_pio_2_gen/" {  } {  } 0 0 "2018.09.04.06:25:46 Info: pio_2:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_2 --dir=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0025_pio_2_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0025_pio_2_gen/" 0 0 "Shell" 0 -1 1536006346139 ""}
{ "Info" "" "" "2018.09.04.06:25:46 Info: pio_2: Done RTL generation for module 'soc_system_pio_2'" {  } {  } 0 0 "2018.09.04.06:25:46 Info: pio_2: Done RTL generation for module 'soc_system_pio_2'" 0 0 "Shell" 0 -1 1536006346475 ""}
{ "Info" "" "" "2018.09.04.06:25:46 Info: pio_2: \"soc_system\" instantiated altera_avalon_pio \"pio_2\"" {  } {  } 0 0 "2018.09.04.06:25:46 Info: pio_2: \"soc_system\" instantiated altera_avalon_pio \"pio_2\"" 0 0 "Shell" 0 -1 1536006346475 ""}
{ "Info" "" "" "2018.09.04.06:25:46 Info: pio_3: Starting RTL generation for module 'soc_system_pio_3'" {  } {  } 0 0 "2018.09.04.06:25:46 Info: pio_3: Starting RTL generation for module 'soc_system_pio_3'" 0 0 "Shell" 0 -1 1536006346487 ""}
{ "Info" "soc_system_pio_3_component_configuration.pl  --do_build_sim=0  ]" "" "2018.09.04.06:25:46 Info: pio_3:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_3 --dir=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0026_pio_3_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0026_pio_3_gen/" {  } {  } 0 0 "2018.09.04.06:25:46 Info: pio_3:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_3 --dir=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0026_pio_3_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/hanum/AppData/Local/Temp/alt7777_5917424456068342988.dir/0026_pio_3_gen/" 0 0 "Shell" 0 -1 1536006346487 ""}
{ "Info" "" "" "2018.09.04.06:25:46 Info: pio_3: Done RTL generation for module 'soc_system_pio_3'" {  } {  } 0 0 "2018.09.04.06:25:46 Info: pio_3: Done RTL generation for module 'soc_system_pio_3'" 0 0 "Shell" 0 -1 1536006346834 ""}
{ "Info" "" "" "2018.09.04.06:25:46 Info: pio_3: \"soc_system\" instantiated altera_avalon_pio \"pio_3\"" {  } {  } 0 0 "2018.09.04.06:25:46 Info: pio_3: \"soc_system\" instantiated altera_avalon_pio \"pio_3\"" 0 0 "Shell" 0 -1 1536006346834 ""}
{ "Info" "" "" "2018.09.04.06:25:48 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.04.06:25:48 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1536006348713 ""}
{ "Info" "" "" "2018.09.04.06:25:48 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.04.06:25:48 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1536006348996 ""}
{ "Info" "" "" "2018.09.04.06:25:49 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.04.06:25:49 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1536006349292 ""}
{ "Info" "" "" "2018.09.04.06:25:49 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.04.06:25:49 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1536006349632 ""}
{ "Info" "" "" "2018.09.04.06:25:51 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2018.09.04.06:25:51 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1536006351107 ""}
{ "Info" "" "" "2018.09.04.06:25:51 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2018.09.04.06:25:51 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1536006351131 ""}
{ "Info" "" "" "2018.09.04.06:25:51 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2018.09.04.06:25:51 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1536006351223 ""}
{ "Info" "" "" "2018.09.04.06:25:51 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2018.09.04.06:25:51 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1536006351781 ""}
{ "Info" "" "" "2018.09.04.06:25:51 Info: pio_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pio_0_s1_translator\"" {  } {  } 0 0 "2018.09.04.06:25:51 Info: pio_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pio_0_s1_translator\"" 0 0 "Shell" 0 -1 1536006351784 ""}
{ "Info" "" "" "2018.09.04.06:25:51 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2018.09.04.06:25:51 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1536006351800 ""}
{ "Info" "" "" "2018.09.04.06:25:51 Info: pio_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pio_0_s1_agent\"" {  } {  } 0 0 "2018.09.04.06:25:51 Info: pio_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pio_0_s1_agent\"" 0 0 "Shell" 0 -1 1536006351828 ""}
{ "Info" "" "" "2018.09.04.06:25:51 Info: pio_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pio_0_s1_agent_rsp_fifo\"" {  } {  } 0 0 "2018.09.04.06:25:51 Info: pio_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pio_0_s1_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1536006351864 ""}
{ "Info" "" "" "2018.09.04.06:25:51 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.09.04.06:25:51 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1536006351904 ""}
{ "Info" "" "" "2018.09.04.06:25:51 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.09.04.06:25:51 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1536006351932 ""}
{ "Info" "" "" "2018.09.04.06:25:51 Info: hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\"" {  } {  } 0 0 "2018.09.04.06:25:51 Info: hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\"" 0 0 "Shell" 0 -1 1536006351936 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2018.09.04.06:25:51 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.09.04.06:25:51 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1536006351960 ""}
{ "Info" "" "" "2018.09.04.06:25:51 Info: pio_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pio_0_s1_burst_adapter\"" {  } {  } 0 0 "2018.09.04.06:25:51 Info: pio_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pio_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1536006351968 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.09.04.06:25:52 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.09.04.06:25:52 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1536006352044 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.09.04.06:25:52 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.09.04.06:25:52 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1536006352044 ""}
{ "Info" "" "" "2018.09.04.06:25:52 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.09.04.06:25:52 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1536006352052 ""}
{ "Info" "" "" "2018.09.04.06:25:52 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.09.04.06:25:52 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1536006352072 ""}
{ "Info" "" "" "2018.09.04.06:25:52 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.09.04.06:25:52 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1536006352100 ""}
{ "Info" "" "" "2018.09.04.06:25:52 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.09.04.06:25:52 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1536006352120 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.09.04.06:25:52 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.09.04.06:25:52 Info: Reusing file C:/Users/hanum/Desktop/06CycloneV_QuartusFPGA/soc_system/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1536006352136 ""}
{ "Info" "" "" "2018.09.04.06:25:52 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.09.04.06:25:52 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1536006352639 ""}
{ "Info" "" "" "2018.09.04.06:26:28 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2018.09.04.06:26:28 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1536006388137 ""}
{ "Info" "" "" "2018.09.04.06:26:28 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.09.04.06:26:28 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1536006388415 ""}
{ "Info" "" "" "2018.09.04.06:26:28 Info: soc_system: Done \"soc_system\" with 25 modules, 81 files" {  } {  } 0 0 "2018.09.04.06:26:28 Info: soc_system: Done \"soc_system\" with 25 modules, 81 files" 0 0 "Shell" 0 -1 1536006388415 ""}
{ "Info" "" "" "2018.09.04.06:26:29 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.09.04.06:26:29 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1536006389533 ""}
{ "Info" "" "" "2018.09.04.06:26:29 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2018.09.04.06:26:29 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1536006389533 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system/soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system/soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1536006406361 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1536006421366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 5 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536006421366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 04 06:27:01 2018 " "Processing ended: Tue Sep 04 06:27:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536006421366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:25 " "Elapsed time: 00:04:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536006421366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:49 " "Total CPU time (on all processors): 00:06:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536006421366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1536006421366 ""}
