// Seed: 2324099025
module module_0 ();
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    output uwire id_2
    , id_11,
    output uwire id_3,
    output wire id_4,
    output tri1 id_5,
    output tri id_6,
    input uwire id_7,
    inout supply0 id_8,
    input wire id_9
);
  xor primCall (id_1, id_11, id_7, id_8, id_9);
  assign id_6 = -1;
  module_0 modCall_1 ();
  assign {id_11, id_9, 1, (id_7), id_9, 1, 1} = -1'h0;
endmodule
module module_2 (
    input wand id_0,
    output supply0 id_1,
    output wor id_2,
    input supply1 id_3,
    input supply1 id_4,
    output tri1 id_5
);
  logic [-1 : -1] id_7;
  module_0 modCall_1 ();
endmodule
