strict digraph "compose( ,  )" {
	node [label="\N"];
	"31:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f09ea4ea310>",
		fillcolor=turquoise,
		label="31:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"32:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f09ea0d83d0>",
		fillcolor=springgreen,
		label="32:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"31:BL" -> "32:IF"	[cond="[]",
		lineno=None];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f09ea464ed0>",
		fillcolor=turquoise,
		label="15:BL
present_state <= 1'b0;
next_state <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f09ea464890>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f09ea1cebd0>]",
		style=filled,
		typ=Block];
	"Leaf_12:AL"	[def_var="['present_state', 'next_state']",
		label="Leaf_12:AL"];
	"15:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"30:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f09ea4eaf90>",
		clk_sens=True,
		fillcolor=gold,
		label="30:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"30:AL" -> "31:BL"	[cond="[]",
		lineno=None];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f09ea47d4d0>",
		fillcolor=turquoise,
		label="19:BL
present_state <= 1'b1;
next_state <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f09ea47d610>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f09ea467750>]",
		style=filled,
		typ=Block];
	"19:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"15:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f09ea464110>",
		fillcolor=lightcyan,
		label="15:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"15:CA" -> "15:BL"	[cond="[]",
		lineno=None];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f09ea1d6810>",
		clk_sens=False,
		fillcolor=gold,
		label="12:AL",
		sens="['out']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['out']"];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f09ea1d6bd0>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"12:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"14:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f09ea467850>",
		fillcolor=linen,
		label="14:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"14:CS" -> "15:CA"	[cond="['out']",
		label=out,
		lineno=14];
	"19:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f09ea472550>",
		fillcolor=lightcyan,
		label="19:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"14:CS" -> "19:CA"	[cond="['out']",
		label=out,
		lineno=14];
	"23:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f09ea467e90>",
		fillcolor=lightcyan,
		label="23:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"14:CS" -> "23:CA"	[cond="['out']",
		label=out,
		lineno=14];
	"Leaf_12:AL" -> "30:AL";
	"29:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f09ea4eae90>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="29:AS
out = present_state;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"Leaf_12:AL" -> "29:AS";
	"33:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f09ea0d8b10>",
		fillcolor=turquoise,
		label="33:BL
next_state <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f09ea0d8a10>]",
		style=filled,
		typ=Block];
	"Leaf_30:AL"	[def_var="['next_state']",
		label="Leaf_30:AL"];
	"33:BL" -> "Leaf_30:AL"	[cond="[]",
		lineno=None];
	"19:CA" -> "19:BL"	[cond="[]",
		lineno=None];
	"32:IF" -> "33:BL"	[cond="['reset']",
		label=reset,
		lineno=32];
	"37:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f09ea0d8c10>",
		fillcolor=turquoise,
		label="37:BL
next_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f09ea0d8dd0>]",
		style=filled,
		typ=Block];
	"32:IF" -> "37:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=32];
	"13:BL" -> "14:CS"	[cond="[]",
		lineno=None];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f09ea467090>",
		fillcolor=turquoise,
		label="23:BL
present_state <= 1'b0;
next_state <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f09ea467f50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f09ee385d10>]",
		style=filled,
		typ=Block];
	"23:CA" -> "23:BL"	[cond="[]",
		lineno=None];
	"Leaf_30:AL" -> "30:AL";
	"29:AS" -> "12:AL";
	"23:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"37:BL" -> "Leaf_30:AL"	[cond="[]",
		lineno=None];
}
