#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Sep 29 10:14:15 2022
# Process ID: 16404
# Current directory: D:/intelligent_traffic_light/optimized_intellight_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10336 D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.xpr
# Log file: D:/intelligent_traffic_light/optimized_intellight_v2/vivado.log
# Journal file: D:/intelligent_traffic_light/optimized_intellight_v2\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
start_gui
open_project D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.xpr
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
update_compile_order -fileset sources_1
launch_runs impl_2 -jobs 6
wait_on_run impl_2
open_run impl_2
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {75}] [get_bd_cells processing_system7_0]
endgroup
reset_run intellight_v2_processing_system7_0_1_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_2 -jobs 6
wait_on_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
wait_on_run impl_2
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/action_ram/action_ram.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd]
refresh_design
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {60}] [get_bd_cells processing_system7_0]
endgroup
generate_target all [get_files  D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd]
catch { config_ip_cache -export [get_ips -all intellight_v2_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all intellight_v2_axi_intc_0_0] }
catch { config_ip_cache -export [get_ips -all intellight_v2_xbar_0] }
catch { config_ip_cache -export [get_ips -all intellight_v2_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd]
launch_runs intellight_v2_processing_system7_0_1_synth_1 intellight_v2_rst_ps7_0_100M_0_synth_1 intellight_v2_axi_intc_0_0_synth_1 intellight_v2_xbar_0_synth_1 intellight_v2_auto_pc_0_synth_1 -jobs 6
wait_on_run intellight_v2_processing_system7_0_1_synth_1
wait_on_run intellight_v2_rst_ps7_0_100M_0_synth_1
wait_on_run intellight_v2_axi_intc_0_0_synth_1
wait_on_run intellight_v2_xbar_0_synth_1
wait_on_run intellight_v2_auto_pc_0_synth_1
export_simulation -of_objects [get_files D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd] -directory D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_2 -jobs 6
wait_on_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
wait_on_run impl_2
create_bd_design "clone"
update_compile_order -fileset sources_1
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd}
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd}
current_bd_design intellight_v2
set tmpCopyObjs [concat  [get_bd_cells {ps7_0_axi_periph rst_ps7_0_100M RD_0 SD_0 PG_0 MOI_0 QA_0 MII_0 action_ram_wrapper_0 CU_0 processing_system7_0 intellight_database_0 axi_intc_0}] [get_bd_intf_ports {DDR FIXED_IO}] [get_bd_ports {idle}] [get_bd_intf_nets {processing_system7_0_DDR processing_system7_0_M_AXI_GP0 ps7_0_axi_periph_M00_AXI ps7_0_axi_periph_M01_AXI processing_system7_0_FIXED_IO}] [get_bd_nets {MOI_0_Q_10 axi_intc_0_irq PG_0_A_road MOI_0_Q_11 MII_0_en0 intellight_database_0_L_inc MII_0_en1 RD_0_R MII_0_wen_bram MOI_0_Q_12 MII_0_en2 MOI_0_Q_13 MII_0_en3 processing_system7_0_FCLK_RESET0_N clk_wiz_clk_out1 intellight_database_0_L_dec SD_0_L0 rst_ps7_0_100M_peripheral_aresetn SD_0_L1 SD_0_L2 SD_0_L3 CU_0_wen QA_0_Qnew CU_0_A_sel intellight_database_0_alpha intellight_database_0_max_episode CU_0_finish intellight_database_0_max_step MII_0_WR_ADDR intellight_database_0_run PG_0_A MII_0_Dnew MOI_0_Q_20 MOI_0_Q_21 rst_ps7_0_100M_peripheral_aresetn1 MOI_0_Q_22 MOI_0_Q_23 intellight_database_0_seed intellight_database_0_S_sim MOI_0_Q_30 intellight_database_0_mode MOI_0_Q_31 MOI_0_Q_00 MOI_0_Q_32 intellight_database_0_gamma SD_0_S MOI_0_Q_33 MOI_0_Q_01 MOI_0_Q_02 action_ram_wrapper_0_Droad0 MII_0_RD_ADDR MOI_0_Q_03 action_ram_wrapper_0_Droad1 CU_0_idle action_ram_wrapper_0_Droad2 action_ram_wrapper_0_Droad3 CU_0_A_rand}]]
current_bd_design clone
copy_bd_objs -from_design intellight_v2 / $tmpCopyObjs
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
current_bd_design [get_bd_designs clone]
current_bd_design [get_bd_designs intellight_v2]
current_bd_design [get_bd_designs clone]
save_bd_design
current_bd_design [get_bd_designs intellight_v2]
update_module_reference {clone_MII_0_0 intellight_v2_MII_0_0}
connect_bd_net [get_bd_pins MII_0/wen0] [get_bd_pins action_ram_wrapper_0/wen0]
connect_bd_net [get_bd_pins MII_0/wen1] [get_bd_pins action_ram_wrapper_0/wen1]
connect_bd_net [get_bd_pins MII_0/wen2] [get_bd_pins action_ram_wrapper_0/wen2]
connect_bd_net [get_bd_pins MII_0/wen3] [get_bd_pins action_ram_wrapper_0/wen3]
save_bd_design
create_bd_port -dir I wen0
delete_bd_objs [get_bd_ports wen0]
regenerate_bd_layout
save_bd_design
startgroup
create_bd_port -dir O wen0
connect_bd_net [get_bd_pins /MII_0/wen0] [get_bd_ports wen0]
endgroup
startgroup
create_bd_port -dir O wen1
connect_bd_net [get_bd_pins /MII_0/wen1] [get_bd_ports wen1]
endgroup
startgroup
create_bd_port -dir O wen2
connect_bd_net [get_bd_pins /MII_0/wen2] [get_bd_ports wen2]
endgroup
startgroup
create_bd_port -dir O wen3
connect_bd_net [get_bd_pins /MII_0/wen3] [get_bd_ports wen3]
endgroup
save_bd_design
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
make_wrapper -files [get_files D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd] -top
generate_target all [get_files  D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd]
catch { config_ip_cache -export [get_ips -all intellight_v2_MII_0_0] }
catch { config_ip_cache -export [get_ips -all intellight_v2_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd]
launch_runs intellight_v2_MII_0_0_synth_1 -jobs 6
wait_on_run intellight_v2_MII_0_0_synth_1
export_simulation -of_objects [get_files D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd] -directory D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run intellight_v2_MII_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
update_module_reference {clone_MII_0_0 intellight_v2_MII_0_0}
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
make_wrapper -files [get_files D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd] -top
generate_target all [get_files  D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd]
catch { config_ip_cache -export [get_ips -all intellight_v2_MII_0_0] }
catch { config_ip_cache -export [get_ips -all intellight_v2_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd]
launch_runs intellight_v2_MII_0_0_synth_1 -jobs 6
wait_on_run intellight_v2_MII_0_0_synth_1
export_simulation -of_objects [get_files D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd] -directory D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 6
wait_on_run impl_2
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
