{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1477747290503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477747290504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 29 18:51:30 2016 " "Processing started: Sat Oct 29 18:51:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477747290504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747290504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC1 -c RISC1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC1 -c RISC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747290504 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1477747290798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1477747290880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataPath_RISC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DataPath_RISC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath_RISC-Build " "Found design unit 1: DataPath_RISC-Build" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747304985 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath_RISC " "Found entity 1: Datapath_RISC" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747304985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747304985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file controlpath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlpath-behaviour " "Found design unit 1: controlpath-behaviour" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747304986 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747304986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747304986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memPackage.vhd 1 0 " "Found 1 design units, including 0 entities, in source file memPackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_package " "Found design unit 1: mem_package" {  } { { "memPackage.vhd" "" { Text "/home/virtualgod/Altera/RISC1/memPackage.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747304987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747304987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator-Behave " "Found design unit 1: Comparator-Behave" {  } { { "Comparator.vhd" "" { Text "/home/virtualgod/Altera/RISC1/Comparator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747304987 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.vhd" "" { Text "/home/virtualgod/Altera/RISC1/Comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747304987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747304987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathComponents.vhd 1 0 " "Found 1 design units, including 0 entities, in source file datapathComponents.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapathComponents " "Found design unit 1: datapathComponents" {  } { { "datapathComponents.vhd" "" { Text "/home/virtualgod/Altera/RISC1/datapathComponents.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747304988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747304988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regFile-Behave " "Found design unit 1: regFile-Behave" {  } { { "regFile.vhd" "" { Text "/home/virtualgod/Altera/RISC1/regFile.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747304988 ""} { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regFile.vhd" "" { Text "/home/virtualgod/Altera/RISC1/regFile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747304988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747304988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataRegister-Behave " "Found design unit 1: dataRegister-Behave" {  } { { "dataRegister.vhd" "" { Text "/home/virtualgod/Altera/RISC1/dataRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747304989 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataRegister " "Found entity 1: dataRegister" {  } { { "dataRegister.vhd" "" { Text "/home/virtualgod/Altera/RISC1/dataRegister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747304989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747304989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behave " "Found design unit 1: alu-Behave" {  } { { "alu.vhd" "" { Text "/home/virtualgod/Altera/RISC1/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747304989 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/virtualgod/Altera/RISC1/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747304989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747304989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behave " "Found design unit 1: memory-Behave" {  } { { "memory.vhd" "" { Text "/home/virtualgod/Altera/RISC1/memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747304989 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/virtualgod/Altera/RISC1/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747304989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747304989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RISC1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RISC1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC1-Struct " "Found design unit 1: RISC1-Struct" {  } { { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747304990 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC1 " "Found entity 1: RISC1" {  } { { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747304990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747304990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PE-behave " "Found design unit 1: PE-behave" {  } { { "PE.vhd" "" { Text "/home/virtualgod/Altera/RISC1/PE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747304991 ""} { "Info" "ISGN_ENTITY_NAME" "1 PE " "Found entity 1: PE" {  } { { "PE.vhd" "" { Text "/home/virtualgod/Altera/RISC1/PE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747304991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747304991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalComponents.vhd 1 0 " "Found 1 design units, including 0 entities, in source file finalComponents.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 finalComponents " "Found design unit 1: finalComponents" {  } { { "finalComponents.vhd" "" { Text "/home/virtualgod/Altera/RISC1/finalComponents.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747304991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747304991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipFlop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipFlop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-Behave " "Found design unit 1: flipFlop-Behave" {  } { { "flipFlop.vhd" "" { Text "/home/virtualgod/Altera/RISC1/flipFlop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747304991 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.vhd" "" { Text "/home/virtualgod/Altera/RISC1/flipFlop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747304991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747304991 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC1 " "Elaborating entity \"RISC1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1477747305048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath_RISC Datapath_RISC:dp " "Elaborating entity \"Datapath_RISC\" for hierarchy \"Datapath_RISC:dp\"" {  } { { "RISC1.vhd" "dp" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477747305056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE Datapath_RISC:dp\|PE:pr_enc " "Elaborating entity \"PE\" for hierarchy \"Datapath_RISC:dp\|PE:pr_enc\"" {  } { { "DataPath_RISC.vhd" "pr_enc" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477747305075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory Datapath_RISC:dp\|memory:mem " "Elaborating entity \"memory\" for hierarchy \"Datapath_RISC:dp\|memory:mem\"" {  } { { "DataPath_RISC.vhd" "mem" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477747305079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile Datapath_RISC:dp\|regFile:rf " "Elaborating entity \"regFile\" for hierarchy \"Datapath_RISC:dp\|regFile:rf\"" {  } { { "DataPath_RISC.vhd" "rf" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477747305086 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a3 regFile.vhd(28) " "VHDL Process Statement warning at regFile.vhd(28): signal \"a3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regFile.vhd" "" { Text "/home/virtualgod/Altera/RISC1/regFile.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305087 "|RISC1|Datapath_RISC:dp|regFile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Datapath_RISC:dp\|Comparator:comp " "Elaborating entity \"Comparator\" for hierarchy \"Datapath_RISC:dp\|Comparator:comp\"" {  } { { "DataPath_RISC.vhd" "comp" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477747305105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop Datapath_RISC:dp\|flipFlop:zReg " "Elaborating entity \"flipFlop\" for hierarchy \"Datapath_RISC:dp\|flipFlop:zReg\"" {  } { { "DataPath_RISC.vhd" "zReg" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477747305108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataRegister Datapath_RISC:dp\|dataRegister:t1 " "Elaborating entity \"dataRegister\" for hierarchy \"Datapath_RISC:dp\|dataRegister:t1\"" {  } { { "DataPath_RISC.vhd" "t1" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477747305110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Datapath_RISC:dp\|alu:aluInst " "Elaborating entity \"alu\" for hierarchy \"Datapath_RISC:dp\|alu:aluInst\"" {  } { { "DataPath_RISC.vhd" "aluInst" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477747305115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlpath controlpath:cp " "Elaborating entity \"controlpath\" for hierarchy \"controlpath:cp\"" {  } { { "RISC1.vhd" "cp" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477747305120 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(76) " "VHDL Process Statement warning at controlpath.vhdl(76): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305121 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(80) " "VHDL Process Statement warning at controlpath.vhdl(80): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305121 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(81) " "VHDL Process Statement warning at controlpath.vhdl(81): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305121 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(83) " "VHDL Process Statement warning at controlpath.vhdl(83): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305121 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z controlpath.vhdl(84) " "VHDL Process Statement warning at controlpath.vhdl(84): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305121 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(89) " "VHDL Process Statement warning at controlpath.vhdl(89): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305122 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c controlpath.vhdl(90) " "VHDL Process Statement warning at controlpath.vhdl(90): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305122 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(96) " "VHDL Process Statement warning at controlpath.vhdl(96): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305122 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(97) " "VHDL Process Statement warning at controlpath.vhdl(97): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305122 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(99) " "VHDL Process Statement warning at controlpath.vhdl(99): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305122 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z controlpath.vhdl(100) " "VHDL Process Statement warning at controlpath.vhdl(100): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305122 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(105) " "VHDL Process Statement warning at controlpath.vhdl(105): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305122 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c controlpath.vhdl(106) " "VHDL Process Statement warning at controlpath.vhdl(106): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305122 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(112) " "VHDL Process Statement warning at controlpath.vhdl(112): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305122 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(116) " "VHDL Process Statement warning at controlpath.vhdl(116): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305122 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(120) " "VHDL Process Statement warning at controlpath.vhdl(120): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305122 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(124) " "VHDL Process Statement warning at controlpath.vhdl(124): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305122 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(125) " "VHDL Process Statement warning at controlpath.vhdl(125): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305122 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(126) " "VHDL Process Statement warning at controlpath.vhdl(126): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305122 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(135) " "VHDL Process Statement warning at controlpath.vhdl(135): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305123 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(139) " "VHDL Process Statement warning at controlpath.vhdl(139): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305123 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(142) " "VHDL Process Statement warning at controlpath.vhdl(142): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305123 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(146) " "VHDL Process Statement warning at controlpath.vhdl(146): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305123 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(156) " "VHDL Process Statement warning at controlpath.vhdl(156): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305123 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(161) " "VHDL Process Statement warning at controlpath.vhdl(161): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305123 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(167) " "VHDL Process Statement warning at controlpath.vhdl(167): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305123 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(172) " "VHDL Process Statement warning at controlpath.vhdl(172): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305123 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(177) " "VHDL Process Statement warning at controlpath.vhdl(177): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305124 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pe_v controlpath.vhdl(204) " "VHDL Process Statement warning at controlpath.vhdl(204): signal \"pe_v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305124 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pe_v controlpath.vhdl(222) " "VHDL Process Statement warning at controlpath.vhdl(222): signal \"pe_v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305124 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comp_out controlpath.vhdl(241) " "VHDL Process Statement warning at controlpath.vhdl(241): signal \"comp_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305124 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(274) " "VHDL Process Statement warning at controlpath.vhdl(274): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477747305124 "|RISC1|controlpath:cp"}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1477747305197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_cho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_cho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_cho " "Found entity 1: sld_ela_trigger_cho" {  } { { "db/sld_ela_trigger_cho.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/sld_ela_trigger_cho.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747305722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747305722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_RISC1_auto_signaltap_0_1_7dc3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_RISC1_auto_signaltap_0_1_7dc3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_RISC1_auto_signaltap_0_1_7dc3 " "Found entity 1: sld_reserved_RISC1_auto_signaltap_0_1_7dc3" {  } { { "db/sld_reserved_RISC1_auto_signaltap_0_1_7dc3.v" "" { Text "/home/virtualgod/Altera/RISC1/db/sld_reserved_RISC1_auto_signaltap_0_1_7dc3.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747306046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747306046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f424 " "Found entity 1: altsyncram_f424" {  } { { "db/altsyncram_f424.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_f424.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747307307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747307307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747307512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747307512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747307568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747307568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6ii " "Found entity 1: cntr_6ii" {  } { { "db/cntr_6ii.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/cntr_6ii.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747307648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747307648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/cntr_m9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747307701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747307701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/cntr_ggi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747307776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747307776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747307818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747307818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747307874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747307874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747307916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747307916 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477747308276 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1477747308384 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.10.29.18:51:54 Progress: Loading sld95350957/alt_sld_fab_wrapper_hw.tcl " "2016.10.29.18:51:54 Progress: Loading sld95350957/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747314727 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747317574 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747317783 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747318381 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747318424 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747318472 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747318552 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747318558 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747318559 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1477747319259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld95350957/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld95350957/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld95350957/alt_sld_fab.v" "" { Text "/home/virtualgod/Altera/RISC1/db/ip/sld95350957/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747319411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747319411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/virtualgod/Altera/RISC1/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747319452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747319452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/virtualgod/Altera/RISC1/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747319453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747319453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/virtualgod/Altera/RISC1/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747319474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747319474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/virtualgod/Altera/RISC1/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747319516 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/virtualgod/Altera/RISC1/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747319516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747319516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/virtualgod/Altera/RISC1/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747319541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747319541 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "255 512 0 1 1 " "255 out of 512 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "257 511 " "Addresses ranging from 257 to 511 are not initialized" {  } { { "/home/virtualgod/Altera/RISC1/db/RISC1.ram0_memory_e411fb78.hdl.mif" "" { Text "/home/virtualgod/Altera/RISC1/db/RISC1.ram0_memory_e411fb78.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1477747320719 ""}  } { { "/home/virtualgod/Altera/RISC1/db/RISC1.ram0_memory_e411fb78.hdl.mif" "" { Text "/home/virtualgod/Altera/RISC1/db/RISC1.ram0_memory_e411fb78.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1477747320719 ""}
{ "Warning" "WINFER_RAM_SINGLE_PORT_WMIF_POWER_UP" "Datapath_RISC:dp\|memory:mem\|ram " "Created node \"Datapath_RISC:dp\|memory:mem\|ram\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." {  } { { "memory.vhd" "ram" { Text "/home/virtualgod/Altera/RISC1/memory.vhd" 17 -1 0 } }  } 0 276021 "Created node \"%1!s!\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." 0 0 "Analysis & Synthesis" 0 -1 1477747320722 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Datapath_RISC:dp\|memory:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Datapath_RISC:dp\|memory:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477747320962 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477747320962 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477747320962 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 257 " "Parameter NUMWORDS_A set to 257" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477747320962 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477747320962 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477747320962 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477747320962 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477747320962 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477747320962 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC1.ram0_memory_e411fb78.hdl.mif " "Parameter INIT_FILE set to db/RISC1.ram0_memory_e411fb78.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477747320962 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1477747320962 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1477747320962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477747320984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477747320985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477747320985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477747320985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 257 " "Parameter \"NUMWORDS_A\" = \"257\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477747320985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477747320985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477747320985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477747320985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477747320985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477747320985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC1.ram0_memory_e411fb78.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC1.ram0_memory_e411fb78.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477747320985 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1477747320985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_io81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_io81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_io81 " "Found entity 1: altsyncram_io81" {  } { { "db/altsyncram_io81.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_io81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477747321028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747321028 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477747321685 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 289 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 289 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1477747323391 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1477747323519 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477747323519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3632 " "Implemented 3632 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1477747324018 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1477747324018 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3480 " "Implemented 3480 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1477747324018 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1477747324018 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1477747324018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1318 " "Peak virtual memory: 1318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477747324069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 29 18:52:04 2016 " "Processing ended: Sat Oct 29 18:52:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477747324069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477747324069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477747324069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1477747324069 ""}
