#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: D:\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: LAPTOP-OF-XFH
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Sat Nov 15 15:24:00 2025
#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: D:\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: LAPTOP-OF-XFH
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Sat Nov 15 15:23:08 2025
# pvf -action compile

pvf_reg_constant uart_drive_1/uart_test/tx_cnt[7] 0

pvf_reg_constant uart_drive_1/uart_test/tx_cnt[6] 0

pvf_reg_constant uart_drive_1/uart_test/tx_cnt[5] 0

pvf_reg_constant uart_drive_1/uart_test/tx_cnt[4] 0

pvf_reg_constant uart_drive_1/uart_test/tx_cnt[3] 0

pvf_reg_constant uart_drive_1/uart_test/tx_cnt[2] 0

pvf_reg_constant uart_drive_1/uart_test/tx_cnt[1] 0

pvf_reg_merging  -survived hdmi_color/pattern_vg/b_out[7] -deleted hdmi_color/pattern_vg/g_out[7]

pvf_reg_merging  -survived hdmi_color/pattern_vg/b_out[6] -deleted hdmi_color/pattern_vg/g_out[6]

pvf_reg_merging  -survived hdmi_color/pattern_vg/b_out[5] -deleted hdmi_color/pattern_vg/g_out[5]

pvf_reg_merging  -survived hdmi_color/pattern_vg/b_out[4] -deleted hdmi_color/pattern_vg/g_out[4]

pvf_reg_merging  -survived hdmi_color/pattern_vg/b_out[3] -deleted hdmi_color/pattern_vg/g_out[3]

pvf_reg_merging  -survived hdmi_color/pattern_vg/b_out[2] -deleted hdmi_color/pattern_vg/g_out[2]

pvf_reg_merging  -survived hdmi_color/pattern_vg/b_out[1] -deleted hdmi_color/pattern_vg/g_out[1]

pvf_reg_merging  -survived hdmi_color/pattern_vg/b_out[0] -deleted hdmi_color/pattern_vg/g_out[0]

# pvf -action synthesize

pvf_reg_merging  -survived hdmi_color/pattern_vg/b_out[0] -deleted hdmi_color/pattern_vg/b_out[2]

pvf_reg_merging  -survived hdmi_color/pattern_vg/b_out[1] -deleted hdmi_color/pattern_vg/b_out[3]

pvf_reg_merging  -survived hdmi_color/pattern_vg/b_out[0] -deleted hdmi_color/pattern_vg/b_out[4]

pvf_reg_merging  -survived hdmi_color/pattern_vg/b_out[1] -deleted hdmi_color/pattern_vg/b_out[5]

pvf_reg_merging  -survived hdmi_color/pattern_vg/b_out[0] -deleted hdmi_color/pattern_vg/b_out[6]

pvf_reg_merging  -survived hdmi_color/pattern_vg/b_out[1] -deleted hdmi_color/pattern_vg/b_out[7]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7200_ctl/cmd_iic[16] -deleted hdmi_color/ms72xx_ctl/ms7200_ctl/cmd_iic[18]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7200_ctl/cmd_iic[16] -deleted hdmi_color/ms72xx_ctl/ms7200_ctl/cmd_iic[19]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7200_ctl/cmd_iic[22] -deleted hdmi_color/ms72xx_ctl/ms7200_ctl/cmd_iic[23]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7200_ctl/addr[8] -deleted hdmi_color/ms72xx_ctl/ms7200_ctl/addr[10]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7200_ctl/addr[8] -deleted hdmi_color/ms72xx_ctl/ms7200_ctl/addr[11]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7200_ctl/addr[14] -deleted hdmi_color/ms72xx_ctl/ms7200_ctl/addr[15]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7200_ctl/cmd_iic[18] -deleted hdmi_color/ms72xx_ctl/ms7200_ctl/cmd_iic[22]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic[17] -deleted hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic[20]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic[21] -deleted hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic[22]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic[21] -deleted hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic[23]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7210_ctl/addr[9] -deleted hdmi_color/ms72xx_ctl/ms7210_ctl/addr[12]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7210_ctl/addr[13] -deleted hdmi_color/ms72xx_ctl/ms7210_ctl/addr[14]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7210_ctl/addr[13] -deleted hdmi_color/ms72xx_ctl/ms7210_ctl/addr[15]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic[20] -deleted hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic[21]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[16] -deleted wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[17]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[16] -deleted wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[18]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[16] -deleted wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[19]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[16] -deleted wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[20]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[16] -deleted wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[21]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[16] -deleted wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[22]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[16] -deleted wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[23]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[16] -deleted wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[24]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[16] -deleted wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[25]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[16] -deleted wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[26]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[16] -deleted wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[27]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[16] -deleted wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[28]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[16] -deleted wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[29]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[16] -deleted wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[30]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[16] -deleted wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[31]

pvf_reg_merging  -survived wav_display_1/u_thd/r_thd[23] -deleted wav_display_1/u_thd/r_thd[24]

pvf_reg_merging  -survived wav_display_1/u_thd/r_thd[23] -deleted wav_display_1/u_thd/r_thd[25]

pvf_reg_merging  -survived wav_display_1/u_thd/r_thd[23] -deleted wav_display_1/u_thd/r_thd[26]

pvf_reg_merging  -survived wav_display_1/u_thd/r_thd[23] -deleted wav_display_1/u_thd/r_thd[27]

pvf_reg_merging  -survived wav_display_1/u_thd/r_thd[23] -deleted wav_display_1/u_thd/r_thd[28]

pvf_reg_merging  -survived wav_display_1/u_thd/r_thd[23] -deleted wav_display_1/u_thd/r_thd[29]

pvf_reg_merging  -survived wav_display_1/u_thd/r_thd[23] -deleted wav_display_1/u_thd/r_thd[30]

pvf_reg_merging  -survived wav_display_1/u_thd/r_thd[23] -deleted wav_display_1/u_thd/r_thd[31]

.fromstates receive/u_serial_port_rx/c_state[4] receive/u_serial_port_rx/c_state[3] receive/u_serial_port_rx/c_state[2] receive/u_serial_port_rx/c_state[1] receive/u_serial_port_rx/c_state[0]
.tostates receive/u_serial_port_rx/c_state_reg[3] receive/u_serial_port_rx/c_state_reg[2] receive/u_serial_port_rx/c_state_reg[1] receive/u_serial_port_rx/c_state_reg[0]
.begin
00001 0001
00010 0010
00100 0100
01000 1000
.end


.fromstates hdmi_color/ms72xx_ctl/iic_dri_rx/state[2] hdmi_color/ms72xx_ctl/iic_dri_rx/state[1] hdmi_color/ms72xx_ctl/iic_dri_rx/state[0]
.tostates hdmi_color/ms72xx_ctl/iic_dri_rx/state_reg[6] hdmi_color/ms72xx_ctl/iic_dri_rx/state_reg[5] hdmi_color/ms72xx_ctl/iic_dri_rx/state_reg[4] hdmi_color/ms72xx_ctl/iic_dri_rx/state_reg[3] hdmi_color/ms72xx_ctl/iic_dri_rx/state_reg[2] hdmi_color/ms72xx_ctl/iic_dri_rx/state_reg[1] hdmi_color/ms72xx_ctl/iic_dri_rx/state_reg[0]
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates hdmi_color/ms72xx_ctl/iic_dri_tx/state[2] hdmi_color/ms72xx_ctl/iic_dri_tx/state[1] hdmi_color/ms72xx_ctl/iic_dri_tx/state[0]
.tostates hdmi_color/ms72xx_ctl/iic_dri_tx/state_reg[6] hdmi_color/ms72xx_ctl/iic_dri_tx/state_reg[5] hdmi_color/ms72xx_ctl/iic_dri_tx/state_reg[4] hdmi_color/ms72xx_ctl/iic_dri_tx/state_reg[3] hdmi_color/ms72xx_ctl/iic_dri_tx/state_reg[2] hdmi_color/ms72xx_ctl/iic_dri_tx/state_reg[1] hdmi_color/ms72xx_ctl/iic_dri_tx/state_reg[0]
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates hdmi_color/ms72xx_ctl/ms7200_ctl/state[6] hdmi_color/ms72xx_ctl/ms7200_ctl/state[5] hdmi_color/ms72xx_ctl/ms7200_ctl/state[4] hdmi_color/ms72xx_ctl/ms7200_ctl/state[3] hdmi_color/ms72xx_ctl/ms7200_ctl/state[2] hdmi_color/ms72xx_ctl/ms7200_ctl/state[1] hdmi_color/ms72xx_ctl/ms7200_ctl/state[0]
.tostates hdmi_color/ms72xx_ctl/ms7200_ctl/state_reg[4] hdmi_color/ms72xx_ctl/ms7200_ctl/state_reg[3] hdmi_color/ms72xx_ctl/ms7200_ctl/state_reg[2] hdmi_color/ms72xx_ctl/ms7200_ctl/state_reg[1] hdmi_color/ms72xx_ctl/ms7200_ctl/state_reg[0]
.begin
0000001 00001
0000010 00010
0000100 00100
0010000 01000
0100000 10000
.end


.fromstates hdmi_color/ms72xx_ctl/ms7210_ctl/state[5] hdmi_color/ms72xx_ctl/ms7210_ctl/state[4] hdmi_color/ms72xx_ctl/ms7210_ctl/state[3] hdmi_color/ms72xx_ctl/ms7210_ctl/state[2] hdmi_color/ms72xx_ctl/ms7210_ctl/state[1] hdmi_color/ms72xx_ctl/ms7210_ctl/state[0]
.tostates hdmi_color/ms72xx_ctl/ms7210_ctl/state_reg[5] hdmi_color/ms72xx_ctl/ms7210_ctl/state_reg[4] hdmi_color/ms72xx_ctl/ms7210_ctl/state_reg[3] hdmi_color/ms72xx_ctl/ms7210_ctl/state_reg[2] hdmi_color/ms72xx_ctl/ms7210_ctl/state_reg[1] hdmi_color/ms72xx_ctl/ms7210_ctl/state_reg[0]
.begin
000001 000001
000010 000010
000100 000100
001000 001000
010000 010000
100000 100000
.end


.fromstates uart_drive_1/uart_test/state[3] uart_drive_1/uart_test/state[2] uart_drive_1/uart_test/state[1] uart_drive_1/uart_test/state[0]
.tostates uart_drive_1/uart_test/state_reg[2] uart_drive_1/uart_test/state_reg[1] uart_drive_1/uart_test/state_reg[0]
.begin
0000 001
0001 010
0010 100
.end


.fromstates uart_drive_1/uart_test/uart_tx_inst/state[2] uart_drive_1/uart_test/uart_tx_inst/state[1] uart_drive_1/uart_test/uart_tx_inst/state[0]
.tostates uart_drive_1/uart_test/uart_tx_inst/state_reg[3] uart_drive_1/uart_test/uart_tx_inst/state_reg[2] uart_drive_1/uart_test/uart_tx_inst/state_reg[1] uart_drive_1/uart_test/uart_tx_inst/state_reg[0]
.begin
001 0001
010 0010
011 0100
100 1000
.end


pvf_reg_constant wavetype[0] 0

pvf_reg_constant wavetype[1] 0

pvf_reg_constant wavetype[3] 0

pvf_reg_constant wavetype[4] 0

pvf_reg_constant wavetype[7] 0

pvf_reg_constant wavetype[9] 0

pvf_reg_constant wavetype[11] 0

pvf_reg_constant wavetype[12] 0

pvf_reg_constant wavetype[15] 0

pvf_reg_constant wavetype[16] 0

pvf_reg_constant wavetype[20] 0

pvf_reg_constant wavetype[23] 0

pvf_reg_constant wavetype[28] 0

pvf_reg_constant wavetype[31] 0

pvf_reg_constant wavetype[32] 0

pvf_reg_constant wavetype[39] 0

pvf_reg_constant wavetype[40] 1

pvf_reg_constant wavetype[41] 0

pvf_reg_constant wavetype[43] 0

pvf_reg_constant wavetype[44] 0

pvf_reg_constant wavetype[45] 0

pvf_reg_constant wavetype[46] 1

pvf_reg_constant wavetype[47] 0

pvf_reg_constant wavetype[53] 0

pvf_reg_constant wavetype[54] 1

pvf_reg_constant wavetype[55] 0

pvf_reg_constant wavetype[61] 0

pvf_reg_constant wavetype[62] 1

pvf_reg_constant wavetype[63] 0

pvf_reg_constant wavetype[67] 0

pvf_reg_constant wavetype[68] 1

pvf_reg_constant wavetype[69] 0

pvf_reg_constant wavetype[70] 1

pvf_reg_constant wavetype[71] 0

pvf_reg_constant uart_drive_1/fsm/r_st_cur[4] 0

pvf_reg_constant uart_drive_1/fsm/r_st_cur[5] 0

pvf_reg_constant uart_drive_1/fsm/r_st_cur[6] 0

pvf_reg_constant uart_drive_1/fsm/r_st_cur[7] 0

pvf_reg_constant hdmi_color/pattern_vg/b_out[1] 0

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7200_ctl/cmd_iic[0] -deleted hdmi_color/ms72xx_ctl/ms7200_ctl/cmd_iic[18]

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/cmd_iic[0] 0

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7200_ctl/addr[10] -deleted hdmi_color/ms72xx_ctl/ms7200_ctl/addr[14]

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/addr[10] 0

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic[0] -deleted hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic[20]

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic[0] 0

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7210_ctl/addr[12] -deleted hdmi_color/ms72xx_ctl/ms7210_ctl/addr[13]

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7210_ctl/addr[12] 0

pvf_reg_constant meter_0/u_div64/Temp_S[32] 0

pvf_reg_constant wav_display_1/u_fft_process/u_fft_top/axi4s_data_tdata[16] 0

pvf_reg_constant wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[15] 0

pvf_reg_constant wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[15] 0

pvf_reg_constant wav_display_1/u_thd/r_thd[23] 0

pvf_reg_constant grid_display_1/timing_gen_xy_m0/i_data_d0[1] 0

pvf_reg_constant grid_display_1/timing_gen_xy_m0/i_data_d0[3] 0

pvf_reg_constant grid_display_1/timing_gen_xy_m0/i_data_d0[5] 0

pvf_reg_constant grid_display_1/timing_gen_xy_m0/i_data_d0[7] 0

pvf_reg_constant grid_display_1/timing_gen_xy_m0/i_data_d0[9] 0

pvf_reg_constant grid_display_1/timing_gen_xy_m0/i_data_d0[11] 0

pvf_reg_constant grid_display_1/timing_gen_xy_m0/i_data_d0[13] 0

pvf_reg_constant grid_display_1/timing_gen_xy_m0/i_data_d0[15] 0

pvf_reg_constant grid_display_1/timing_gen_xy_m0/i_data_d0[17] 0

pvf_reg_constant grid_display_1/timing_gen_xy_m0/i_data_d0[19] 0

pvf_reg_constant grid_display_1/timing_gen_xy_m0/i_data_d0[21] 0

pvf_reg_constant grid_display_1/timing_gen_xy_m0/i_data_d0[23] 0

pvf_reg_constant wav_display_1/u_fft_process/u_fft_top/u_fft/u_cfg_ctrl/new_fft_mode 1

pvf_reg_constant wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/add_dly 1

pvf_reg_constant wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/add_dly 1

pvf_reg_constant wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0][10] 0

pvf_reg_constant grid_display_1/timing_gen_xy_m0/i_data_d1[1] 0

pvf_reg_constant grid_display_1/timing_gen_xy_m0/i_data_d1[3] 0

pvf_reg_constant grid_display_1/timing_gen_xy_m0/i_data_d1[5] 0

pvf_reg_constant grid_display_1/timing_gen_xy_m0/i_data_d1[7] 0

pvf_reg_constant grid_display_1/timing_gen_xy_m0/i_data_d1[9] 0

pvf_reg_constant grid_display_1/timing_gen_xy_m0/i_data_d1[11] 0

pvf_reg_constant grid_display_1/timing_gen_xy_m0/i_data_d1[13] 0

pvf_reg_constant grid_display_1/timing_gen_xy_m0/i_data_d1[15] 0

pvf_reg_constant grid_display_1/timing_gen_xy_m0/i_data_d1[17] 0

pvf_reg_constant grid_display_1/timing_gen_xy_m0/i_data_d1[19] 0

pvf_reg_constant grid_display_1/timing_gen_xy_m0/i_data_d1[21] 0

pvf_reg_constant grid_display_1/timing_gen_xy_m0/i_data_d1[23] 0

pvf_reg_constant u9_num2str/reg_data[21] 0

pvf_reg_constant u9_num2str/reg_data[22] 0

pvf_reg_constant u9_num2str/reg_data[23] 0

pvf_reg_constant u15_num2str/reg_data[29] 0

pvf_reg_constant u15_num2str/reg_data[30] 0

pvf_reg_constant u15_num2str/reg_data[31] 0

pvf_reg_constant wav_display_1/u_fft_process/u_fft_top/u_fft/u_cfg_ctrl/o_fft_mode 1

pvf_reg_constant wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[1][10] 0

pvf_reg_constant wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0][11] 1

pvf_reg_constant grid_display_1/v_data[1] 0

pvf_reg_constant grid_display_1/v_data[3] 0

pvf_reg_constant grid_display_1/v_data[5] 0

pvf_reg_constant grid_display_1/v_data[7] 0

pvf_reg_constant grid_display_1/v_data[9] 0

pvf_reg_constant grid_display_1/v_data[11] 0

pvf_reg_constant grid_display_1/v_data[17] 0

pvf_reg_constant grid_display_1/v_data[19] 0

pvf_reg_constant wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[1][11] 1

pvf_reg_constant wav_display_1/timing_gen_xy_m0/i_data_d0[1] 0

pvf_reg_constant wav_display_1/timing_gen_xy_m0/i_data_d0[3] 0

pvf_reg_constant wav_display_1/timing_gen_xy_m0/i_data_d0[5] 0

pvf_reg_constant wav_display_1/timing_gen_xy_m0/i_data_d0[7] 0

pvf_reg_constant wav_display_1/timing_gen_xy_m0/i_data_d0[9] 0

pvf_reg_constant wav_display_1/timing_gen_xy_m0/i_data_d0[11] 0

pvf_reg_constant wav_display_1/timing_gen_xy_m0/i_data_d0[17] 0

pvf_reg_constant wav_display_1/timing_gen_xy_m0/i_data_d0[19] 0

pvf_reg_constant wav_display_1/timing_gen_xy_m0/i_data_d1[1] 0

pvf_reg_constant wav_display_1/timing_gen_xy_m0/i_data_d1[3] 0

pvf_reg_constant wav_display_1/timing_gen_xy_m0/i_data_d1[5] 0

pvf_reg_constant wav_display_1/timing_gen_xy_m0/i_data_d1[7] 0

pvf_reg_constant wav_display_1/timing_gen_xy_m0/i_data_d1[9] 0

pvf_reg_constant wav_display_1/timing_gen_xy_m0/i_data_d1[11] 0

pvf_reg_constant wav_display_1/timing_gen_xy_m0/i_data_d1[17] 0

pvf_reg_constant wav_display_1/timing_gen_xy_m0/i_data_d1[19] 0

pvf_reg_constant wav_display_1/v_data[1] 0

pvf_reg_constant wav_display_1/v_data[3] 0

pvf_reg_constant wav_display_1/v_data[5] 0

pvf_reg_constant wav_display_1/v_data[7] 0

pvf_reg_constant wav_display_1/v_data[9] 0

pvf_reg_constant wav_display_1/v_data[11] 0

pvf_reg_constant char_display_0/timing_gen_xy_m0/i_data_d0[1] 0

pvf_reg_constant char_display_0/timing_gen_xy_m0/i_data_d0[3] 0

pvf_reg_constant char_display_0/timing_gen_xy_m0/i_data_d0[5] 0

pvf_reg_constant char_display_0/timing_gen_xy_m0/i_data_d0[7] 0

pvf_reg_constant char_display_0/timing_gen_xy_m0/i_data_d0[9] 0

pvf_reg_constant char_display_0/timing_gen_xy_m0/i_data_d0[11] 0

pvf_reg_constant char_display_0/timing_gen_xy_m0/i_data_d1[1] 0

pvf_reg_constant char_display_0/timing_gen_xy_m0/i_data_d1[3] 0

pvf_reg_constant char_display_0/timing_gen_xy_m0/i_data_d1[5] 0

pvf_reg_constant char_display_0/timing_gen_xy_m0/i_data_d1[7] 0

pvf_reg_constant char_display_0/timing_gen_xy_m0/i_data_d1[9] 0

pvf_reg_constant char_display_0/timing_gen_xy_m0/i_data_d1[11] 0

pvf_reg_merging  -survived char_display_0/pos_vs_d0 -deleted char_display_1/timing_gen_xy_m0/vs_d0

pvf_reg_merging  -survived char_display_1/pos_vs_d0 -deleted char_display_2/timing_gen_xy_m0/vs_d0

pvf_reg_merging  -survived char_display_2/pos_vs_d0 -deleted char_display_3/timing_gen_xy_m0/vs_d0

pvf_reg_merging  -survived char_display_3/pos_vs_d0 -deleted char_display_4/timing_gen_xy_m0/vs_d0

pvf_reg_merging  -survived char_display_4/pos_vs_d0 -deleted char_display_5/timing_gen_xy_m0/vs_d0

pvf_reg_merging  -survived char_display_4/pos_vs_d1 -deleted char_display_5/timing_gen_xy_m0/vs_d1

pvf_reg_merging  -survived char_display_2/pos_vs_d1 -deleted char_display_3/timing_gen_xy_m0/vs_d1

pvf_reg_merging  -survived char_display_0/pos_vs_d1 -deleted char_display_1/timing_gen_xy_m0/vs_d1

pvf_reg_merging  -survived char_display_3/pos_vs_d1 -deleted char_display_4/timing_gen_xy_m0/vs_d1

pvf_reg_merging  -survived char_display_1/pos_vs_d1 -deleted char_display_2/timing_gen_xy_m0/vs_d1

pvf_reg_merging  -survived char_display_0/v_data[1] -deleted char_display_0/v_data[3]

pvf_reg_merging  -survived char_display_0/v_data[1] -deleted char_display_0/v_data[5]

pvf_reg_merging  -survived char_display_0/v_data[1] -deleted char_display_0/v_data[7]

pvf_reg_merging  -survived char_display_0/v_data[1] -deleted char_display_0/v_data[9]

pvf_reg_merging  -survived char_display_0/v_data[1] -deleted char_display_0/v_data[11]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d0[1] -deleted char_display_1/timing_gen_xy_m0/i_data_d0[3]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d0[1] -deleted char_display_1/timing_gen_xy_m0/i_data_d0[5]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d0[1] -deleted char_display_1/timing_gen_xy_m0/i_data_d0[7]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d0[1] -deleted char_display_1/timing_gen_xy_m0/i_data_d0[9]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d0[1] -deleted char_display_1/timing_gen_xy_m0/i_data_d0[11]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d1[1] -deleted char_display_1/timing_gen_xy_m0/i_data_d1[3]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d1[1] -deleted char_display_1/timing_gen_xy_m0/i_data_d1[5]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d1[1] -deleted char_display_1/timing_gen_xy_m0/i_data_d1[7]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d1[1] -deleted char_display_1/timing_gen_xy_m0/i_data_d1[9]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d1[1] -deleted char_display_1/timing_gen_xy_m0/i_data_d1[11]

pvf_reg_merging  -survived grid_display_1/timing_gen_xy_m0/i_data_d0[0] -deleted grid_display_1/timing_gen_xy_m0/i_data_d0[2]

pvf_reg_merging  -survived grid_display_1/timing_gen_xy_m0/i_data_d0[0] -deleted grid_display_1/timing_gen_xy_m0/i_data_d0[4]

pvf_reg_merging  -survived grid_display_1/timing_gen_xy_m0/i_data_d0[0] -deleted grid_display_1/timing_gen_xy_m0/i_data_d0[6]

pvf_reg_merging  -survived grid_display_1/timing_gen_xy_m0/i_data_d0[0] -deleted grid_display_1/timing_gen_xy_m0/i_data_d0[8]

pvf_reg_merging  -survived grid_display_1/timing_gen_xy_m0/i_data_d0[0] -deleted grid_display_1/timing_gen_xy_m0/i_data_d0[10]

pvf_reg_merging  -survived grid_display_1/timing_gen_xy_m0/i_data_d0[0] -deleted grid_display_1/timing_gen_xy_m0/i_data_d0[12]

pvf_reg_merging  -survived grid_display_1/timing_gen_xy_m0/i_data_d0[0] -deleted grid_display_1/timing_gen_xy_m0/i_data_d0[14]

pvf_reg_merging  -survived grid_display_1/timing_gen_xy_m0/i_data_d0[0] -deleted grid_display_1/timing_gen_xy_m0/i_data_d0[16]

pvf_reg_merging  -survived grid_display_1/timing_gen_xy_m0/i_data_d0[0] -deleted grid_display_1/timing_gen_xy_m0/i_data_d0[18]

pvf_reg_merging  -survived grid_display_1/timing_gen_xy_m0/i_data_d0[0] -deleted grid_display_1/timing_gen_xy_m0/i_data_d0[20]

pvf_reg_merging  -survived grid_display_1/timing_gen_xy_m0/i_data_d0[0] -deleted grid_display_1/timing_gen_xy_m0/i_data_d0[22]

pvf_reg_merging  -survived grid_display_1/timing_gen_xy_m0/i_data_d1[0] -deleted grid_display_1/timing_gen_xy_m0/i_data_d1[2]

pvf_reg_merging  -survived grid_display_1/timing_gen_xy_m0/i_data_d1[0] -deleted grid_display_1/timing_gen_xy_m0/i_data_d1[4]

pvf_reg_merging  -survived grid_display_1/timing_gen_xy_m0/i_data_d1[0] -deleted grid_display_1/timing_gen_xy_m0/i_data_d1[6]

pvf_reg_merging  -survived grid_display_1/timing_gen_xy_m0/i_data_d1[0] -deleted grid_display_1/timing_gen_xy_m0/i_data_d1[8]

pvf_reg_merging  -survived grid_display_1/timing_gen_xy_m0/i_data_d1[0] -deleted grid_display_1/timing_gen_xy_m0/i_data_d1[10]

pvf_reg_merging  -survived grid_display_1/timing_gen_xy_m0/i_data_d1[0] -deleted grid_display_1/timing_gen_xy_m0/i_data_d1[12]

pvf_reg_merging  -survived grid_display_1/timing_gen_xy_m0/i_data_d1[0] -deleted grid_display_1/timing_gen_xy_m0/i_data_d1[14]

pvf_reg_merging  -survived grid_display_1/timing_gen_xy_m0/i_data_d1[0] -deleted grid_display_1/timing_gen_xy_m0/i_data_d1[16]

pvf_reg_merging  -survived grid_display_1/timing_gen_xy_m0/i_data_d1[0] -deleted grid_display_1/timing_gen_xy_m0/i_data_d1[18]

pvf_reg_merging  -survived grid_display_1/timing_gen_xy_m0/i_data_d1[0] -deleted grid_display_1/timing_gen_xy_m0/i_data_d1[20]

pvf_reg_merging  -survived grid_display_1/timing_gen_xy_m0/i_data_d1[0] -deleted grid_display_1/timing_gen_xy_m0/i_data_d1[22]

pvf_reg_merging  -survived wav_display_1/v_data[17] -deleted wav_display_1/v_data[19]

pvf_reg_merging  -survived char_display_0/timing_gen_xy_m0/i_data_d0[17] -deleted char_display_0/timing_gen_xy_m0/i_data_d0[19]

pvf_reg_merging  -survived char_display_0/timing_gen_xy_m0/i_data_d1[17] -deleted char_display_0/timing_gen_xy_m0/i_data_d1[19]

pvf_reg_merging  -survived char_display_1/v_data[1] -deleted char_display_1/v_data[3]

pvf_reg_merging  -survived char_display_1/v_data[1] -deleted char_display_1/v_data[5]

pvf_reg_merging  -survived char_display_1/v_data[1] -deleted char_display_1/v_data[7]

pvf_reg_merging  -survived char_display_1/v_data[1] -deleted char_display_1/v_data[9]

pvf_reg_merging  -survived char_display_1/v_data[1] -deleted char_display_1/v_data[11]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d0[1] -deleted char_display_2/timing_gen_xy_m0/i_data_d0[3]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d0[1] -deleted char_display_2/timing_gen_xy_m0/i_data_d0[5]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d0[1] -deleted char_display_2/timing_gen_xy_m0/i_data_d0[7]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d0[1] -deleted char_display_2/timing_gen_xy_m0/i_data_d0[9]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d0[1] -deleted char_display_2/timing_gen_xy_m0/i_data_d0[11]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d1[1] -deleted char_display_2/timing_gen_xy_m0/i_data_d1[3]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d1[1] -deleted char_display_2/timing_gen_xy_m0/i_data_d1[5]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d1[1] -deleted char_display_2/timing_gen_xy_m0/i_data_d1[7]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d1[1] -deleted char_display_2/timing_gen_xy_m0/i_data_d1[9]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d1[1] -deleted char_display_2/timing_gen_xy_m0/i_data_d1[11]

pvf_reg_merging  -survived char_display_0/v_data[17] -deleted char_display_0/v_data[19]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d0[17] -deleted char_display_1/timing_gen_xy_m0/i_data_d0[19]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d1[17] -deleted char_display_1/timing_gen_xy_m0/i_data_d1[19]

pvf_reg_merging  -survived char_display_2/v_data[1] -deleted char_display_2/v_data[3]

pvf_reg_merging  -survived char_display_2/v_data[1] -deleted char_display_2/v_data[5]

pvf_reg_merging  -survived char_display_2/v_data[1] -deleted char_display_2/v_data[7]

pvf_reg_merging  -survived char_display_2/v_data[1] -deleted char_display_2/v_data[9]

pvf_reg_merging  -survived char_display_2/v_data[1] -deleted char_display_2/v_data[11]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d0[1] -deleted char_display_3/timing_gen_xy_m0/i_data_d0[3]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d0[1] -deleted char_display_3/timing_gen_xy_m0/i_data_d0[5]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d0[1] -deleted char_display_3/timing_gen_xy_m0/i_data_d0[7]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d0[1] -deleted char_display_3/timing_gen_xy_m0/i_data_d0[9]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d0[1] -deleted char_display_3/timing_gen_xy_m0/i_data_d0[11]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d1[1] -deleted char_display_3/timing_gen_xy_m0/i_data_d1[3]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d1[1] -deleted char_display_3/timing_gen_xy_m0/i_data_d1[5]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d1[1] -deleted char_display_3/timing_gen_xy_m0/i_data_d1[7]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d1[1] -deleted char_display_3/timing_gen_xy_m0/i_data_d1[9]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d1[1] -deleted char_display_3/timing_gen_xy_m0/i_data_d1[11]

pvf_reg_merging  -survived char_display_1/v_data[17] -deleted char_display_1/v_data[19]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d0[17] -deleted char_display_2/timing_gen_xy_m0/i_data_d0[19]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d1[17] -deleted char_display_2/timing_gen_xy_m0/i_data_d1[19]

pvf_reg_merging  -survived char_display_3/v_data[1] -deleted char_display_3/v_data[3]

pvf_reg_merging  -survived char_display_3/v_data[1] -deleted char_display_3/v_data[5]

pvf_reg_merging  -survived char_display_3/v_data[1] -deleted char_display_3/v_data[7]

pvf_reg_merging  -survived char_display_3/v_data[1] -deleted char_display_3/v_data[9]

pvf_reg_merging  -survived char_display_3/v_data[1] -deleted char_display_3/v_data[11]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d0[1] -deleted char_display_4/timing_gen_xy_m0/i_data_d0[3]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d0[1] -deleted char_display_4/timing_gen_xy_m0/i_data_d0[5]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d0[1] -deleted char_display_4/timing_gen_xy_m0/i_data_d0[7]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d0[1] -deleted char_display_4/timing_gen_xy_m0/i_data_d0[9]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d0[1] -deleted char_display_4/timing_gen_xy_m0/i_data_d0[11]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d1[1] -deleted char_display_4/timing_gen_xy_m0/i_data_d1[3]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d1[1] -deleted char_display_4/timing_gen_xy_m0/i_data_d1[5]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d1[1] -deleted char_display_4/timing_gen_xy_m0/i_data_d1[7]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d1[1] -deleted char_display_4/timing_gen_xy_m0/i_data_d1[9]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d1[1] -deleted char_display_4/timing_gen_xy_m0/i_data_d1[11]

pvf_reg_merging  -survived char_display_2/v_data[17] -deleted char_display_2/v_data[19]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d0[17] -deleted char_display_3/timing_gen_xy_m0/i_data_d0[19]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d1[17] -deleted char_display_3/timing_gen_xy_m0/i_data_d1[19]

pvf_reg_merging  -survived char_display_4/v_data[1] -deleted char_display_4/v_data[3]

pvf_reg_merging  -survived char_display_4/v_data[1] -deleted char_display_4/v_data[5]

pvf_reg_merging  -survived char_display_4/v_data[1] -deleted char_display_4/v_data[7]

pvf_reg_merging  -survived char_display_4/v_data[1] -deleted char_display_4/v_data[9]

pvf_reg_merging  -survived char_display_4/v_data[1] -deleted char_display_4/v_data[11]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d0[1] -deleted char_display_5/timing_gen_xy_m0/i_data_d0[3]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d0[1] -deleted char_display_5/timing_gen_xy_m0/i_data_d0[5]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d0[1] -deleted char_display_5/timing_gen_xy_m0/i_data_d0[7]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d0[1] -deleted char_display_5/timing_gen_xy_m0/i_data_d0[9]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d0[1] -deleted char_display_5/timing_gen_xy_m0/i_data_d0[11]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d1[1] -deleted char_display_5/timing_gen_xy_m0/i_data_d1[3]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d1[1] -deleted char_display_5/timing_gen_xy_m0/i_data_d1[5]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d1[1] -deleted char_display_5/timing_gen_xy_m0/i_data_d1[7]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d1[1] -deleted char_display_5/timing_gen_xy_m0/i_data_d1[9]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d1[1] -deleted char_display_5/timing_gen_xy_m0/i_data_d1[11]

pvf_reg_merging  -survived hdmi_color/rstn_1ms[14] -deleted hdmi_color/rstn_1ms[15]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[6]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[7]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[8]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[9]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[10]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[11]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[12]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[13]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[14]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[15]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[16]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[17]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[18]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[19]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[20]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[5]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[6]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[7]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[8]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[9]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[10]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[11]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[12]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[13]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[14]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[15]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[16]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[17]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[18]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[19]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[20]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[21]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[22]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[23]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[24]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[25]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[26]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[6]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[7]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[8]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[9]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[10]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[11]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[12]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[13]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[14]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[15]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[16]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[17]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[18]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[19]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[20]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[5]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[6]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[7]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[8]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[9]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[10]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[11]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[12]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[13]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[14]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[15]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[16]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[17]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[18]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[19]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[20]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[21]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[22]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[23]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[24]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[25]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[26]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[27]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[28]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[29]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[30]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[31]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[32]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[33]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[34]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[35]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[36]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[37]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[38]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[39]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[40]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[41]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[42]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[43]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[44]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[45]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[46]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[47]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[48]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[49]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[50]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[51]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[52]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[53]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[54]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[55]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[56]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[57]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[58]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[59]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[60]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[61]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[62]

pvf_reg_merging  -survived meter_0/time_cnt[26] -deleted meter_0/time_cnt[63]

pvf_reg_merging  -survived wav_display_1/cnt[22] -deleted wav_display_1/cnt[23]

pvf_reg_merging  -survived yibiao_1/wait_cnt[26] -deleted yibiao_1/wait_cnt[27]

pvf_reg_merging  -survived yibiao_1/wait_cnt[26] -deleted yibiao_1/wait_cnt[28]

pvf_reg_merging  -survived yibiao_1/wait_cnt[26] -deleted yibiao_1/wait_cnt[29]

pvf_reg_merging  -survived yibiao_1/wait_cnt[26] -deleted yibiao_1/wait_cnt[30]

pvf_reg_merging  -survived yibiao_1/wait_cnt[26] -deleted yibiao_1/wait_cnt[31]

pvf_reg_merging  -survived char_display_3/v_data[17] -deleted char_display_3/v_data[19]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d0[17] -deleted char_display_4/timing_gen_xy_m0/i_data_d0[19]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d1[17] -deleted char_display_4/timing_gen_xy_m0/i_data_d1[19]

pvf_reg_merging  -survived char_display_5/v_data[1] -deleted char_display_5/v_data[3]

pvf_reg_merging  -survived char_display_5/v_data[1] -deleted char_display_5/v_data[5]

pvf_reg_merging  -survived char_display_5/v_data[1] -deleted char_display_5/v_data[7]

pvf_reg_merging  -survived char_display_5/v_data[1] -deleted char_display_5/v_data[9]

pvf_reg_merging  -survived char_display_5/v_data[1] -deleted char_display_5/v_data[11]

pvf_reg_merging  -survived meter_0/time_cal[26] -deleted meter_0/time_cal[27]

pvf_reg_merging  -survived meter_0/time_cal[26] -deleted meter_0/time_cal[28]

pvf_reg_merging  -survived meter_0/time_cal[26] -deleted meter_0/time_cal[29]

pvf_reg_merging  -survived meter_0/time_cal[26] -deleted meter_0/time_cal[30]

pvf_reg_merging  -survived meter_0/time_cal[26] -deleted meter_0/time_cal[31]

pvf_reg_merging  -survived meter_0/u_div64/Temp_S[26] -deleted meter_0/u_div64/Temp_S[27]

pvf_reg_merging  -survived meter_0/u_div64/Temp_S[26] -deleted meter_0/u_div64/Temp_S[28]

pvf_reg_merging  -survived meter_0/u_div64/Temp_S[26] -deleted meter_0/u_div64/Temp_S[29]

pvf_reg_merging  -survived meter_0/u_div64/Temp_S[26] -deleted meter_0/u_div64/Temp_S[30]

pvf_reg_merging  -survived meter_0/u_div64/Temp_S[26] -deleted meter_0/u_div64/Temp_S[31]

pvf_reg_merging  -survived char_display_4/v_data[17] -deleted char_display_4/v_data[19]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d0[17] -deleted char_display_5/timing_gen_xy_m0/i_data_d0[19]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d1[17] -deleted char_display_5/timing_gen_xy_m0/i_data_d1[19]

pvf_reg_merging  -survived char_display_5/v_data[17] -deleted char_display_5/v_data[19]

pvf_reg_constant grid_display_1/grid_x[7] 0

pvf_reg_constant hdmi_color/rstn_1ms[14] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/iic_dri_rx/fre_cnt[5] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/iic_dri_rx/twr_cnt[4] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[5] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[4] 0

pvf_reg_constant hdmi_color/sync_vg/v_count[11] 0

pvf_reg_constant meter_0/time_cnt[26] 0

pvf_reg_constant wav_display_1/cnt[22] 0

pvf_reg_constant yibiao_1/wait_cnt[26] 0

pvf_reg_constant meter_0/time_cal[26] 0

pvf_reg_constant meter_0/u_div64/Temp_S[26] 0

pvf_reg_constant u1_num2str/gen_num[0].data_out[4] 1

pvf_reg_constant u1_num2str/gen_num[0].data_out[5] 1

pvf_reg_constant u7_num2str/gen_num[0].data_out[4] 1

pvf_reg_constant u7_num2str/gen_num[0].data_out[5] 1

pvf_reg_constant u10_num2str/gen_num[0].data_out[4] 1

pvf_reg_constant u10_num2str/gen_num[0].data_out[5] 1

pvf_reg_constant hdmi_color/ms72xx_ctl/iic_dri_rx/trans_byte_max[3] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte_max[3] 0

pvf_reg_constant u2_num2str/data_out[4] 1

pvf_reg_constant u2_num2str/data_out[5] 1

pvf_reg_constant u2_num2str/data_out[12] 1

pvf_reg_constant u2_num2str/data_out[13] 1

pvf_reg_constant u3_num2str/data_out[4] 1

pvf_reg_constant u3_num2str/data_out[5] 1

pvf_reg_constant u3_num2str/data_out[12] 1

pvf_reg_constant u3_num2str/data_out[13] 1

pvf_reg_constant u3_num2str/data_out[20] 1

pvf_reg_constant u3_num2str/data_out[21] 1

pvf_reg_constant u3_num2str/data_out[28] 1

pvf_reg_constant u3_num2str/data_out[29] 1

pvf_reg_constant u3_num2str/data_out[36] 1

pvf_reg_constant u3_num2str/data_out[37] 1

pvf_reg_constant u3_num2str/data_out[44] 1

pvf_reg_constant u3_num2str/data_out[45] 1

pvf_reg_constant u3_num2str/data_out[52] 1

pvf_reg_constant u3_num2str/data_out[53] 1

pvf_reg_constant u3_num2str/data_out[60] 1

pvf_reg_constant u3_num2str/data_out[61] 1

pvf_reg_constant u4_num2str/data_out[4] 1

pvf_reg_constant u4_num2str/data_out[5] 1

pvf_reg_constant u4_num2str/data_out[12] 1

pvf_reg_constant u4_num2str/data_out[13] 1

pvf_reg_constant u5_num2str/gen_num[0].data_out[4] 1

pvf_reg_constant u5_num2str/gen_num[0].data_out[5] 1

pvf_reg_constant u6_num2str/data_out[4] 1

pvf_reg_constant u6_num2str/data_out[5] 1

pvf_reg_constant u6_num2str/data_out[12] 1

pvf_reg_constant u6_num2str/data_out[13] 1

pvf_reg_constant u6_num2str/data_out[20] 1

pvf_reg_constant u6_num2str/data_out[21] 1

pvf_reg_constant u8_num2str/data_out[4] 1

pvf_reg_constant u8_num2str/data_out[5] 1

pvf_reg_constant u8_num2str/data_out[12] 1

pvf_reg_constant u8_num2str/data_out[13] 1

pvf_reg_constant u9_num2str/data_out[4] 1

pvf_reg_constant u9_num2str/data_out[5] 1

pvf_reg_constant u9_num2str/data_out[12] 1

pvf_reg_constant u9_num2str/data_out[13] 1

pvf_reg_constant u9_num2str/data_out[20] 1

pvf_reg_constant u9_num2str/data_out[21] 1

pvf_reg_constant u9_num2str/data_out[28] 1

pvf_reg_constant u9_num2str/data_out[29] 1

pvf_reg_constant u9_num2str/data_out[36] 1

pvf_reg_constant u9_num2str/data_out[37] 1

pvf_reg_constant u9_num2str/data_out[44] 1

pvf_reg_constant u9_num2str/data_out[45] 1

pvf_reg_constant u9_num2str/data_out[52] 1

pvf_reg_constant u9_num2str/data_out[53] 1

pvf_reg_constant u9_num2str/data_out[60] 1

pvf_reg_constant u9_num2str/data_out[61] 1

pvf_reg_constant u15_num2str/reg_data[28] 0

pvf_reg_constant u11_num2str/data_out[4] 1

pvf_reg_constant u11_num2str/data_out[5] 1

pvf_reg_constant u11_num2str/data_out[12] 1

pvf_reg_constant u11_num2str/data_out[13] 1

pvf_reg_constant u12_num2str/data_out[4] 1

pvf_reg_constant u12_num2str/data_out[5] 1

pvf_reg_constant u12_num2str/data_out[12] 1

pvf_reg_constant u12_num2str/data_out[13] 1

pvf_reg_constant u12_num2str/data_out[20] 1

pvf_reg_constant u12_num2str/data_out[21] 1

pvf_reg_constant u12_num2str/data_out[28] 1

pvf_reg_constant u12_num2str/data_out[29] 1

pvf_reg_constant u12_num2str/data_out[36] 1

pvf_reg_constant u12_num2str/data_out[37] 1

pvf_reg_constant u12_num2str/data_out[44] 1

pvf_reg_constant u12_num2str/data_out[45] 1

pvf_reg_constant u12_num2str/data_out[52] 1

pvf_reg_constant u12_num2str/data_out[53] 1

pvf_reg_constant u12_num2str/data_out[60] 1

pvf_reg_constant u12_num2str/data_out[61] 1

pvf_reg_constant u13_num2str/data_out[4] 1

pvf_reg_constant u13_num2str/data_out[5] 1

pvf_reg_constant u13_num2str/data_out[12] 1

pvf_reg_constant u13_num2str/data_out[13] 1

pvf_reg_constant u14_num2str/gen_num[0].data_out[4] 1

pvf_reg_constant u14_num2str/gen_num[0].data_out[5] 1

pvf_reg_constant u15_num2str/data_out[4] 1

pvf_reg_constant u15_num2str/data_out[5] 1

pvf_reg_constant u15_num2str/data_out[12] 1

pvf_reg_constant u15_num2str/data_out[13] 1

pvf_reg_constant u15_num2str/data_out[20] 1

pvf_reg_constant u15_num2str/data_out[21] 1

pvf_reg_constant u15_num2str/reg_data[26] 0

pvf_reg_constant u15_num2str/reg_data[27] 0

pvf_reg_constant u15_num2str/reg_data[24] 0

pvf_reg_constant u15_num2str/reg_data[25] 0

pvf_reg_constant u15_num2str/reg_data[23] 0

pvf_reg_merging  -survived u1_num2str/gen_num[0].data_out[3] -deleted u1_num2str/gen_num[0].data_out[6]

pvf_reg_merging  -survived u1_num2str/gen_num[0].data_out[3] -deleted u1_num2str/gen_num[0].data_out[7]

pvf_reg_merging  -survived u2_num2str/data_out[4] -deleted u2_num2str/data_out[6]

pvf_reg_merging  -survived u2_num2str/data_out[4] -deleted u2_num2str/data_out[7]

pvf_reg_merging  -survived u2_num2str/data_out[12] -deleted u2_num2str/data_out[14]

pvf_reg_merging  -survived u2_num2str/data_out[12] -deleted u2_num2str/data_out[15]

pvf_reg_merging  -survived u3_num2str/data_out[4] -deleted u3_num2str/data_out[6]

pvf_reg_merging  -survived u3_num2str/data_out[4] -deleted u3_num2str/data_out[7]

pvf_reg_merging  -survived u3_num2str/data_out[12] -deleted u3_num2str/data_out[14]

pvf_reg_merging  -survived u3_num2str/data_out[12] -deleted u3_num2str/data_out[15]

pvf_reg_merging  -survived u3_num2str/data_out[20] -deleted u3_num2str/data_out[22]

pvf_reg_merging  -survived u3_num2str/data_out[20] -deleted u3_num2str/data_out[23]

pvf_reg_merging  -survived u3_num2str/data_out[28] -deleted u3_num2str/data_out[30]

pvf_reg_merging  -survived u3_num2str/data_out[28] -deleted u3_num2str/data_out[31]

pvf_reg_merging  -survived u3_num2str/data_out[36] -deleted u3_num2str/data_out[38]

pvf_reg_merging  -survived u3_num2str/data_out[36] -deleted u3_num2str/data_out[39]

pvf_reg_merging  -survived u3_num2str/data_out[44] -deleted u3_num2str/data_out[46]

pvf_reg_merging  -survived u3_num2str/data_out[44] -deleted u3_num2str/data_out[47]

pvf_reg_merging  -survived u3_num2str/data_out[52] -deleted u3_num2str/data_out[54]

pvf_reg_merging  -survived u3_num2str/data_out[52] -deleted u3_num2str/data_out[55]

pvf_reg_merging  -survived u3_num2str/data_out[60] -deleted u3_num2str/data_out[62]

pvf_reg_merging  -survived u3_num2str/data_out[60] -deleted u3_num2str/data_out[63]

pvf_reg_merging  -survived u4_num2str/data_out[4] -deleted u4_num2str/data_out[6]

pvf_reg_merging  -survived u4_num2str/data_out[4] -deleted u4_num2str/data_out[7]

pvf_reg_merging  -survived u4_num2str/data_out[12] -deleted u4_num2str/data_out[14]

pvf_reg_merging  -survived u4_num2str/data_out[12] -deleted u4_num2str/data_out[15]

pvf_reg_merging  -survived u5_num2str/gen_num[0].data_out[4] -deleted u5_num2str/gen_num[0].data_out[6]

pvf_reg_merging  -survived u5_num2str/gen_num[0].data_out[4] -deleted u5_num2str/gen_num[0].data_out[7]

pvf_reg_merging  -survived u6_num2str/data_out[4] -deleted u6_num2str/data_out[6]

pvf_reg_merging  -survived u6_num2str/data_out[4] -deleted u6_num2str/data_out[7]

pvf_reg_merging  -survived u6_num2str/data_out[12] -deleted u6_num2str/data_out[14]

pvf_reg_merging  -survived u6_num2str/data_out[12] -deleted u6_num2str/data_out[15]

pvf_reg_merging  -survived u6_num2str/data_out[20] -deleted u6_num2str/data_out[22]

pvf_reg_merging  -survived u6_num2str/data_out[20] -deleted u6_num2str/data_out[23]

pvf_reg_merging  -survived u7_num2str/gen_num[0].data_out[3] -deleted u7_num2str/gen_num[0].data_out[6]

pvf_reg_merging  -survived u7_num2str/gen_num[0].data_out[3] -deleted u7_num2str/gen_num[0].data_out[7]

pvf_reg_merging  -survived u8_num2str/data_out[4] -deleted u8_num2str/data_out[6]

pvf_reg_merging  -survived u8_num2str/data_out[4] -deleted u8_num2str/data_out[7]

pvf_reg_merging  -survived u8_num2str/data_out[12] -deleted u8_num2str/data_out[14]

pvf_reg_merging  -survived u8_num2str/data_out[12] -deleted u8_num2str/data_out[15]

pvf_reg_merging  -survived u9_num2str/data_out[4] -deleted u9_num2str/data_out[6]

pvf_reg_merging  -survived u9_num2str/data_out[4] -deleted u9_num2str/data_out[7]

pvf_reg_merging  -survived u9_num2str/data_out[12] -deleted u9_num2str/data_out[14]

pvf_reg_merging  -survived u9_num2str/data_out[12] -deleted u9_num2str/data_out[15]

pvf_reg_merging  -survived u9_num2str/data_out[20] -deleted u9_num2str/data_out[22]

pvf_reg_merging  -survived u9_num2str/data_out[20] -deleted u9_num2str/data_out[23]

pvf_reg_merging  -survived u9_num2str/data_out[28] -deleted u9_num2str/data_out[30]

pvf_reg_merging  -survived u9_num2str/data_out[28] -deleted u9_num2str/data_out[31]

pvf_reg_merging  -survived u9_num2str/data_out[36] -deleted u9_num2str/data_out[38]

pvf_reg_merging  -survived u9_num2str/data_out[36] -deleted u9_num2str/data_out[39]

pvf_reg_merging  -survived u9_num2str/data_out[44] -deleted u9_num2str/data_out[46]

pvf_reg_merging  -survived u9_num2str/data_out[44] -deleted u9_num2str/data_out[47]

pvf_reg_merging  -survived u9_num2str/data_out[52] -deleted u9_num2str/data_out[54]

pvf_reg_merging  -survived u9_num2str/data_out[52] -deleted u9_num2str/data_out[55]

pvf_reg_merging  -survived u9_num2str/data_out[60] -deleted u9_num2str/data_out[62]

pvf_reg_merging  -survived u9_num2str/data_out[60] -deleted u9_num2str/data_out[63]

pvf_reg_merging  -survived u10_num2str/gen_num[0].data_out[3] -deleted u10_num2str/gen_num[0].data_out[6]

pvf_reg_merging  -survived u10_num2str/gen_num[0].data_out[3] -deleted u10_num2str/gen_num[0].data_out[7]

pvf_reg_merging  -survived u11_num2str/data_out[4] -deleted u11_num2str/data_out[6]

pvf_reg_merging  -survived u11_num2str/data_out[4] -deleted u11_num2str/data_out[7]

pvf_reg_merging  -survived u11_num2str/data_out[12] -deleted u11_num2str/data_out[14]

pvf_reg_merging  -survived u11_num2str/data_out[12] -deleted u11_num2str/data_out[15]

pvf_reg_merging  -survived u12_num2str/data_out[4] -deleted u12_num2str/data_out[6]

pvf_reg_merging  -survived u12_num2str/data_out[4] -deleted u12_num2str/data_out[7]

pvf_reg_merging  -survived u12_num2str/data_out[12] -deleted u12_num2str/data_out[14]

pvf_reg_merging  -survived u12_num2str/data_out[12] -deleted u12_num2str/data_out[15]

pvf_reg_merging  -survived u12_num2str/data_out[20] -deleted u12_num2str/data_out[22]

pvf_reg_merging  -survived u12_num2str/data_out[20] -deleted u12_num2str/data_out[23]

pvf_reg_merging  -survived u12_num2str/data_out[28] -deleted u12_num2str/data_out[30]

pvf_reg_merging  -survived u12_num2str/data_out[28] -deleted u12_num2str/data_out[31]

pvf_reg_merging  -survived u12_num2str/data_out[36] -deleted u12_num2str/data_out[38]

pvf_reg_merging  -survived u12_num2str/data_out[36] -deleted u12_num2str/data_out[39]

pvf_reg_merging  -survived u12_num2str/data_out[44] -deleted u12_num2str/data_out[46]

pvf_reg_merging  -survived u12_num2str/data_out[44] -deleted u12_num2str/data_out[47]

pvf_reg_merging  -survived u12_num2str/data_out[52] -deleted u12_num2str/data_out[54]

pvf_reg_merging  -survived u12_num2str/data_out[52] -deleted u12_num2str/data_out[55]

pvf_reg_merging  -survived u12_num2str/data_out[60] -deleted u12_num2str/data_out[62]

pvf_reg_merging  -survived u12_num2str/data_out[60] -deleted u12_num2str/data_out[63]

pvf_reg_merging  -survived u13_num2str/data_out[4] -deleted u13_num2str/data_out[6]

pvf_reg_merging  -survived u13_num2str/data_out[4] -deleted u13_num2str/data_out[7]

pvf_reg_merging  -survived u13_num2str/data_out[12] -deleted u13_num2str/data_out[14]

pvf_reg_merging  -survived u13_num2str/data_out[12] -deleted u13_num2str/data_out[15]

pvf_reg_merging  -survived u14_num2str/gen_num[0].data_out[4] -deleted u14_num2str/gen_num[0].data_out[6]

pvf_reg_merging  -survived u14_num2str/gen_num[0].data_out[4] -deleted u14_num2str/gen_num[0].data_out[7]

pvf_reg_merging  -survived u15_num2str/data_out[4] -deleted u15_num2str/data_out[6]

pvf_reg_merging  -survived u15_num2str/data_out[4] -deleted u15_num2str/data_out[7]

pvf_reg_merging  -survived u15_num2str/data_out[12] -deleted u15_num2str/data_out[14]

pvf_reg_merging  -survived u15_num2str/data_out[12] -deleted u15_num2str/data_out[15]

pvf_reg_merging  -survived u15_num2str/data_out[20] -deleted u15_num2str/data_out[22]

pvf_reg_merging  -survived u15_num2str/data_out[20] -deleted u15_num2str/data_out[23]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[1]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[2]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[3]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[4]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[5]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[6]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[7]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[8]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[9]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[10]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[11]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[12]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[13]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[1]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[2]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[3]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[4]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[5]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[6]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[7]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[8]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[9]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[10]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[11]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[12]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[13]

pvf_reg_constant hdmi_color/ms72xx_ctl/iic_dri_rx/trans_byte_max[1] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte_max[1] 0

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_stage_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u10_num2str/cnt[2:0] -deleted u14_num2str/cnt[2:0]

pvf_reg_merging  -survived u1_num2str/cnt[2:0] -deleted u5_num2str/cnt[2:0]

pvf_reg_merging  -survived u1_num2str/cnt[2:0] -deleted u7_num2str/cnt[2:0]

pvf_reg_merging  -survived u6_num2str/cnt[2:0] -deleted u12_num2str/cnt[2:0]

pvf_reg_merging  -survived u6_num2str/cnt[2:0] -deleted u13_num2str/cnt[2:0]

pvf_reg_merging  -survived u6_num2str/cnt[2:0] -deleted u15_num2str/cnt[2:0]

pvf_reg_merging  -survived u2_num2str/cnt[2:0] -deleted u3_num2str/cnt[2:0]

pvf_reg_merging  -survived u2_num2str/cnt[2:0] -deleted u4_num2str/cnt[2:0]

pvf_reg_merging  -survived u2_num2str/cnt[2:0] -deleted u8_num2str/cnt[2:0]

pvf_reg_merging  -survived u2_num2str/cnt[2:0] -deleted u9_num2str/cnt[2:0]

pvf_reg_merging  -survived u2_num2str/cnt[2:0] -deleted u11_num2str/cnt[2:0]

pvf_reg_merging  -survived yibiao_1/time_cnt[23:0] -deleted yibiao_1/time_cnt_diff[23:0]

pvf_reg_constant char_display_3/osd_ram_addr[12] 0

pvf_reg_constant char_display_4/osd_ram_addr[12] 0

pvf_reg_constant voltage_threshold/line[0] 0

pvf_reg_constant voltage_threshold/line[1] 0

pvf_reg_constant voltage_threshold/line[2] 0

pvf_reg_constant voltage_threshold/line[3] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/iic_dri_rx/receiv_data[0] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/iic_dri_rx/receiv_data[1] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/iic_dri_rx/receiv_data[2] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/iic_dri_rx/receiv_data[3] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/iic_dri_rx/receiv_data[4] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/iic_dri_rx/receiv_data[5] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/iic_dri_rx/receiv_data[6] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/iic_dri_rx/receiv_data[7] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/iic_dri_rx/data_out[0] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/iic_dri_rx/data_out[1] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/iic_dri_rx/data_out[2] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/iic_dri_rx/data_out[3] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/iic_dri_rx/data_out[4] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/iic_dri_rx/data_out[5] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/iic_dri_rx/data_out[6] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/iic_dri_rx/data_out[7] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[0] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[1] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[2] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[3] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[4] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[5] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[6] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[7] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[8] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[9] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[10] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[11] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[12] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[13] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[14] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[15] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[16] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[17] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[18] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[19] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[20] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[21] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[22] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[23] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[24] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[25] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[26] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[27] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[28] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[29] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[30] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec[31] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[0] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[1] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[2] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[3] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[4] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[5] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[6] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[7] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[8] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[9] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[10] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[11] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[12] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[13] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[14] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[15] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[16] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[17] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[18] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[19] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[20] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[21] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[22] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[23] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[24] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[25] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[26] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[27] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[28] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[29] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[30] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_1d[31] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[0] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[1] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[2] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[3] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[4] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[5] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[6] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[7] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[8] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[9] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[10] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[11] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[12] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[13] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[14] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[15] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[16] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[17] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[18] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[19] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[20] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[21] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[22] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[23] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[24] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[25] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[26] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[27] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[28] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[29] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[30] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_rec_2d[31] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/freq_ensure 0

pvf_reg_constant char_display_0/osd_ram_addr[12] 0

pvf_reg_constant char_display_2/osd_ram_addr[12] 0

pvf_reg_constant char_display_3/osd_ram_addr[11] 0

pvf_reg_constant char_display_4/osd_ram_addr[11] 0

pvf_reg_merging  -survived wavetype[36] -deleted wavetype[52]

pvf_reg_merging  -survived wavetype[25] -deleted wavetype[35]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[15] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[14]

pvf_reg_merging  -survived wavetype[29] -deleted wavetype[37]

pvf_reg_merging  -survived wavetype[29] -deleted wavetype[49]

pvf_reg_merging  -survived wavetype[13] -deleted wavetype[21]

pvf_reg_merging  -survived wavetype[13] -deleted wavetype[56]

pvf_reg_merging  -survived wavetype[13] -deleted wavetype[65]

pvf_reg_merging  -survived wavetype[26] -deleted wavetype[48]

pvf_reg_merging  -survived wavetype[26] -deleted wavetype[60]

pvf_reg_merging  -survived wavetype[42] -deleted wavetype[59]

pvf_reg_merging  -survived wavetype[50] -deleted wavetype[64]

pvf_reg_merging  -survived u3_num2str/data_out[60] -deleted u9_num2str/data_out[60]

pvf_reg_merging  -survived u2_num2str/data_out[4] -deleted u3_num2str/data_out[4]

pvf_reg_merging  -survived u2_num2str/data_out[4] -deleted u4_num2str/data_out[4]

pvf_reg_merging  -survived u2_num2str/data_out[4] -deleted u8_num2str/data_out[4]

pvf_reg_merging  -survived u2_num2str/data_out[4] -deleted u9_num2str/data_out[4]

pvf_reg_merging  -survived u2_num2str/data_out[4] -deleted u11_num2str/data_out[4]

pvf_reg_merging  -survived u2_num2str/data_out[12] -deleted u3_num2str/data_out[12]

pvf_reg_merging  -survived u2_num2str/data_out[12] -deleted u4_num2str/data_out[12]

pvf_reg_merging  -survived u2_num2str/data_out[12] -deleted u8_num2str/data_out[12]

pvf_reg_merging  -survived u2_num2str/data_out[12] -deleted u9_num2str/data_out[12]

pvf_reg_merging  -survived u2_num2str/data_out[12] -deleted u11_num2str/data_out[12]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/im_addr[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0][0]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/im_addr[0] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/re_addr[0]

pvf_reg_merging  -survived u10_num2str/gen_num[0].data_out[3] -deleted u14_num2str/gen_num[0].data_out[4]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2[1] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_diff_c3[0]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2[2] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_diff_c3[1]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2[3] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_diff_c3[2]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2[4] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_diff_c3[3]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2[5] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_diff_c3[4]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2[6] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_diff_c3[5]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2[7] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_diff_c3[6]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2[8] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_diff_c3[7]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2[9] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_diff_c3[8]

pvf_reg_merging  -survived u6_num2str/data_out[4] -deleted u12_num2str/data_out[4]

pvf_reg_merging  -survived u6_num2str/data_out[4] -deleted u13_num2str/data_out[4]

pvf_reg_merging  -survived u6_num2str/data_out[4] -deleted u15_num2str/data_out[4]

pvf_reg_merging  -survived u6_num2str/data_out[12] -deleted u12_num2str/data_out[12]

pvf_reg_merging  -survived u6_num2str/data_out[12] -deleted u13_num2str/data_out[12]

pvf_reg_merging  -survived u6_num2str/data_out[12] -deleted u15_num2str/data_out[12]

pvf_reg_merging  -survived u6_num2str/data_out[20] -deleted u12_num2str/data_out[20]

pvf_reg_merging  -survived u6_num2str/data_out[20] -deleted u15_num2str/data_out[20]

pvf_reg_merging  -survived wavetype[2] -deleted wavetype[6]

pvf_reg_merging  -survived wavetype[2] -deleted wavetype[17]

pvf_reg_merging  -survived wavetype[2] -deleted wavetype[27]

pvf_reg_merging  -survived wavetype[2] -deleted wavetype[58]

pvf_reg_merging  -survived u1_num2str/gen_num[0].data_out[3] -deleted u5_num2str/gen_num[0].data_out[4]

pvf_reg_merging  -survived u1_num2str/gen_num[0].data_out[3] -deleted u7_num2str/gen_num[0].data_out[3]

pvf_reg_merging  -survived grid_display_1/v_data[0] -deleted grid_display_1/v_data[2]

pvf_reg_merging  -survived grid_display_1/v_data[0] -deleted grid_display_1/v_data[4]

pvf_reg_merging  -survived grid_display_1/v_data[0] -deleted grid_display_1/v_data[6]

pvf_reg_merging  -survived grid_display_1/v_data[0] -deleted grid_display_1/v_data[8]

pvf_reg_merging  -survived grid_display_1/v_data[0] -deleted grid_display_1/v_data[12]

pvf_reg_merging  -survived grid_display_1/v_data[0] -deleted grid_display_1/v_data[16]

pvf_reg_merging  -survived grid_display_1/v_data[0] -deleted grid_display_1/v_data[20]

pvf_reg_merging  -survived grid_display_1/v_data[10] -deleted grid_display_1/v_data[14]

pvf_reg_merging  -survived grid_display_1/v_data[10] -deleted grid_display_1/v_data[18]

pvf_reg_merging  -survived grid_display_1/v_data[10] -deleted grid_display_1/v_data[22]

pvf_reg_merging  -survived u3_num2str/data_out[20] -deleted u9_num2str/data_out[20]

pvf_reg_merging  -survived u3_num2str/data_out[28] -deleted u9_num2str/data_out[28]

pvf_reg_merging  -survived u3_num2str/data_out[36] -deleted u9_num2str/data_out[36]

pvf_reg_merging  -survived u3_num2str/data_out[44] -deleted u9_num2str/data_out[44]

pvf_reg_merging  -survived u3_num2str/data_out[52] -deleted u9_num2str/data_out[52]

pvf_reg_merging  -survived wavetype[24] -deleted wavetype[30]

pvf_reg_merging  -survived wavetype[24] -deleted wavetype[33]

pvf_reg_merging  -survived wavetype[24] -deleted wavetype[38]

pvf_reg_merging  -survived wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[15] -deleted wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[14]

pvf_reg_merging  -survived grid_display_1/v_data[15] -deleted grid_display_1/v_data[23]

pvf_reg_merging  -survived grid_display_1/v_data[13] -deleted grid_display_1/v_data[21]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7200_ctl/state_reg[0] -deleted hdmi_color/ms72xx_ctl/ms7210_ctl/state_reg[0]

pvf_reg_merging  -survived wavetype[8] -deleted wavetype[10]

pvf_reg_merging  -survived wavetype[8] -deleted wavetype[14]

pvf_reg_merging  -survived wavetype[8] -deleted wavetype[18]

pvf_reg_merging  -survived wavetype[8] -deleted wavetype[19]

pvf_reg_merging  -survived wavetype[8] -deleted wavetype[22]

pvf_reg_merging  -survived wavetype[8] -deleted wavetype[34]

pvf_reg_merging  -survived wavetype[8] -deleted wavetype[57]

pvf_reg_merging  -survived wavetype[8] -deleted wavetype[66]

pvf_reg_merging  -survived wav_display_1/timing_gen_xy_m0/i_data_d0[10] -deleted wav_display_1/timing_gen_xy_m0/i_data_d0[14]

pvf_reg_merging  -survived wav_display_1/timing_gen_xy_m0/i_data_d0[10] -deleted wav_display_1/timing_gen_xy_m0/i_data_d0[18]

pvf_reg_merging  -survived wav_display_1/timing_gen_xy_m0/i_data_d0[10] -deleted wav_display_1/timing_gen_xy_m0/i_data_d0[22]

pvf_reg_merging  -survived wav_display_1/timing_gen_xy_m0/i_data_d0[13] -deleted wav_display_1/timing_gen_xy_m0/i_data_d0[21]

pvf_reg_merging  -survived wav_display_1/timing_gen_xy_m0/i_data_d0[15] -deleted wav_display_1/timing_gen_xy_m0/i_data_d0[23]

pvf_reg_merging  -survived wav_display_1/timing_gen_xy_m0/i_data_d0[0] -deleted wav_display_1/timing_gen_xy_m0/i_data_d0[2]

pvf_reg_merging  -survived wav_display_1/timing_gen_xy_m0/i_data_d0[0] -deleted wav_display_1/timing_gen_xy_m0/i_data_d0[4]

pvf_reg_merging  -survived wav_display_1/timing_gen_xy_m0/i_data_d0[0] -deleted wav_display_1/timing_gen_xy_m0/i_data_d0[6]

pvf_reg_merging  -survived wav_display_1/timing_gen_xy_m0/i_data_d0[0] -deleted wav_display_1/timing_gen_xy_m0/i_data_d0[8]

pvf_reg_merging  -survived wav_display_1/timing_gen_xy_m0/i_data_d0[0] -deleted wav_display_1/timing_gen_xy_m0/i_data_d0[12]

pvf_reg_merging  -survived wav_display_1/timing_gen_xy_m0/i_data_d0[0] -deleted wav_display_1/timing_gen_xy_m0/i_data_d0[16]

pvf_reg_merging  -survived wav_display_1/timing_gen_xy_m0/i_data_d0[0] -deleted wav_display_1/timing_gen_xy_m0/i_data_d0[20]

pvf_reg_merging  -survived wav_display_1/timing_gen_xy_m0/i_data_d1[10] -deleted wav_display_1/timing_gen_xy_m0/i_data_d1[14]

pvf_reg_merging  -survived wav_display_1/timing_gen_xy_m0/i_data_d1[10] -deleted wav_display_1/timing_gen_xy_m0/i_data_d1[18]

pvf_reg_merging  -survived wav_display_1/timing_gen_xy_m0/i_data_d1[10] -deleted wav_display_1/timing_gen_xy_m0/i_data_d1[22]

pvf_reg_merging  -survived wav_display_1/timing_gen_xy_m0/i_data_d1[13] -deleted wav_display_1/timing_gen_xy_m0/i_data_d1[21]

pvf_reg_merging  -survived wav_display_1/timing_gen_xy_m0/i_data_d1[15] -deleted wav_display_1/timing_gen_xy_m0/i_data_d1[23]

pvf_reg_merging  -survived wav_display_1/timing_gen_xy_m0/i_data_d1[0] -deleted wav_display_1/timing_gen_xy_m0/i_data_d1[2]

pvf_reg_merging  -survived wav_display_1/timing_gen_xy_m0/i_data_d1[0] -deleted wav_display_1/timing_gen_xy_m0/i_data_d1[4]

pvf_reg_merging  -survived wav_display_1/timing_gen_xy_m0/i_data_d1[0] -deleted wav_display_1/timing_gen_xy_m0/i_data_d1[6]

pvf_reg_merging  -survived wav_display_1/timing_gen_xy_m0/i_data_d1[0] -deleted wav_display_1/timing_gen_xy_m0/i_data_d1[8]

pvf_reg_merging  -survived wav_display_1/timing_gen_xy_m0/i_data_d1[0] -deleted wav_display_1/timing_gen_xy_m0/i_data_d1[12]

pvf_reg_merging  -survived wav_display_1/timing_gen_xy_m0/i_data_d1[0] -deleted wav_display_1/timing_gen_xy_m0/i_data_d1[16]

pvf_reg_merging  -survived wav_display_1/timing_gen_xy_m0/i_data_d1[0] -deleted wav_display_1/timing_gen_xy_m0/i_data_d1[20]

pvf_reg_merging  -survived wav_display_1/v_data[0] -deleted wav_display_1/v_data[2]

pvf_reg_merging  -survived wav_display_1/v_data[0] -deleted wav_display_1/v_data[4]

pvf_reg_merging  -survived wav_display_1/v_data[0] -deleted wav_display_1/v_data[6]

pvf_reg_merging  -survived wav_display_1/v_data[0] -deleted wav_display_1/v_data[8]

pvf_reg_merging  -survived wav_display_1/v_data[0] -deleted wav_display_1/v_data[12]

pvf_reg_merging  -survived wav_display_1/v_data[16] -deleted wav_display_1/v_data[20]

pvf_reg_merging  -survived wav_display_1/v_data[10] -deleted wav_display_1/v_data[14]

pvf_reg_merging  -survived wav_display_1/v_data[18] -deleted wav_display_1/v_data[22]

pvf_reg_merging  -survived char_display_0/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_0/timing_gen_xy_m0/i_data_d0[2]

pvf_reg_merging  -survived char_display_0/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_0/timing_gen_xy_m0/i_data_d0[4]

pvf_reg_merging  -survived char_display_0/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_0/timing_gen_xy_m0/i_data_d0[6]

pvf_reg_merging  -survived char_display_0/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_0/timing_gen_xy_m0/i_data_d0[8]

pvf_reg_merging  -survived char_display_0/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_0/timing_gen_xy_m0/i_data_d0[12]

pvf_reg_merging  -survived char_display_0/timing_gen_xy_m0/i_data_d0[10] -deleted char_display_0/timing_gen_xy_m0/i_data_d0[14]

pvf_reg_merging  -survived char_display_0/timing_gen_xy_m0/i_data_d0[16] -deleted char_display_0/timing_gen_xy_m0/i_data_d0[20]

pvf_reg_merging  -survived char_display_0/timing_gen_xy_m0/i_data_d0[18] -deleted char_display_0/timing_gen_xy_m0/i_data_d0[22]

pvf_reg_merging  -survived char_display_0/timing_gen_xy_m0/i_data_d1[10] -deleted char_display_0/timing_gen_xy_m0/i_data_d1[14]

pvf_reg_merging  -survived char_display_0/timing_gen_xy_m0/i_data_d1[16] -deleted char_display_0/timing_gen_xy_m0/i_data_d1[20]

pvf_reg_merging  -survived char_display_0/timing_gen_xy_m0/i_data_d1[18] -deleted char_display_0/timing_gen_xy_m0/i_data_d1[22]

pvf_reg_merging  -survived char_display_0/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_0/timing_gen_xy_m0/i_data_d1[2]

pvf_reg_merging  -survived char_display_0/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_0/timing_gen_xy_m0/i_data_d1[4]

pvf_reg_merging  -survived char_display_0/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_0/timing_gen_xy_m0/i_data_d1[6]

pvf_reg_merging  -survived char_display_0/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_0/timing_gen_xy_m0/i_data_d1[8]

pvf_reg_merging  -survived char_display_0/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_0/timing_gen_xy_m0/i_data_d1[12]

pvf_reg_merging  -survived char_display_0/v_data[0] -deleted char_display_0/v_data[2]

pvf_reg_merging  -survived char_display_0/v_data[0] -deleted char_display_0/v_data[4]

pvf_reg_merging  -survived char_display_0/v_data[0] -deleted char_display_0/v_data[6]

pvf_reg_merging  -survived char_display_0/v_data[0] -deleted char_display_0/v_data[8]

pvf_reg_merging  -survived char_display_0/v_data[0] -deleted char_display_0/v_data[12]

pvf_reg_merging  -survived char_display_0/v_data[10] -deleted char_display_0/v_data[14]

pvf_reg_merging  -survived char_display_0/v_data[16] -deleted char_display_0/v_data[20]

pvf_reg_merging  -survived char_display_0/v_data[18] -deleted char_display_0/v_data[22]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_1/timing_gen_xy_m0/i_data_d0[2]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_1/timing_gen_xy_m0/i_data_d0[4]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_1/timing_gen_xy_m0/i_data_d0[6]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_1/timing_gen_xy_m0/i_data_d0[8]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_1/timing_gen_xy_m0/i_data_d0[12]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d0[10] -deleted char_display_1/timing_gen_xy_m0/i_data_d0[14]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d0[16] -deleted char_display_1/timing_gen_xy_m0/i_data_d0[20]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d0[18] -deleted char_display_1/timing_gen_xy_m0/i_data_d0[22]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d1[10] -deleted char_display_1/timing_gen_xy_m0/i_data_d1[14]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d1[16] -deleted char_display_1/timing_gen_xy_m0/i_data_d1[20]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d1[18] -deleted char_display_1/timing_gen_xy_m0/i_data_d1[22]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_1/timing_gen_xy_m0/i_data_d1[2]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_1/timing_gen_xy_m0/i_data_d1[4]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_1/timing_gen_xy_m0/i_data_d1[6]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_1/timing_gen_xy_m0/i_data_d1[8]

pvf_reg_merging  -survived char_display_1/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_1/timing_gen_xy_m0/i_data_d1[12]

pvf_reg_merging  -survived char_display_1/v_data[0] -deleted char_display_1/v_data[2]

pvf_reg_merging  -survived char_display_1/v_data[0] -deleted char_display_1/v_data[4]

pvf_reg_merging  -survived char_display_1/v_data[0] -deleted char_display_1/v_data[6]

pvf_reg_merging  -survived char_display_1/v_data[0] -deleted char_display_1/v_data[8]

pvf_reg_merging  -survived char_display_1/v_data[0] -deleted char_display_1/v_data[12]

pvf_reg_merging  -survived char_display_1/v_data[10] -deleted char_display_1/v_data[14]

pvf_reg_merging  -survived char_display_1/v_data[16] -deleted char_display_1/v_data[20]

pvf_reg_merging  -survived char_display_1/v_data[18] -deleted char_display_1/v_data[22]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_2/timing_gen_xy_m0/i_data_d0[2]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_2/timing_gen_xy_m0/i_data_d0[4]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_2/timing_gen_xy_m0/i_data_d0[6]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_2/timing_gen_xy_m0/i_data_d0[8]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_2/timing_gen_xy_m0/i_data_d0[12]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d0[10] -deleted char_display_2/timing_gen_xy_m0/i_data_d0[14]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d0[16] -deleted char_display_2/timing_gen_xy_m0/i_data_d0[20]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d0[18] -deleted char_display_2/timing_gen_xy_m0/i_data_d0[22]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d1[10] -deleted char_display_2/timing_gen_xy_m0/i_data_d1[14]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d1[16] -deleted char_display_2/timing_gen_xy_m0/i_data_d1[20]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d1[18] -deleted char_display_2/timing_gen_xy_m0/i_data_d1[22]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_2/timing_gen_xy_m0/i_data_d1[2]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_2/timing_gen_xy_m0/i_data_d1[4]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_2/timing_gen_xy_m0/i_data_d1[6]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_2/timing_gen_xy_m0/i_data_d1[8]

pvf_reg_merging  -survived char_display_2/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_2/timing_gen_xy_m0/i_data_d1[12]

pvf_reg_merging  -survived char_display_2/v_data[10] -deleted char_display_2/v_data[14]

pvf_reg_merging  -survived char_display_2/v_data[16] -deleted char_display_2/v_data[20]

pvf_reg_merging  -survived char_display_2/v_data[18] -deleted char_display_2/v_data[22]

pvf_reg_merging  -survived char_display_2/v_data[0] -deleted char_display_2/v_data[2]

pvf_reg_merging  -survived char_display_2/v_data[0] -deleted char_display_2/v_data[4]

pvf_reg_merging  -survived char_display_2/v_data[0] -deleted char_display_2/v_data[6]

pvf_reg_merging  -survived char_display_2/v_data[0] -deleted char_display_2/v_data[8]

pvf_reg_merging  -survived char_display_2/v_data[0] -deleted char_display_2/v_data[12]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_3/timing_gen_xy_m0/i_data_d0[2]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_3/timing_gen_xy_m0/i_data_d0[4]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_3/timing_gen_xy_m0/i_data_d0[6]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_3/timing_gen_xy_m0/i_data_d0[8]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_3/timing_gen_xy_m0/i_data_d0[12]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d0[10] -deleted char_display_3/timing_gen_xy_m0/i_data_d0[14]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d0[16] -deleted char_display_3/timing_gen_xy_m0/i_data_d0[20]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d0[18] -deleted char_display_3/timing_gen_xy_m0/i_data_d0[22]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_3/timing_gen_xy_m0/i_data_d1[2]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_3/timing_gen_xy_m0/i_data_d1[4]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_3/timing_gen_xy_m0/i_data_d1[6]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_3/timing_gen_xy_m0/i_data_d1[8]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_3/timing_gen_xy_m0/i_data_d1[12]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d1[10] -deleted char_display_3/timing_gen_xy_m0/i_data_d1[14]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d1[16] -deleted char_display_3/timing_gen_xy_m0/i_data_d1[20]

pvf_reg_merging  -survived char_display_3/timing_gen_xy_m0/i_data_d1[18] -deleted char_display_3/timing_gen_xy_m0/i_data_d1[22]

pvf_reg_merging  -survived char_display_3/v_data[10] -deleted char_display_3/v_data[14]

pvf_reg_merging  -survived char_display_3/v_data[16] -deleted char_display_3/v_data[20]

pvf_reg_merging  -survived char_display_3/v_data[18] -deleted char_display_3/v_data[22]

pvf_reg_merging  -survived char_display_3/v_data[0] -deleted char_display_3/v_data[2]

pvf_reg_merging  -survived char_display_3/v_data[0] -deleted char_display_3/v_data[4]

pvf_reg_merging  -survived char_display_3/v_data[0] -deleted char_display_3/v_data[6]

pvf_reg_merging  -survived char_display_3/v_data[0] -deleted char_display_3/v_data[8]

pvf_reg_merging  -survived char_display_3/v_data[0] -deleted char_display_3/v_data[12]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_4/timing_gen_xy_m0/i_data_d0[2]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_4/timing_gen_xy_m0/i_data_d0[4]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_4/timing_gen_xy_m0/i_data_d0[6]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_4/timing_gen_xy_m0/i_data_d0[8]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_4/timing_gen_xy_m0/i_data_d0[12]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d0[10] -deleted char_display_4/timing_gen_xy_m0/i_data_d0[14]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d0[16] -deleted char_display_4/timing_gen_xy_m0/i_data_d0[20]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d0[18] -deleted char_display_4/timing_gen_xy_m0/i_data_d0[22]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d1[10] -deleted char_display_4/timing_gen_xy_m0/i_data_d1[14]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d1[16] -deleted char_display_4/timing_gen_xy_m0/i_data_d1[20]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d1[18] -deleted char_display_4/timing_gen_xy_m0/i_data_d1[22]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_4/timing_gen_xy_m0/i_data_d1[2]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_4/timing_gen_xy_m0/i_data_d1[4]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_4/timing_gen_xy_m0/i_data_d1[6]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_4/timing_gen_xy_m0/i_data_d1[8]

pvf_reg_merging  -survived char_display_4/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_4/timing_gen_xy_m0/i_data_d1[12]

pvf_reg_merging  -survived char_display_4/v_data[0] -deleted char_display_4/v_data[2]

pvf_reg_merging  -survived char_display_4/v_data[0] -deleted char_display_4/v_data[4]

pvf_reg_merging  -survived char_display_4/v_data[0] -deleted char_display_4/v_data[6]

pvf_reg_merging  -survived char_display_4/v_data[0] -deleted char_display_4/v_data[8]

pvf_reg_merging  -survived char_display_4/v_data[0] -deleted char_display_4/v_data[12]

pvf_reg_merging  -survived char_display_4/v_data[10] -deleted char_display_4/v_data[14]

pvf_reg_merging  -survived char_display_4/v_data[16] -deleted char_display_4/v_data[20]

pvf_reg_merging  -survived char_display_4/v_data[18] -deleted char_display_4/v_data[22]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_5/timing_gen_xy_m0/i_data_d0[2]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_5/timing_gen_xy_m0/i_data_d0[4]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_5/timing_gen_xy_m0/i_data_d0[6]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_5/timing_gen_xy_m0/i_data_d0[8]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d0[0] -deleted char_display_5/timing_gen_xy_m0/i_data_d0[12]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d0[10] -deleted char_display_5/timing_gen_xy_m0/i_data_d0[14]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d0[16] -deleted char_display_5/timing_gen_xy_m0/i_data_d0[20]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d0[18] -deleted char_display_5/timing_gen_xy_m0/i_data_d0[22]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d1[10] -deleted char_display_5/timing_gen_xy_m0/i_data_d1[14]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d1[16] -deleted char_display_5/timing_gen_xy_m0/i_data_d1[20]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d1[18] -deleted char_display_5/timing_gen_xy_m0/i_data_d1[22]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_5/timing_gen_xy_m0/i_data_d1[2]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_5/timing_gen_xy_m0/i_data_d1[4]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_5/timing_gen_xy_m0/i_data_d1[6]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_5/timing_gen_xy_m0/i_data_d1[8]

pvf_reg_merging  -survived char_display_5/timing_gen_xy_m0/i_data_d1[0] -deleted char_display_5/timing_gen_xy_m0/i_data_d1[12]

pvf_reg_merging  -survived char_display_5/v_data[0] -deleted char_display_5/v_data[2]

pvf_reg_merging  -survived char_display_5/v_data[0] -deleted char_display_5/v_data[4]

pvf_reg_merging  -survived char_display_5/v_data[0] -deleted char_display_5/v_data[6]

pvf_reg_merging  -survived char_display_5/v_data[0] -deleted char_display_5/v_data[8]

pvf_reg_merging  -survived char_display_5/v_data[0] -deleted char_display_5/v_data[12]

pvf_reg_merging  -survived char_display_5/v_data[10] -deleted char_display_5/v_data[14]

pvf_reg_merging  -survived char_display_5/v_data[16] -deleted char_display_5/v_data[20]

pvf_reg_merging  -survived char_display_5/v_data[18] -deleted char_display_5/v_data[22]

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/state_reg[2] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/state_reg[4] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/addr[5] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/addr[9] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/addr[12] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/data_in[0] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/data_in[2] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/data_in[5] 0

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7200_ctl/addr[3] -deleted hdmi_color/ms72xx_ctl/ms7200_ctl/addr[7]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7200_ctl/addr[3] -deleted hdmi_color/ms72xx_ctl/ms7200_ctl/addr[13]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7200_ctl/data_in[1] -deleted hdmi_color/ms72xx_ctl/ms7200_ctl/data_in[4]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7200_ctl/data_in[1] -deleted hdmi_color/ms72xx_ctl/ms7200_ctl/data_in[6]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7200_ctl/addr[2] -deleted hdmi_color/ms72xx_ctl/ms7200_ctl/addr[4]

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/state_reg[3] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/ms7200_ctl/addr[3] 0

pvf_reg_constant hdmi_color/ms72xx_ctl/iic_dri_rx/send_data[5] 0

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7200_ctl/addr[0] -deleted hdmi_color/ms72xx_ctl/ms7200_ctl/addr[1]

pvf_reg_merging  -survived hdmi_color/ms72xx_ctl/ms7200_ctl/addr[0] -deleted hdmi_color/ms72xx_ctl/ms7200_ctl/data_in[1]

pvf_reg_merging  -survived hdmi_color/pattern_vg/b_out[0] -deleted hdmi_color/pattern_vg/de_out

pvf_reg_merging  -survived grid_display_1/timing_gen_xy_m0/de_d0 -deleted grid_display_1/timing_gen_xy_m0/i_data_d0[0]

pvf_reg_merging  -survived grid_display_1/timing_gen_xy_m0/de_d1 -deleted grid_display_1/timing_gen_xy_m0/i_data_d1[0]
