0.7
2020.2
Nov 18 2020
09:47:47
C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sim_1/new/Clock_Divider_T.v,1635247429,verilog,,,,ClockDivider_T,,,,,,,,
C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sim_1/new/FPGA_7sd_T.v,1635268598,verilog,,,,FPGA_7sd_T,,,,,,,,
C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sim_1/new/FPGA_T.v,1635354297,verilog,,,,FPGA_T,,,,,,,,
C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sim_1/new/MultiBankMemory_T.v,1635173625,verilog,,,,MultiBankMemory_T,,,,,,,,
C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sim_1/new/Parameterized_PingPongCounter_T.v,1635176370,verilog,,,,Parameterized_PingPongCounter_T,,,,,,,,
C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sim_1/new/PingPongCounter_T.v,1635144717,verilog,,,,PingPongCounter_T,,,,,,,,
C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sources_1/imports/Users/lawre/Downloads/Lab3_TeamX_Multi_Bank_Memory.v,1635227469,verilog,,C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sim_1/new/MultiBankMemory_T.v,,Multi_Bank_Memory;Single_Bank_Memory,,,,,,,,
C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sources_1/imports/Users/lawre/Downloads/Lab3_TeamX_Parameterized_Ping_Pong_Counter.v,1635312259,verilog,,C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sim_1/new/FPGA_T.v,,Parameterized_Ping_Pong_Counter,,,,,,,,
C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sources_1/imports/Users/lawre/Downloads/Lab3_TeamX_Ping_Pong_Counter.v,1635144875,verilog,,C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sim_1/new/PingPongCounter_T.v,,Ping_Pong_Counter,,,,,,,,
C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sources_1/imports/home/LogicDesign - Basic/Lab3/Lab3.srcs/sources_1/imports/Downloads/Lab3_Memory.v,1635172090,verilog,,C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sources_1/imports/Users/lawre/Downloads/Lab3_TeamX_Multi_Bank_Memory.v,,Memory,,,,,,,,
C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sources_1/new/Clock_Divider.v,1635408614,verilog,,C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sources_1/new/Debounce_OnePulse.v,,Clock_Divider,,,,,,,,
C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sources_1/new/Debounce_OnePulse.v,1635409047,verilog,,C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sources_1/new/FPGA.v,,Debounce_OnePulse;debounce;onepulse,,,,,,,,
C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sources_1/new/FPGA.v,1635408780,verilog,,C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sources_1/new/FPGA_7sd.v,,FPGA,,,,,,,,
C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sources_1/new/FPGA_7sd.v,1635311268,verilog,,C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sources_1/imports/Users/lawre/Downloads/Lab3_TeamX_Parameterized_Ping_Pong_Counter.v,,FPGA_7sd,,,,,,,,
