// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_916_7 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        denom_b_classes_0_load_1,
        denom_b_classes_1_load_1,
        denom_b_classes_2_load_1,
        denom_a_classes_0_load_1,
        denom_a_classes_1_load_1,
        denom_a_classes_2_load_1,
        mux_case_2701_phi_out,
        mux_case_2701_phi_out_ap_vld,
        mux_case_1700_phi_out,
        mux_case_1700_phi_out_ap_vld,
        mux_case_0699_phi_out,
        mux_case_0699_phi_out_ap_vld,
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2_i,
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2_o,
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2_o_ap_vld,
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1_i,
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1_o,
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1_o_ap_vld,
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_i,
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_o,
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_o_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 5'd1;
parameter    ap_ST_fsm_pp0_stage1 = 5'd2;
parameter    ap_ST_fsm_pp0_stage2 = 5'd4;
parameter    ap_ST_fsm_pp0_stage3 = 5'd8;
parameter    ap_ST_fsm_pp0_stage4 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] denom_b_classes_0_load_1;
input  [31:0] denom_b_classes_1_load_1;
input  [31:0] denom_b_classes_2_load_1;
input  [31:0] denom_a_classes_0_load_1;
input  [31:0] denom_a_classes_1_load_1;
input  [31:0] denom_a_classes_2_load_1;
output  [31:0] mux_case_2701_phi_out;
output   mux_case_2701_phi_out_ap_vld;
output  [31:0] mux_case_1700_phi_out;
output   mux_case_1700_phi_out_ap_vld;
output  [31:0] mux_case_0699_phi_out;
output   mux_case_0699_phi_out_ap_vld;
input  [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2_i;
output  [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2_o;
output   hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2_o_ap_vld;
input  [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1_i;
output  [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1_o;
output   hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1_o_ap_vld;
input  [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_i;
output  [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_o;
output   hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_o_ap_vld;

reg ap_idle;
reg mux_case_2701_phi_out_ap_vld;
reg mux_case_1700_phi_out_ap_vld;
reg mux_case_0699_phi_out_ap_vld;
reg[31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2_o;
reg hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2_o_ap_vld;
reg[31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1_o;
reg hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1_o_ap_vld;
reg[31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_o;
reg hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_o_ap_vld;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state10_pp0_stage4_iter1;
wire    ap_block_state15_pp0_stage4_iter2;
wire    ap_block_state20_pp0_stage4_iter3;
wire    ap_block_state25_pp0_stage4_iter4;
wire    ap_block_state30_pp0_stage4_iter5;
wire    ap_block_state35_pp0_stage4_iter6;
wire    ap_block_state40_pp0_stage4_iter7;
wire    ap_block_state45_pp0_stage4_iter8;
wire    ap_block_state50_pp0_stage4_iter9;
wire    ap_block_state55_pp0_stage4_iter10;
wire    ap_block_state60_pp0_stage4_iter11;
wire    ap_block_state65_pp0_stage4_iter12;
wire    ap_block_state70_pp0_stage4_iter13;
wire    ap_block_state75_pp0_stage4_iter14;
wire    ap_block_pp0_stage4_subdone;
reg   [0:0] icmp_ln916_reg_3105;
reg    ap_condition_exit_pp0_iter0_stage4;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_state11_pp0_stage0_iter2;
wire    ap_block_state16_pp0_stage0_iter3;
wire    ap_block_state21_pp0_stage0_iter4;
wire    ap_block_state26_pp0_stage0_iter5;
wire    ap_block_state31_pp0_stage0_iter6;
wire    ap_block_state36_pp0_stage0_iter7;
wire    ap_block_state41_pp0_stage0_iter8;
wire    ap_block_state46_pp0_stage0_iter9;
wire    ap_block_state51_pp0_stage0_iter10;
wire    ap_block_state56_pp0_stage0_iter11;
wire    ap_block_state61_pp0_stage0_iter12;
wire    ap_block_state66_pp0_stage0_iter13;
wire    ap_block_state71_pp0_stage0_iter14;
wire    ap_block_state76_pp0_stage0_iter15;
wire    ap_block_pp0_stage0_11001;
reg   [1:0] i_reg_3100;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state7_pp0_stage1_iter1;
wire    ap_block_state12_pp0_stage1_iter2;
wire    ap_block_state17_pp0_stage1_iter3;
wire    ap_block_state22_pp0_stage1_iter4;
wire    ap_block_state27_pp0_stage1_iter5;
wire    ap_block_state32_pp0_stage1_iter6;
wire    ap_block_state37_pp0_stage1_iter7;
wire    ap_block_state42_pp0_stage1_iter8;
wire    ap_block_state47_pp0_stage1_iter9;
wire    ap_block_state52_pp0_stage1_iter10;
wire    ap_block_state57_pp0_stage1_iter11;
wire    ap_block_state62_pp0_stage1_iter12;
wire    ap_block_state67_pp0_stage1_iter13;
wire    ap_block_state72_pp0_stage1_iter14;
wire    ap_block_pp0_stage1_11001;
reg   [1:0] i_reg_3100_pp0_iter1_reg;
reg   [1:0] i_reg_3100_pp0_iter2_reg;
reg   [1:0] i_reg_3100_pp0_iter3_reg;
reg   [1:0] i_reg_3100_pp0_iter4_reg;
reg   [1:0] i_reg_3100_pp0_iter5_reg;
reg   [1:0] i_reg_3100_pp0_iter6_reg;
reg   [1:0] i_reg_3100_pp0_iter7_reg;
reg   [1:0] i_reg_3100_pp0_iter8_reg;
reg   [1:0] i_reg_3100_pp0_iter9_reg;
reg   [1:0] i_reg_3100_pp0_iter10_reg;
reg   [1:0] i_reg_3100_pp0_iter11_reg;
reg   [1:0] i_reg_3100_pp0_iter12_reg;
reg   [1:0] i_reg_3100_pp0_iter13_reg;
reg   [1:0] i_reg_3100_pp0_iter14_reg;
wire   [0:0] icmp_ln916_fu_369_p2;
reg   [0:0] icmp_ln916_reg_3105_pp0_iter1_reg;
reg   [0:0] icmp_ln916_reg_3105_pp0_iter2_reg;
reg   [0:0] icmp_ln916_reg_3105_pp0_iter3_reg;
reg   [0:0] icmp_ln916_reg_3105_pp0_iter4_reg;
reg   [0:0] icmp_ln916_reg_3105_pp0_iter5_reg;
reg   [0:0] icmp_ln916_reg_3105_pp0_iter6_reg;
reg   [0:0] icmp_ln916_reg_3105_pp0_iter7_reg;
reg   [0:0] icmp_ln916_reg_3105_pp0_iter8_reg;
reg   [0:0] icmp_ln916_reg_3105_pp0_iter9_reg;
reg   [0:0] icmp_ln916_reg_3105_pp0_iter10_reg;
reg   [0:0] icmp_ln916_reg_3105_pp0_iter11_reg;
reg   [0:0] icmp_ln916_reg_3105_pp0_iter12_reg;
reg   [0:0] icmp_ln916_reg_3105_pp0_iter13_reg;
reg   [0:0] icmp_ln916_reg_3105_pp0_iter14_reg;
wire   [35:0] x_l_I_4_fu_516_p3;
reg   [35:0] x_l_I_4_reg_3109;
wire   [16:0] res_I_1_fu_524_p3;
reg   [16:0] res_I_1_reg_3115;
wire   [0:0] icmp_ln281_2_fu_564_p2;
reg   [0:0] icmp_ln281_2_reg_3121;
wire   [5:0] sub_ln286_1_fu_570_p2;
reg   [5:0] sub_ln286_1_reg_3127;
wire   [35:0] x_l_I_37_fu_711_p3;
reg   [35:0] x_l_I_37_reg_3132;
wire   [16:0] res_I_33_fu_719_p3;
reg   [16:0] res_I_33_reg_3138;
wire   [0:0] icmp_ln281_18_fu_759_p2;
reg   [0:0] icmp_ln281_18_reg_3144;
wire   [5:0] sub_ln286_16_fu_765_p2;
reg   [5:0] sub_ln286_16_reg_3150;
wire   [35:0] x_l_I_10_fu_955_p3;
reg   [35:0] x_l_I_10_reg_3155;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state8_pp0_stage2_iter1;
wire    ap_block_state13_pp0_stage2_iter2;
wire    ap_block_state18_pp0_stage2_iter3;
wire    ap_block_state23_pp0_stage2_iter4;
wire    ap_block_state28_pp0_stage2_iter5;
wire    ap_block_state33_pp0_stage2_iter6;
wire    ap_block_state38_pp0_stage2_iter7;
wire    ap_block_state43_pp0_stage2_iter8;
wire    ap_block_state48_pp0_stage2_iter9;
wire    ap_block_state53_pp0_stage2_iter10;
wire    ap_block_state58_pp0_stage2_iter11;
wire    ap_block_state63_pp0_stage2_iter12;
wire    ap_block_state68_pp0_stage2_iter13;
wire    ap_block_state73_pp0_stage2_iter14;
wire    ap_block_pp0_stage2_11001;
wire   [16:0] res_I_7_fu_963_p3;
reg   [16:0] res_I_7_reg_3161;
wire   [0:0] icmp_ln281_5_fu_1003_p2;
reg   [0:0] icmp_ln281_5_reg_3167;
wire   [8:0] sub_ln286_4_fu_1009_p2;
reg   [8:0] sub_ln286_4_reg_3173;
wire   [35:0] x_l_I_43_fu_1194_p3;
reg   [35:0] x_l_I_43_reg_3178;
wire   [16:0] res_I_39_fu_1202_p3;
reg   [16:0] res_I_39_reg_3184;
wire   [0:0] icmp_ln281_21_fu_1242_p2;
reg   [0:0] icmp_ln281_21_reg_3190;
wire   [8:0] sub_ln286_19_fu_1248_p2;
reg   [8:0] sub_ln286_19_reg_3196;
wire   [35:0] x_l_I_16_fu_1433_p3;
reg   [35:0] x_l_I_16_reg_3201;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state9_pp0_stage3_iter1;
wire    ap_block_state14_pp0_stage3_iter2;
wire    ap_block_state19_pp0_stage3_iter3;
wire    ap_block_state24_pp0_stage3_iter4;
wire    ap_block_state29_pp0_stage3_iter5;
wire    ap_block_state34_pp0_stage3_iter6;
wire    ap_block_state39_pp0_stage3_iter7;
wire    ap_block_state44_pp0_stage3_iter8;
wire    ap_block_state49_pp0_stage3_iter9;
wire    ap_block_state54_pp0_stage3_iter10;
wire    ap_block_state59_pp0_stage3_iter11;
wire    ap_block_state64_pp0_stage3_iter12;
wire    ap_block_state69_pp0_stage3_iter13;
wire    ap_block_state74_pp0_stage3_iter14;
wire    ap_block_pp0_stage3_11001;
wire   [16:0] res_I_13_fu_1441_p3;
reg   [16:0] res_I_13_reg_3207;
wire   [0:0] icmp_ln281_8_fu_1481_p2;
reg   [0:0] icmp_ln281_8_reg_3213;
wire   [11:0] sub_ln286_7_fu_1487_p2;
reg   [11:0] sub_ln286_7_reg_3219;
wire   [35:0] x_l_I_49_fu_1672_p3;
reg   [35:0] x_l_I_49_reg_3224;
wire   [16:0] res_I_45_fu_1680_p3;
reg   [16:0] res_I_45_reg_3230;
wire   [0:0] icmp_ln281_24_fu_1720_p2;
reg   [0:0] icmp_ln281_24_reg_3236;
wire   [11:0] sub_ln286_22_fu_1726_p2;
reg   [11:0] sub_ln286_22_reg_3242;
wire   [35:0] x_l_I_22_fu_1911_p3;
reg   [35:0] x_l_I_22_reg_3247;
wire    ap_block_pp0_stage4_11001;
wire   [16:0] res_I_19_fu_1919_p3;
reg   [16:0] res_I_19_reg_3253;
wire   [0:0] icmp_ln281_11_fu_1959_p2;
reg   [0:0] icmp_ln281_11_reg_3259;
wire   [14:0] sub_ln286_10_fu_1965_p2;
reg   [14:0] sub_ln286_10_reg_3265;
wire   [35:0] x_l_I_55_fu_2150_p3;
reg   [35:0] x_l_I_55_reg_3270;
wire   [16:0] res_I_51_fu_2158_p3;
reg   [16:0] res_I_51_reg_3276;
wire   [0:0] icmp_ln281_27_fu_2198_p2;
reg   [0:0] icmp_ln281_27_reg_3282;
wire   [14:0] sub_ln286_25_fu_2204_p2;
reg   [14:0] sub_ln286_25_reg_3288;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter2_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter3_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter4_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter5_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter6_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter7_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter8_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter9_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter10_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter11_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter12_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter13_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter14_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter2_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter3_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter4_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter5_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter6_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter7_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter8_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter9_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter10_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter11_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter12_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter13_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter14_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter2_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter3_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter4_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter5_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter6_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter7_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter8_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter9_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter10_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter11_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter12_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter13_reg;
reg   [31:0] hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter14_reg;
wire   [31:0] tmp_2_fu_2222_p5;
reg  signed [31:0] tmp_2_reg_3311;
wire   [35:0] x_l_I_28_fu_2412_p3;
reg   [35:0] x_l_I_28_reg_3316;
wire   [16:0] res_I_25_fu_2420_p3;
reg   [16:0] res_I_25_reg_3322;
reg   [15:0] tmp_39_reg_3328;
reg   [17:0] tmp_41_reg_3333;
wire   [35:0] x_l_I_61_fu_2627_p3;
reg   [35:0] x_l_I_61_reg_3339;
wire   [16:0] res_I_57_fu_2635_p3;
reg   [16:0] res_I_57_reg_3345;
reg   [15:0] tmp_82_reg_3351;
reg   [17:0] tmp_84_reg_3356;
wire   [46:0] mul_ln327_fu_356_p2;
reg   [46:0] mul_ln327_reg_3362;
wire   [16:0] res_I_29_fu_2780_p3;
reg   [16:0] res_I_29_reg_3367;
wire   [0:0] icmp_ln318_fu_2800_p2;
reg   [0:0] icmp_ln318_reg_3373;
wire   [16:0] res_I_61_fu_2919_p3;
reg   [16:0] res_I_61_reg_3378;
wire   [0:0] icmp_ln318_1_fu_2939_p2;
reg   [0:0] icmp_ln318_1_reg_3384;
wire   [33:0] mul_ln327_1_fu_2975_p2;
reg   [33:0] mul_ln327_1_reg_3389;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
reg   [31:0] ap_phi_mux_mux_case_2701_phi_fu_326_p6;
wire   [31:0] ap_phi_reg_pp0_iter15_mux_case_2701_reg_323;
wire   [31:0] trunc_ln327_fu_2993_p1;
reg   [31:0] ap_phi_mux_mux_case_1700_phi_fu_337_p6;
wire   [31:0] ap_phi_reg_pp0_iter15_mux_case_1700_reg_334;
reg   [31:0] ap_phi_mux_mux_case_0699_phi_fu_348_p6;
wire   [31:0] ap_phi_reg_pp0_iter15_mux_case_0699_reg_345;
wire    ap_block_pp0_stage0;
reg   [31:0] ap_sig_allocacmp_hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33;
reg   [31:0] ap_sig_allocacmp_hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34;
reg   [31:0] ap_sig_allocacmp_hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35;
reg   [31:0] mux_case_0699_phi_fu_250;
reg   [31:0] mux_case_1700_phi_fu_254;
reg   [31:0] mux_case_2701_phi_fu_258;
reg   [1:0] i_1_fu_262;
wire   [1:0] add_ln916_fu_375_p2;
wire    ap_loop_init;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage0_01001;
wire   [14:0] mul_ln327_fu_356_p1;
wire   [31:0] x_fu_381_p5;
wire   [1:0] tmp_s_fu_394_p4;
wire   [2:0] zext_ln281_fu_404_p1;
wire   [2:0] add_ln286_fu_414_p2;
wire   [35:0] zext_ln235_fu_390_p1;
wire  signed [3:0] sext_ln286_fu_420_p1;
wire   [0:0] icmp_ln281_fu_408_p2;
wire   [35:0] x_l_I_1_fu_424_p5;
wire   [1:0] select_ln239_fu_452_p3;
wire   [35:0] x_l_I_2_fu_436_p3;
wire   [2:0] tmp_fu_460_p3;
wire   [4:0] tmp_1_fu_468_p4;
wire   [4:0] zext_ln281_1_fu_478_p1;
wire   [4:0] sub_ln286_fu_488_p2;
wire   [16:0] select_ln272_fu_444_p3;
wire   [0:0] icmp_ln281_1_fu_482_p2;
wire   [35:0] x_l_I_3_fu_494_p5;
wire   [16:0] res_I_fu_506_p4;
wire   [3:0] tmp_3_fu_532_p4;
wire   [4:0] tmp_4_fu_542_p3;
wire   [5:0] tmp_5_fu_550_p4;
wire   [5:0] zext_ln281_2_fu_560_p1;
wire   [31:0] x_1_fu_576_p5;
wire   [1:0] tmp_43_fu_589_p4;
wire   [2:0] zext_ln281_16_fu_599_p1;
wire   [2:0] add_ln286_1_fu_609_p2;
wire   [35:0] zext_ln235_1_fu_585_p1;
wire  signed [3:0] sext_ln286_1_fu_615_p1;
wire   [0:0] icmp_ln281_16_fu_603_p2;
wire   [35:0] x_l_I_34_fu_619_p5;
wire   [1:0] select_ln239_1_fu_647_p3;
wire   [35:0] x_l_I_35_fu_631_p3;
wire   [2:0] tmp_44_fu_655_p3;
wire   [4:0] tmp_45_fu_663_p4;
wire   [4:0] zext_ln281_17_fu_673_p1;
wire   [4:0] sub_ln286_15_fu_683_p2;
wire   [16:0] select_ln272_1_fu_639_p3;
wire   [0:0] icmp_ln281_17_fu_677_p2;
wire   [35:0] x_l_I_36_fu_689_p5;
wire   [16:0] res_I_32_fu_701_p4;
wire   [3:0] tmp_46_fu_727_p4;
wire   [4:0] tmp_47_fu_737_p3;
wire   [5:0] tmp_48_fu_745_p4;
wire   [5:0] zext_ln281_18_fu_755_p1;
wire    ap_block_pp0_stage2;
wire   [35:0] x_l_I_5_fu_776_p5;
wire   [16:0] res_I_2_fu_786_p4;
wire   [16:0] res_I_3_fu_801_p3;
wire   [4:0] tmp_6_fu_807_p4;
wire   [35:0] x_l_I_6_fu_795_p3;
wire   [5:0] tmp_7_fu_817_p3;
wire   [6:0] tmp_8_fu_825_p4;
wire   [6:0] zext_ln281_3_fu_835_p1;
wire   [6:0] sub_ln286_2_fu_845_p2;
wire   [0:0] icmp_ln281_3_fu_839_p2;
wire   [35:0] x_l_I_7_fu_851_p5;
wire   [16:0] res_I_4_fu_863_p4;
wire   [16:0] res_I_5_fu_881_p3;
wire   [5:0] tmp_9_fu_889_p4;
wire   [35:0] x_l_I_8_fu_873_p3;
wire   [6:0] tmp_10_fu_899_p3;
wire   [7:0] tmp_11_fu_907_p4;
wire   [7:0] zext_ln281_4_fu_917_p1;
wire   [7:0] sub_ln286_3_fu_927_p2;
wire   [0:0] icmp_ln281_4_fu_921_p2;
wire   [35:0] x_l_I_9_fu_933_p5;
wire   [16:0] res_I_6_fu_945_p4;
wire   [6:0] tmp_12_fu_971_p4;
wire   [7:0] tmp_13_fu_981_p3;
wire   [8:0] tmp_14_fu_989_p4;
wire   [8:0] zext_ln281_5_fu_999_p1;
wire   [35:0] x_l_I_38_fu_1015_p5;
wire   [16:0] res_I_34_fu_1025_p4;
wire   [16:0] res_I_35_fu_1040_p3;
wire   [4:0] tmp_49_fu_1046_p4;
wire   [35:0] x_l_I_39_fu_1034_p3;
wire   [5:0] tmp_50_fu_1056_p3;
wire   [6:0] tmp_51_fu_1064_p4;
wire   [6:0] zext_ln281_19_fu_1074_p1;
wire   [6:0] sub_ln286_17_fu_1084_p2;
wire   [0:0] icmp_ln281_19_fu_1078_p2;
wire   [35:0] x_l_I_40_fu_1090_p5;
wire   [16:0] res_I_36_fu_1102_p4;
wire   [16:0] res_I_37_fu_1120_p3;
wire   [5:0] tmp_52_fu_1128_p4;
wire   [35:0] x_l_I_41_fu_1112_p3;
wire   [6:0] tmp_53_fu_1138_p3;
wire   [7:0] tmp_54_fu_1146_p4;
wire   [7:0] zext_ln281_20_fu_1156_p1;
wire   [7:0] sub_ln286_18_fu_1166_p2;
wire   [0:0] icmp_ln281_20_fu_1160_p2;
wire   [35:0] x_l_I_42_fu_1172_p5;
wire   [16:0] res_I_38_fu_1184_p4;
wire   [6:0] tmp_55_fu_1210_p4;
wire   [7:0] tmp_56_fu_1220_p3;
wire   [8:0] tmp_57_fu_1228_p4;
wire   [8:0] zext_ln281_21_fu_1238_p1;
wire    ap_block_pp0_stage3;
wire   [35:0] x_l_I_11_fu_1254_p5;
wire   [16:0] res_I_8_fu_1264_p4;
wire   [16:0] res_I_9_fu_1279_p3;
wire   [7:0] tmp_15_fu_1285_p4;
wire   [35:0] x_l_I_12_fu_1273_p3;
wire   [8:0] tmp_16_fu_1295_p3;
wire   [9:0] tmp_17_fu_1303_p4;
wire   [9:0] zext_ln281_6_fu_1313_p1;
wire   [9:0] sub_ln286_5_fu_1323_p2;
wire   [0:0] icmp_ln281_6_fu_1317_p2;
wire   [35:0] x_l_I_13_fu_1329_p5;
wire   [16:0] res_I_10_fu_1341_p4;
wire   [16:0] res_I_11_fu_1359_p3;
wire   [8:0] tmp_18_fu_1367_p4;
wire   [35:0] x_l_I_14_fu_1351_p3;
wire   [9:0] tmp_19_fu_1377_p3;
wire   [10:0] tmp_20_fu_1385_p4;
wire   [10:0] zext_ln281_7_fu_1395_p1;
wire   [10:0] sub_ln286_6_fu_1405_p2;
wire   [0:0] icmp_ln281_7_fu_1399_p2;
wire   [35:0] x_l_I_15_fu_1411_p5;
wire   [16:0] res_I_12_fu_1423_p4;
wire   [9:0] tmp_21_fu_1449_p4;
wire   [10:0] tmp_22_fu_1459_p3;
wire   [11:0] tmp_23_fu_1467_p4;
wire   [11:0] zext_ln281_8_fu_1477_p1;
wire   [35:0] x_l_I_44_fu_1493_p5;
wire   [16:0] res_I_40_fu_1503_p4;
wire   [16:0] res_I_41_fu_1518_p3;
wire   [7:0] tmp_58_fu_1524_p4;
wire   [35:0] x_l_I_45_fu_1512_p3;
wire   [8:0] tmp_59_fu_1534_p3;
wire   [9:0] tmp_60_fu_1542_p4;
wire   [9:0] zext_ln281_22_fu_1552_p1;
wire   [9:0] sub_ln286_20_fu_1562_p2;
wire   [0:0] icmp_ln281_22_fu_1556_p2;
wire   [35:0] x_l_I_46_fu_1568_p5;
wire   [16:0] res_I_42_fu_1580_p4;
wire   [16:0] res_I_43_fu_1598_p3;
wire   [8:0] tmp_61_fu_1606_p4;
wire   [35:0] x_l_I_47_fu_1590_p3;
wire   [9:0] tmp_62_fu_1616_p3;
wire   [10:0] tmp_63_fu_1624_p4;
wire   [10:0] zext_ln281_23_fu_1634_p1;
wire   [10:0] sub_ln286_21_fu_1644_p2;
wire   [0:0] icmp_ln281_23_fu_1638_p2;
wire   [35:0] x_l_I_48_fu_1650_p5;
wire   [16:0] res_I_44_fu_1662_p4;
wire   [9:0] tmp_64_fu_1688_p4;
wire   [10:0] tmp_65_fu_1698_p3;
wire   [11:0] tmp_66_fu_1706_p4;
wire   [11:0] zext_ln281_24_fu_1716_p1;
wire    ap_block_pp0_stage4;
wire   [35:0] x_l_I_17_fu_1732_p5;
wire   [16:0] res_I_14_fu_1742_p4;
wire   [16:0] res_I_15_fu_1757_p3;
wire   [10:0] tmp_24_fu_1763_p4;
wire   [35:0] x_l_I_18_fu_1751_p3;
wire   [11:0] tmp_25_fu_1773_p3;
wire   [12:0] tmp_26_fu_1781_p4;
wire   [12:0] zext_ln281_9_fu_1791_p1;
wire   [12:0] sub_ln286_8_fu_1801_p2;
wire   [0:0] icmp_ln281_9_fu_1795_p2;
wire   [35:0] x_l_I_19_fu_1807_p5;
wire   [16:0] res_I_16_fu_1819_p4;
wire   [16:0] res_I_17_fu_1837_p3;
wire   [11:0] tmp_27_fu_1845_p4;
wire   [35:0] x_l_I_20_fu_1829_p3;
wire   [12:0] tmp_28_fu_1855_p3;
wire   [13:0] tmp_29_fu_1863_p4;
wire   [13:0] zext_ln281_10_fu_1873_p1;
wire   [13:0] sub_ln286_9_fu_1883_p2;
wire   [0:0] icmp_ln281_10_fu_1877_p2;
wire   [35:0] x_l_I_21_fu_1889_p5;
wire   [16:0] res_I_18_fu_1901_p4;
wire   [12:0] tmp_30_fu_1927_p4;
wire   [13:0] tmp_31_fu_1937_p3;
wire   [14:0] tmp_32_fu_1945_p4;
wire   [14:0] zext_ln281_11_fu_1955_p1;
wire   [35:0] x_l_I_50_fu_1971_p5;
wire   [16:0] res_I_46_fu_1981_p4;
wire   [16:0] res_I_47_fu_1996_p3;
wire   [10:0] tmp_67_fu_2002_p4;
wire   [35:0] x_l_I_51_fu_1990_p3;
wire   [11:0] tmp_68_fu_2012_p3;
wire   [12:0] tmp_69_fu_2020_p4;
wire   [12:0] zext_ln281_25_fu_2030_p1;
wire   [12:0] sub_ln286_23_fu_2040_p2;
wire   [0:0] icmp_ln281_25_fu_2034_p2;
wire   [35:0] x_l_I_52_fu_2046_p5;
wire   [16:0] res_I_48_fu_2058_p4;
wire   [16:0] res_I_49_fu_2076_p3;
wire   [11:0] tmp_70_fu_2084_p4;
wire   [35:0] x_l_I_53_fu_2068_p3;
wire   [12:0] tmp_71_fu_2094_p3;
wire   [13:0] tmp_72_fu_2102_p4;
wire   [13:0] zext_ln281_26_fu_2112_p1;
wire   [13:0] sub_ln286_24_fu_2122_p2;
wire   [0:0] icmp_ln281_26_fu_2116_p2;
wire   [35:0] x_l_I_54_fu_2128_p5;
wire   [16:0] res_I_50_fu_2140_p4;
wire   [12:0] tmp_73_fu_2166_p4;
wire   [13:0] tmp_74_fu_2176_p3;
wire   [14:0] tmp_75_fu_2184_p4;
wire   [14:0] zext_ln281_27_fu_2194_p1;
wire   [35:0] x_l_I_23_fu_2233_p5;
wire   [16:0] res_I_20_fu_2243_p4;
wire   [16:0] res_I_21_fu_2258_p3;
wire   [13:0] tmp_33_fu_2264_p4;
wire   [35:0] x_l_I_24_fu_2252_p3;
wire   [14:0] tmp_34_fu_2274_p3;
wire   [15:0] tmp_35_fu_2282_p4;
wire   [15:0] zext_ln281_12_fu_2292_p1;
wire   [15:0] sub_ln286_11_fu_2302_p2;
wire   [0:0] icmp_ln281_12_fu_2296_p2;
wire   [35:0] x_l_I_25_fu_2308_p5;
wire   [16:0] res_I_22_fu_2320_p4;
wire   [16:0] res_I_23_fu_2338_p3;
wire   [14:0] tmp_36_fu_2346_p4;
wire   [35:0] x_l_I_26_fu_2330_p3;
wire   [15:0] tmp_37_fu_2356_p3;
wire   [16:0] tmp_38_fu_2364_p4;
wire   [16:0] zext_ln281_13_fu_2374_p1;
wire   [16:0] sub_ln286_12_fu_2384_p2;
wire   [0:0] icmp_ln281_13_fu_2378_p2;
wire   [35:0] x_l_I_27_fu_2390_p5;
wire   [16:0] res_I_24_fu_2402_p4;
wire   [35:0] x_l_I_56_fu_2448_p5;
wire   [16:0] res_I_52_fu_2458_p4;
wire   [16:0] res_I_53_fu_2473_p3;
wire   [13:0] tmp_76_fu_2479_p4;
wire   [35:0] x_l_I_57_fu_2467_p3;
wire   [14:0] tmp_77_fu_2489_p3;
wire   [15:0] tmp_78_fu_2497_p4;
wire   [15:0] zext_ln281_28_fu_2507_p1;
wire   [15:0] sub_ln286_26_fu_2517_p2;
wire   [0:0] icmp_ln281_28_fu_2511_p2;
wire   [35:0] x_l_I_58_fu_2523_p5;
wire   [16:0] res_I_54_fu_2535_p4;
wire   [16:0] res_I_55_fu_2553_p3;
wire   [14:0] tmp_79_fu_2561_p4;
wire   [35:0] x_l_I_59_fu_2545_p3;
wire   [15:0] tmp_80_fu_2571_p3;
wire   [16:0] tmp_81_fu_2579_p4;
wire   [16:0] zext_ln281_29_fu_2589_p1;
wire   [16:0] sub_ln286_27_fu_2599_p2;
wire   [0:0] icmp_ln281_29_fu_2593_p2;
wire   [35:0] x_l_I_60_fu_2605_p5;
wire   [16:0] res_I_56_fu_2617_p4;
wire   [16:0] tmp_40_fu_2667_p3;
wire   [17:0] zext_ln281_14_fu_2674_p1;
wire   [17:0] sub_ln286_13_fu_2683_p2;
wire   [0:0] icmp_ln281_14_fu_2678_p2;
wire   [35:0] x_l_I_29_fu_2688_p5;
wire   [16:0] res_I_26_fu_2699_p4;
wire   [16:0] res_I_27_fu_2715_p3;
wire   [35:0] x_l_I_30_fu_2708_p3;
wire   [17:0] tmp_42_fu_2722_p3;
wire   [18:0] trunc_ln281_fu_2730_p1;
wire   [18:0] zext_ln281_15_fu_2734_p1;
wire   [18:0] sub_ln286_14_fu_2744_p2;
wire   [0:0] icmp_ln281_15_fu_2738_p2;
wire   [35:0] x_l_I_31_fu_2750_p5;
wire   [16:0] res_I_28_fu_2762_p4;
wire   [17:0] mul_I_fu_2788_p3;
wire   [35:0] x_l_I_32_fu_2772_p3;
wire   [35:0] zext_ln318_fu_2796_p1;
wire   [16:0] tmp_83_fu_2806_p3;
wire   [17:0] zext_ln281_30_fu_2813_p1;
wire   [17:0] sub_ln286_28_fu_2822_p2;
wire   [0:0] icmp_ln281_30_fu_2817_p2;
wire   [35:0] x_l_I_62_fu_2827_p5;
wire   [16:0] res_I_58_fu_2838_p4;
wire   [16:0] res_I_59_fu_2854_p3;
wire   [35:0] x_l_I_63_fu_2847_p3;
wire   [17:0] tmp_85_fu_2861_p3;
wire   [18:0] trunc_ln281_1_fu_2869_p1;
wire   [18:0] zext_ln281_31_fu_2873_p1;
wire   [18:0] sub_ln286_29_fu_2883_p2;
wire   [0:0] icmp_ln281_31_fu_2877_p2;
wire   [35:0] x_l_I_64_fu_2889_p5;
wire   [16:0] res_I_60_fu_2901_p4;
wire   [17:0] mul_I_1_fu_2927_p3;
wire   [35:0] x_l_I_65_fu_2911_p3;
wire   [35:0] zext_ln318_1_fu_2935_p1;
wire   [16:0] res_I_30_fu_2945_p2;
wire   [16:0] res_I_62_fu_2956_p2;
wire   [16:0] res_I_31_fu_2950_p3;
wire   [16:0] res_I_63_fu_2961_p3;
wire   [16:0] mul_ln327_1_fu_2975_p0;
wire   [16:0] mul_ln327_1_fu_2975_p1;
wire  signed [63:0] grp_fu_2987_p0;
wire   [33:0] grp_fu_2987_p1;
wire   [31:0] grp_fu_2987_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter14_stage0;
reg    ap_idle_pp0_0to13;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0_1to15;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [63:0] grp_fu_2987_p10;
wire   [33:0] mul_ln327_1_fu_2975_p00;
wire   [33:0] mul_ln327_1_fu_2975_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

hdv_engine_mul_32s_15ns_47_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 47 ))
mul_32s_15ns_47_1_1_U17(
    .din0(tmp_2_reg_3311),
    .din1(mul_ln327_fu_356_p1),
    .dout(mul_ln327_fu_356_p2)
);

hdv_engine_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U18(
    .din0(denom_b_classes_0_load_1),
    .din1(denom_b_classes_1_load_1),
    .din2(denom_b_classes_2_load_1),
    .din3(i_1_fu_262),
    .dout(x_fu_381_p5)
);

hdv_engine_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U19(
    .din0(denom_a_classes_0_load_1),
    .din1(denom_a_classes_1_load_1),
    .din2(denom_a_classes_2_load_1),
    .din3(i_1_fu_262),
    .dout(x_1_fu_576_p5)
);

hdv_engine_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U20(
    .din0(ap_sig_allocacmp_hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33),
    .din1(ap_sig_allocacmp_hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34),
    .din2(ap_sig_allocacmp_hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35),
    .din3(i_reg_3100),
    .dout(tmp_2_fu_2222_p5)
);

hdv_engine_mul_17ns_17ns_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 34 ))
mul_17ns_17ns_34_1_1_U21(
    .din0(mul_ln327_1_fu_2975_p0),
    .din1(mul_ln327_1_fu_2975_p1),
    .dout(mul_ln327_1_fu_2975_p2)
);

hdv_engine_udiv_64s_34ns_32_68_1 #(
    .ID( 1 ),
    .NUM_STAGE( 68 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 32 ))
udiv_64s_34ns_32_68_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2987_p0),
    .din1(grp_fu_2987_p1),
    .ce(1'b1),
    .dout(grp_fu_2987_p2)
);

hdv_engine_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage4),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter14_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter15 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to13 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter14_stage0))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to13 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter14_stage0))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to13 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter14_stage0))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to13 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter14_stage0))) begin
        ap_loop_exit_ready_pp0_iter13_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to13 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter14_stage0))) begin
        ap_loop_exit_ready_pp0_iter14_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to13 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter14_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to13 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter14_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to13 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter14_stage0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to13 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter14_stage0))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to13 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter14_stage0))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to13 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter14_stage0))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to13 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter14_stage0))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to13 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter14_stage0))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to13 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter14_stage0))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_1_fu_262 <= 2'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln916_fu_369_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_1_fu_262 <= add_ln916_fu_375_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln916_reg_3105 == 1'd0))) begin
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293 <= ap_sig_allocacmp_hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299 <= ap_sig_allocacmp_hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305 <= ap_sig_allocacmp_hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35;
        res_I_25_reg_3322 <= res_I_25_fu_2420_p3;
        res_I_57_reg_3345 <= res_I_57_fu_2635_p3;
        tmp_2_reg_3311 <= tmp_2_fu_2222_p5;
        tmp_39_reg_3328 <= {{res_I_25_fu_2420_p3[16:1]}};
        tmp_41_reg_3333 <= {{x_l_I_28_fu_2412_p3[19:2]}};
        tmp_82_reg_3351 <= {{res_I_57_fu_2635_p3[16:1]}};
        tmp_84_reg_3356 <= {{x_l_I_61_fu_2627_p3[19:2]}};
        x_l_I_28_reg_3316 <= x_l_I_28_fu_2412_p3;
        x_l_I_61_reg_3339 <= x_l_I_61_fu_2627_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter10_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter9_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter11_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter10_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter12_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter11_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter13_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter12_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter14_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter13_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter2_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter3_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter2_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter4_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter3_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter5_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter4_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter6_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter5_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter7_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter6_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter8_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter7_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter9_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter8_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter10_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter9_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter11_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter10_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter12_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter11_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter13_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter12_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter14_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter13_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter2_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter3_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter2_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter4_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter3_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter5_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter4_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter6_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter5_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter7_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter6_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter8_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter7_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter9_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter8_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter10_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter9_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter11_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter10_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter12_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter11_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter13_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter12_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter14_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter13_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter2_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter3_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter2_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter4_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter3_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter5_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter4_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter6_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter5_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter7_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter6_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter8_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter7_reg;
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter9_reg <= hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_reg_3100 <= i_1_fu_262;
        i_reg_3100_pp0_iter10_reg <= i_reg_3100_pp0_iter9_reg;
        i_reg_3100_pp0_iter11_reg <= i_reg_3100_pp0_iter10_reg;
        i_reg_3100_pp0_iter12_reg <= i_reg_3100_pp0_iter11_reg;
        i_reg_3100_pp0_iter13_reg <= i_reg_3100_pp0_iter12_reg;
        i_reg_3100_pp0_iter14_reg <= i_reg_3100_pp0_iter13_reg;
        i_reg_3100_pp0_iter1_reg <= i_reg_3100;
        i_reg_3100_pp0_iter2_reg <= i_reg_3100_pp0_iter1_reg;
        i_reg_3100_pp0_iter3_reg <= i_reg_3100_pp0_iter2_reg;
        i_reg_3100_pp0_iter4_reg <= i_reg_3100_pp0_iter3_reg;
        i_reg_3100_pp0_iter5_reg <= i_reg_3100_pp0_iter4_reg;
        i_reg_3100_pp0_iter6_reg <= i_reg_3100_pp0_iter5_reg;
        i_reg_3100_pp0_iter7_reg <= i_reg_3100_pp0_iter6_reg;
        i_reg_3100_pp0_iter8_reg <= i_reg_3100_pp0_iter7_reg;
        i_reg_3100_pp0_iter9_reg <= i_reg_3100_pp0_iter8_reg;
        icmp_ln916_reg_3105 <= icmp_ln916_fu_369_p2;
        icmp_ln916_reg_3105_pp0_iter10_reg <= icmp_ln916_reg_3105_pp0_iter9_reg;
        icmp_ln916_reg_3105_pp0_iter11_reg <= icmp_ln916_reg_3105_pp0_iter10_reg;
        icmp_ln916_reg_3105_pp0_iter12_reg <= icmp_ln916_reg_3105_pp0_iter11_reg;
        icmp_ln916_reg_3105_pp0_iter13_reg <= icmp_ln916_reg_3105_pp0_iter12_reg;
        icmp_ln916_reg_3105_pp0_iter14_reg <= icmp_ln916_reg_3105_pp0_iter13_reg;
        icmp_ln916_reg_3105_pp0_iter1_reg <= icmp_ln916_reg_3105;
        icmp_ln916_reg_3105_pp0_iter2_reg <= icmp_ln916_reg_3105_pp0_iter1_reg;
        icmp_ln916_reg_3105_pp0_iter3_reg <= icmp_ln916_reg_3105_pp0_iter2_reg;
        icmp_ln916_reg_3105_pp0_iter4_reg <= icmp_ln916_reg_3105_pp0_iter3_reg;
        icmp_ln916_reg_3105_pp0_iter5_reg <= icmp_ln916_reg_3105_pp0_iter4_reg;
        icmp_ln916_reg_3105_pp0_iter6_reg <= icmp_ln916_reg_3105_pp0_iter5_reg;
        icmp_ln916_reg_3105_pp0_iter7_reg <= icmp_ln916_reg_3105_pp0_iter6_reg;
        icmp_ln916_reg_3105_pp0_iter8_reg <= icmp_ln916_reg_3105_pp0_iter7_reg;
        icmp_ln916_reg_3105_pp0_iter9_reg <= icmp_ln916_reg_3105_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln916_reg_3105 == 1'd0))) begin
        icmp_ln281_11_reg_3259 <= icmp_ln281_11_fu_1959_p2;
        icmp_ln281_27_reg_3282 <= icmp_ln281_27_fu_2198_p2;
        res_I_19_reg_3253 <= res_I_19_fu_1919_p3;
        res_I_51_reg_3276 <= res_I_51_fu_2158_p3;
        sub_ln286_10_reg_3265 <= sub_ln286_10_fu_1965_p2;
        sub_ln286_25_reg_3288 <= sub_ln286_25_fu_2204_p2;
        x_l_I_22_reg_3247 <= x_l_I_22_fu_1911_p3;
        x_l_I_55_reg_3270 <= x_l_I_55_fu_2150_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln916_fu_369_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln281_18_reg_3144 <= icmp_ln281_18_fu_759_p2;
        icmp_ln281_2_reg_3121 <= icmp_ln281_2_fu_564_p2;
        res_I_1_reg_3115 <= res_I_1_fu_524_p3;
        res_I_33_reg_3138 <= res_I_33_fu_719_p3;
        sub_ln286_16_reg_3150 <= sub_ln286_16_fu_765_p2;
        sub_ln286_1_reg_3127 <= sub_ln286_1_fu_570_p2;
        x_l_I_37_reg_3132 <= x_l_I_37_fu_711_p3;
        x_l_I_4_reg_3109 <= x_l_I_4_fu_516_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln916_reg_3105 == 1'd0))) begin
        icmp_ln281_21_reg_3190 <= icmp_ln281_21_fu_1242_p2;
        icmp_ln281_5_reg_3167 <= icmp_ln281_5_fu_1003_p2;
        res_I_39_reg_3184 <= res_I_39_fu_1202_p3;
        res_I_7_reg_3161 <= res_I_7_fu_963_p3;
        sub_ln286_19_reg_3196 <= sub_ln286_19_fu_1248_p2;
        sub_ln286_4_reg_3173 <= sub_ln286_4_fu_1009_p2;
        x_l_I_10_reg_3155 <= x_l_I_10_fu_955_p3;
        x_l_I_43_reg_3178 <= x_l_I_43_fu_1194_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln916_reg_3105 == 1'd0))) begin
        icmp_ln281_24_reg_3236 <= icmp_ln281_24_fu_1720_p2;
        icmp_ln281_8_reg_3213 <= icmp_ln281_8_fu_1481_p2;
        res_I_13_reg_3207 <= res_I_13_fu_1441_p3;
        res_I_45_reg_3230 <= res_I_45_fu_1680_p3;
        sub_ln286_22_reg_3242 <= sub_ln286_22_fu_1726_p2;
        sub_ln286_7_reg_3219 <= sub_ln286_7_fu_1487_p2;
        x_l_I_16_reg_3201 <= x_l_I_16_fu_1433_p3;
        x_l_I_49_reg_3224 <= x_l_I_49_fu_1672_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln916_reg_3105 == 1'd0))) begin
        icmp_ln318_1_reg_3384 <= icmp_ln318_1_fu_2939_p2;
        icmp_ln318_reg_3373 <= icmp_ln318_fu_2800_p2;
        mul_ln327_reg_3362 <= mul_ln327_fu_356_p2;
        res_I_29_reg_3367 <= res_I_29_fu_2780_p3;
        res_I_61_reg_3378 <= res_I_61_fu_2919_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln916_reg_3105_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_ln327_1_reg_3389 <= mul_ln327_1_fu_2975_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_0699_phi_fu_250 <= ap_phi_mux_mux_case_0699_phi_fu_348_p6;
        mux_case_1700_phi_fu_254 <= ap_phi_mux_mux_case_1700_phi_fu_337_p6;
        mux_case_2701_phi_fu_258 <= ap_phi_mux_mux_case_2701_phi_fu_326_p6;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln916_reg_3105 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter14 == 1'b1) & (icmp_ln916_reg_3105_pp0_iter13_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter14_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter14_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter14_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to13 = 1'b1;
    end else begin
        ap_idle_pp0_0to13 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to15 = 1'b1;
    end else begin
        ap_idle_pp0_1to15 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln916_reg_3105_pp0_iter14_reg == 1'd0) & (i_reg_3100_pp0_iter14_reg == 2'd0))) begin
        ap_phi_mux_mux_case_0699_phi_fu_348_p6 = trunc_ln327_fu_2993_p1;
    end else if (((~(i_reg_3100_pp0_iter14_reg == 2'd0) & ~(i_reg_3100_pp0_iter14_reg == 2'd1) & (icmp_ln916_reg_3105_pp0_iter14_reg == 1'd0)) | ((icmp_ln916_reg_3105_pp0_iter14_reg == 1'd0) & (i_reg_3100_pp0_iter14_reg == 2'd1)))) begin
        ap_phi_mux_mux_case_0699_phi_fu_348_p6 = hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter14_reg;
    end else begin
        ap_phi_mux_mux_case_0699_phi_fu_348_p6 = ap_phi_reg_pp0_iter15_mux_case_0699_reg_345;
    end
end

always @ (*) begin
    if (((~(i_reg_3100_pp0_iter14_reg == 2'd0) & ~(i_reg_3100_pp0_iter14_reg == 2'd1) & (icmp_ln916_reg_3105_pp0_iter14_reg == 1'd0)) | ((icmp_ln916_reg_3105_pp0_iter14_reg == 1'd0) & (i_reg_3100_pp0_iter14_reg == 2'd0)))) begin
        ap_phi_mux_mux_case_1700_phi_fu_337_p6 = hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter14_reg;
    end else if (((icmp_ln916_reg_3105_pp0_iter14_reg == 1'd0) & (i_reg_3100_pp0_iter14_reg == 2'd1))) begin
        ap_phi_mux_mux_case_1700_phi_fu_337_p6 = trunc_ln327_fu_2993_p1;
    end else begin
        ap_phi_mux_mux_case_1700_phi_fu_337_p6 = ap_phi_reg_pp0_iter15_mux_case_1700_reg_334;
    end
end

always @ (*) begin
    if ((~(i_reg_3100_pp0_iter14_reg == 2'd0) & ~(i_reg_3100_pp0_iter14_reg == 2'd1) & (icmp_ln916_reg_3105_pp0_iter14_reg == 1'd0))) begin
        ap_phi_mux_mux_case_2701_phi_fu_326_p6 = trunc_ln327_fu_2993_p1;
    end else if ((((icmp_ln916_reg_3105_pp0_iter14_reg == 1'd0) & (i_reg_3100_pp0_iter14_reg == 2'd0)) | ((icmp_ln916_reg_3105_pp0_iter14_reg == 1'd0) & (i_reg_3100_pp0_iter14_reg == 2'd1)))) begin
        ap_phi_mux_mux_case_2701_phi_fu_326_p6 = hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter14_reg;
    end else begin
        ap_phi_mux_mux_case_2701_phi_fu_326_p6 = ap_phi_reg_pp0_iter15_mux_case_2701_reg_323;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter15 == 1'b1) & (icmp_ln916_reg_3105_pp0_iter14_reg == 1'd0) & (i_reg_3100_pp0_iter14_reg == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33 = trunc_ln327_fu_2993_p1;
    end else begin
        ap_sig_allocacmp_hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33 = hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter15 == 1'b1) & (icmp_ln916_reg_3105_pp0_iter14_reg == 1'd0) & (i_reg_3100_pp0_iter14_reg == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34 = trunc_ln327_fu_2993_p1;
    end else begin
        ap_sig_allocacmp_hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34 = hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1_i;
    end
end

always @ (*) begin
    if ((~(i_reg_3100_pp0_iter14_reg == 2'd0) & ~(i_reg_3100_pp0_iter14_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter15 == 1'b1) & (icmp_ln916_reg_3105_pp0_iter14_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35 = trunc_ln327_fu_2993_p1;
    end else begin
        ap_sig_allocacmp_hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35 = hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter15 == 1'b1) & (icmp_ln916_reg_3105_pp0_iter14_reg == 1'd0) & (i_reg_3100_pp0_iter14_reg == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1_o = trunc_ln327_fu_2993_p1;
    end else begin
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1_o = hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1) & (icmp_ln916_reg_3105_pp0_iter14_reg == 1'd0) & (i_reg_3100_pp0_iter14_reg == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1_o_ap_vld = 1'b1;
    end else begin
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter15 == 1'b1) & (icmp_ln916_reg_3105_pp0_iter14_reg == 1'd0) & (i_reg_3100_pp0_iter14_reg == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2_o = trunc_ln327_fu_2993_p1;
    end else begin
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2_o = hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1) & (icmp_ln916_reg_3105_pp0_iter14_reg == 1'd0) & (i_reg_3100_pp0_iter14_reg == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2_o_ap_vld = 1'b1;
    end else begin
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~(i_reg_3100_pp0_iter14_reg == 2'd0) & ~(i_reg_3100_pp0_iter14_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter15 == 1'b1) & (icmp_ln916_reg_3105_pp0_iter14_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_o = trunc_ln327_fu_2993_p1;
    end else begin
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_o = hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_i;
    end
end

always @ (*) begin
    if ((~(i_reg_3100_pp0_iter14_reg == 2'd0) & ~(i_reg_3100_pp0_iter14_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1) & (icmp_ln916_reg_3105_pp0_iter14_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_o_ap_vld = 1'b1;
    end else begin
        hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln916_reg_3105_pp0_iter13_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_0699_phi_out_ap_vld = 1'b1;
    end else begin
        mux_case_0699_phi_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln916_reg_3105_pp0_iter13_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_1700_phi_out_ap_vld = 1'b1;
    end else begin
        mux_case_1700_phi_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln916_reg_3105_pp0_iter13_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_2701_phi_out_ap_vld = 1'b1;
    end else begin
        mux_case_2701_phi_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to13 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter14_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to15 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln286_1_fu_609_p2 = ($signed(zext_ln281_16_fu_599_p1) + $signed(3'd7));

assign add_ln286_fu_414_p2 = ($signed(zext_ln281_fu_404_p1) + $signed(3'd7));

assign add_ln916_fu_375_p2 = (i_1_fu_262 + 2'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage4_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage3_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage4_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage2_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage3_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage4_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage2_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage3_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage4_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage2_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage3_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage4_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage2_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage3_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage4_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage1_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage2_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage3_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage4_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage4;

assign ap_phi_reg_pp0_iter15_mux_case_0699_reg_345 = 'bx;

assign ap_phi_reg_pp0_iter15_mux_case_1700_reg_334 = 'bx;

assign ap_phi_reg_pp0_iter15_mux_case_2701_reg_323 = 'bx;

assign grp_fu_2987_p0 = $signed(mul_ln327_reg_3362);

assign grp_fu_2987_p1 = grp_fu_2987_p10;

assign grp_fu_2987_p10 = mul_ln327_1_reg_3389;

assign icmp_ln281_10_fu_1877_p2 = ((tmp_29_fu_1863_p4 < zext_ln281_10_fu_1873_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_11_fu_1959_p2 = ((tmp_32_fu_1945_p4 < zext_ln281_11_fu_1955_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_12_fu_2296_p2 = ((tmp_35_fu_2282_p4 < zext_ln281_12_fu_2292_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_13_fu_2378_p2 = ((tmp_38_fu_2364_p4 < zext_ln281_13_fu_2374_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_14_fu_2678_p2 = ((tmp_41_reg_3333 < zext_ln281_14_fu_2674_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_15_fu_2738_p2 = ((trunc_ln281_fu_2730_p1 < zext_ln281_15_fu_2734_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_16_fu_603_p2 = ((tmp_43_fu_589_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln281_17_fu_677_p2 = ((tmp_45_fu_663_p4 < zext_ln281_17_fu_673_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_18_fu_759_p2 = ((tmp_48_fu_745_p4 < zext_ln281_18_fu_755_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_19_fu_1078_p2 = ((tmp_51_fu_1064_p4 < zext_ln281_19_fu_1074_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_1_fu_482_p2 = ((tmp_1_fu_468_p4 < zext_ln281_1_fu_478_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_20_fu_1160_p2 = ((tmp_54_fu_1146_p4 < zext_ln281_20_fu_1156_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_21_fu_1242_p2 = ((tmp_57_fu_1228_p4 < zext_ln281_21_fu_1238_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_22_fu_1556_p2 = ((tmp_60_fu_1542_p4 < zext_ln281_22_fu_1552_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_23_fu_1638_p2 = ((tmp_63_fu_1624_p4 < zext_ln281_23_fu_1634_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_24_fu_1720_p2 = ((tmp_66_fu_1706_p4 < zext_ln281_24_fu_1716_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_25_fu_2034_p2 = ((tmp_69_fu_2020_p4 < zext_ln281_25_fu_2030_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_26_fu_2116_p2 = ((tmp_72_fu_2102_p4 < zext_ln281_26_fu_2112_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_27_fu_2198_p2 = ((tmp_75_fu_2184_p4 < zext_ln281_27_fu_2194_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_28_fu_2511_p2 = ((tmp_78_fu_2497_p4 < zext_ln281_28_fu_2507_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_29_fu_2593_p2 = ((tmp_81_fu_2579_p4 < zext_ln281_29_fu_2589_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_2_fu_564_p2 = ((tmp_5_fu_550_p4 < zext_ln281_2_fu_560_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_30_fu_2817_p2 = ((tmp_84_reg_3356 < zext_ln281_30_fu_2813_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_31_fu_2877_p2 = ((trunc_ln281_1_fu_2869_p1 < zext_ln281_31_fu_2873_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_3_fu_839_p2 = ((tmp_8_fu_825_p4 < zext_ln281_3_fu_835_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_4_fu_921_p2 = ((tmp_11_fu_907_p4 < zext_ln281_4_fu_917_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_5_fu_1003_p2 = ((tmp_14_fu_989_p4 < zext_ln281_5_fu_999_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_6_fu_1317_p2 = ((tmp_17_fu_1303_p4 < zext_ln281_6_fu_1313_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_7_fu_1399_p2 = ((tmp_20_fu_1385_p4 < zext_ln281_7_fu_1395_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_8_fu_1481_p2 = ((tmp_23_fu_1467_p4 < zext_ln281_8_fu_1477_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_9_fu_1795_p2 = ((tmp_26_fu_1781_p4 < zext_ln281_9_fu_1791_p1) ? 1'b1 : 1'b0);

assign icmp_ln281_fu_408_p2 = ((tmp_s_fu_394_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln318_1_fu_2939_p2 = ((x_l_I_65_fu_2911_p3 > zext_ln318_1_fu_2935_p1) ? 1'b1 : 1'b0);

assign icmp_ln318_fu_2800_p2 = ((x_l_I_32_fu_2772_p3 > zext_ln318_fu_2796_p1) ? 1'b1 : 1'b0);

assign icmp_ln916_fu_369_p2 = ((i_1_fu_262 == 2'd3) ? 1'b1 : 1'b0);

assign mul_I_1_fu_2927_p3 = {{1'd0}, {res_I_61_fu_2919_p3}};

assign mul_I_fu_2788_p3 = {{1'd0}, {res_I_29_fu_2780_p3}};

assign mul_ln327_1_fu_2975_p0 = mul_ln327_1_fu_2975_p00;

assign mul_ln327_1_fu_2975_p00 = res_I_63_fu_2961_p3;

assign mul_ln327_1_fu_2975_p1 = mul_ln327_1_fu_2975_p10;

assign mul_ln327_1_fu_2975_p10 = res_I_31_fu_2950_p3;

assign mul_ln327_fu_356_p1 = 47'd10000;

assign mux_case_0699_phi_out = mux_case_0699_phi_fu_250;

assign mux_case_1700_phi_out = mux_case_1700_phi_fu_254;

assign mux_case_2701_phi_out = mux_case_2701_phi_fu_258;

assign res_I_10_fu_1341_p4 = {res_I_9_fu_1279_p3[17 - 1:10], |(1'd1), res_I_9_fu_1279_p3[8:0]};

assign res_I_11_fu_1359_p3 = ((icmp_ln281_6_fu_1317_p2[0:0] == 1'b1) ? res_I_9_fu_1279_p3 : res_I_10_fu_1341_p4);

assign res_I_12_fu_1423_p4 = {res_I_11_fu_1359_p3[17 - 1:9], |(1'd1), res_I_11_fu_1359_p3[7:0]};

assign res_I_13_fu_1441_p3 = ((icmp_ln281_7_fu_1399_p2[0:0] == 1'b1) ? res_I_11_fu_1359_p3 : res_I_12_fu_1423_p4);

assign res_I_14_fu_1742_p4 = {res_I_13_reg_3207[17 - 1:8], |(1'd1), res_I_13_reg_3207[6:0]};

assign res_I_15_fu_1757_p3 = ((icmp_ln281_8_reg_3213[0:0] == 1'b1) ? res_I_13_reg_3207 : res_I_14_fu_1742_p4);

assign res_I_16_fu_1819_p4 = {res_I_15_fu_1757_p3[17 - 1:7], |(1'd1), res_I_15_fu_1757_p3[5:0]};

assign res_I_17_fu_1837_p3 = ((icmp_ln281_9_fu_1795_p2[0:0] == 1'b1) ? res_I_15_fu_1757_p3 : res_I_16_fu_1819_p4);

assign res_I_18_fu_1901_p4 = {res_I_17_fu_1837_p3[17 - 1:6], |(1'd1), res_I_17_fu_1837_p3[4:0]};

assign res_I_19_fu_1919_p3 = ((icmp_ln281_10_fu_1877_p2[0:0] == 1'b1) ? res_I_17_fu_1837_p3 : res_I_18_fu_1901_p4);

assign res_I_1_fu_524_p3 = ((icmp_ln281_1_fu_482_p2[0:0] == 1'b1) ? select_ln272_fu_444_p3 : res_I_fu_506_p4);

assign res_I_20_fu_2243_p4 = {res_I_19_reg_3253[17 - 1:5], |(1'd1), res_I_19_reg_3253[3:0]};

assign res_I_21_fu_2258_p3 = ((icmp_ln281_11_reg_3259[0:0] == 1'b1) ? res_I_19_reg_3253 : res_I_20_fu_2243_p4);

assign res_I_22_fu_2320_p4 = {res_I_21_fu_2258_p3[17 - 1:4], |(1'd1), res_I_21_fu_2258_p3[2:0]};

assign res_I_23_fu_2338_p3 = ((icmp_ln281_12_fu_2296_p2[0:0] == 1'b1) ? res_I_21_fu_2258_p3 : res_I_22_fu_2320_p4);

assign res_I_24_fu_2402_p4 = {res_I_23_fu_2338_p3[17 - 1:3], |(1'd1), res_I_23_fu_2338_p3[1:0]};

assign res_I_25_fu_2420_p3 = ((icmp_ln281_13_fu_2378_p2[0:0] == 1'b1) ? res_I_23_fu_2338_p3 : res_I_24_fu_2402_p4);

assign res_I_26_fu_2699_p4 = {res_I_25_reg_3322[17 - 1:2], |(1'd1), res_I_25_reg_3322[0:0]};

assign res_I_27_fu_2715_p3 = ((icmp_ln281_14_fu_2678_p2[0:0] == 1'b1) ? res_I_25_reg_3322 : res_I_26_fu_2699_p4);

assign res_I_28_fu_2762_p4 = {res_I_27_fu_2715_p3[17-1:1], |(1'd1)};

assign res_I_29_fu_2780_p3 = ((icmp_ln281_15_fu_2738_p2[0:0] == 1'b1) ? res_I_27_fu_2715_p3 : res_I_28_fu_2762_p4);

assign res_I_2_fu_786_p4 = {res_I_1_reg_3115[17 - 1:14], |(1'd1), res_I_1_reg_3115[12:0]};

assign res_I_30_fu_2945_p2 = (res_I_29_reg_3367 + 17'd1);

assign res_I_31_fu_2950_p3 = ((icmp_ln318_reg_3373[0:0] == 1'b1) ? res_I_30_fu_2945_p2 : res_I_29_reg_3367);

assign res_I_32_fu_701_p4 = {select_ln272_1_fu_639_p3[17 - 1:15], |(1'd1), select_ln272_1_fu_639_p3[13:0]};

assign res_I_33_fu_719_p3 = ((icmp_ln281_17_fu_677_p2[0:0] == 1'b1) ? select_ln272_1_fu_639_p3 : res_I_32_fu_701_p4);

assign res_I_34_fu_1025_p4 = {res_I_33_reg_3138[17 - 1:14], |(1'd1), res_I_33_reg_3138[12:0]};

assign res_I_35_fu_1040_p3 = ((icmp_ln281_18_reg_3144[0:0] == 1'b1) ? res_I_33_reg_3138 : res_I_34_fu_1025_p4);

assign res_I_36_fu_1102_p4 = {res_I_35_fu_1040_p3[17 - 1:13], |(1'd1), res_I_35_fu_1040_p3[11:0]};

assign res_I_37_fu_1120_p3 = ((icmp_ln281_19_fu_1078_p2[0:0] == 1'b1) ? res_I_35_fu_1040_p3 : res_I_36_fu_1102_p4);

assign res_I_38_fu_1184_p4 = {res_I_37_fu_1120_p3[17 - 1:12], |(1'd1), res_I_37_fu_1120_p3[10:0]};

assign res_I_39_fu_1202_p3 = ((icmp_ln281_20_fu_1160_p2[0:0] == 1'b1) ? res_I_37_fu_1120_p3 : res_I_38_fu_1184_p4);

assign res_I_3_fu_801_p3 = ((icmp_ln281_2_reg_3121[0:0] == 1'b1) ? res_I_1_reg_3115 : res_I_2_fu_786_p4);

assign res_I_40_fu_1503_p4 = {res_I_39_reg_3184[17 - 1:11], |(1'd1), res_I_39_reg_3184[9:0]};

assign res_I_41_fu_1518_p3 = ((icmp_ln281_21_reg_3190[0:0] == 1'b1) ? res_I_39_reg_3184 : res_I_40_fu_1503_p4);

assign res_I_42_fu_1580_p4 = {res_I_41_fu_1518_p3[17 - 1:10], |(1'd1), res_I_41_fu_1518_p3[8:0]};

assign res_I_43_fu_1598_p3 = ((icmp_ln281_22_fu_1556_p2[0:0] == 1'b1) ? res_I_41_fu_1518_p3 : res_I_42_fu_1580_p4);

assign res_I_44_fu_1662_p4 = {res_I_43_fu_1598_p3[17 - 1:9], |(1'd1), res_I_43_fu_1598_p3[7:0]};

assign res_I_45_fu_1680_p3 = ((icmp_ln281_23_fu_1638_p2[0:0] == 1'b1) ? res_I_43_fu_1598_p3 : res_I_44_fu_1662_p4);

assign res_I_46_fu_1981_p4 = {res_I_45_reg_3230[17 - 1:8], |(1'd1), res_I_45_reg_3230[6:0]};

assign res_I_47_fu_1996_p3 = ((icmp_ln281_24_reg_3236[0:0] == 1'b1) ? res_I_45_reg_3230 : res_I_46_fu_1981_p4);

assign res_I_48_fu_2058_p4 = {res_I_47_fu_1996_p3[17 - 1:7], |(1'd1), res_I_47_fu_1996_p3[5:0]};

assign res_I_49_fu_2076_p3 = ((icmp_ln281_25_fu_2034_p2[0:0] == 1'b1) ? res_I_47_fu_1996_p3 : res_I_48_fu_2058_p4);

assign res_I_4_fu_863_p4 = {res_I_3_fu_801_p3[17 - 1:13], |(1'd1), res_I_3_fu_801_p3[11:0]};

assign res_I_50_fu_2140_p4 = {res_I_49_fu_2076_p3[17 - 1:6], |(1'd1), res_I_49_fu_2076_p3[4:0]};

assign res_I_51_fu_2158_p3 = ((icmp_ln281_26_fu_2116_p2[0:0] == 1'b1) ? res_I_49_fu_2076_p3 : res_I_50_fu_2140_p4);

assign res_I_52_fu_2458_p4 = {res_I_51_reg_3276[17 - 1:5], |(1'd1), res_I_51_reg_3276[3:0]};

assign res_I_53_fu_2473_p3 = ((icmp_ln281_27_reg_3282[0:0] == 1'b1) ? res_I_51_reg_3276 : res_I_52_fu_2458_p4);

assign res_I_54_fu_2535_p4 = {res_I_53_fu_2473_p3[17 - 1:4], |(1'd1), res_I_53_fu_2473_p3[2:0]};

assign res_I_55_fu_2553_p3 = ((icmp_ln281_28_fu_2511_p2[0:0] == 1'b1) ? res_I_53_fu_2473_p3 : res_I_54_fu_2535_p4);

assign res_I_56_fu_2617_p4 = {res_I_55_fu_2553_p3[17 - 1:3], |(1'd1), res_I_55_fu_2553_p3[1:0]};

assign res_I_57_fu_2635_p3 = ((icmp_ln281_29_fu_2593_p2[0:0] == 1'b1) ? res_I_55_fu_2553_p3 : res_I_56_fu_2617_p4);

assign res_I_58_fu_2838_p4 = {res_I_57_reg_3345[17 - 1:2], |(1'd1), res_I_57_reg_3345[0:0]};

assign res_I_59_fu_2854_p3 = ((icmp_ln281_30_fu_2817_p2[0:0] == 1'b1) ? res_I_57_reg_3345 : res_I_58_fu_2838_p4);

assign res_I_5_fu_881_p3 = ((icmp_ln281_3_fu_839_p2[0:0] == 1'b1) ? res_I_3_fu_801_p3 : res_I_4_fu_863_p4);

assign res_I_60_fu_2901_p4 = {res_I_59_fu_2854_p3[17-1:1], |(1'd1)};

assign res_I_61_fu_2919_p3 = ((icmp_ln281_31_fu_2877_p2[0:0] == 1'b1) ? res_I_59_fu_2854_p3 : res_I_60_fu_2901_p4);

assign res_I_62_fu_2956_p2 = (res_I_61_reg_3378 + 17'd1);

assign res_I_63_fu_2961_p3 = ((icmp_ln318_1_reg_3384[0:0] == 1'b1) ? res_I_62_fu_2956_p2 : res_I_61_reg_3378);

assign res_I_6_fu_945_p4 = {res_I_5_fu_881_p3[17 - 1:12], |(1'd1), res_I_5_fu_881_p3[10:0]};

assign res_I_7_fu_963_p3 = ((icmp_ln281_4_fu_921_p2[0:0] == 1'b1) ? res_I_5_fu_881_p3 : res_I_6_fu_945_p4);

assign res_I_8_fu_1264_p4 = {res_I_7_reg_3161[17 - 1:11], |(1'd1), res_I_7_reg_3161[9:0]};

assign res_I_9_fu_1279_p3 = ((icmp_ln281_5_reg_3167[0:0] == 1'b1) ? res_I_7_reg_3161 : res_I_8_fu_1264_p4);

assign res_I_fu_506_p4 = {select_ln272_fu_444_p3[17 - 1:15], |(1'd1), select_ln272_fu_444_p3[13:0]};

assign select_ln239_1_fu_647_p3 = ((icmp_ln281_16_fu_603_p2[0:0] == 1'b1) ? 2'd0 : 2'd2);

assign select_ln239_fu_452_p3 = ((icmp_ln281_fu_408_p2[0:0] == 1'b1) ? 2'd0 : 2'd2);

assign select_ln272_1_fu_639_p3 = ((icmp_ln281_16_fu_603_p2[0:0] == 1'b1) ? 17'd0 : 17'd32768);

assign select_ln272_fu_444_p3 = ((icmp_ln281_fu_408_p2[0:0] == 1'b1) ? 17'd0 : 17'd32768);

assign sext_ln286_1_fu_615_p1 = $signed(add_ln286_1_fu_609_p2);

assign sext_ln286_fu_420_p1 = $signed(add_ln286_fu_414_p2);

assign sub_ln286_10_fu_1965_p2 = (tmp_32_fu_1945_p4 - zext_ln281_11_fu_1955_p1);

assign sub_ln286_11_fu_2302_p2 = (tmp_35_fu_2282_p4 - zext_ln281_12_fu_2292_p1);

assign sub_ln286_12_fu_2384_p2 = (tmp_38_fu_2364_p4 - zext_ln281_13_fu_2374_p1);

assign sub_ln286_13_fu_2683_p2 = (tmp_41_reg_3333 - zext_ln281_14_fu_2674_p1);

assign sub_ln286_14_fu_2744_p2 = (trunc_ln281_fu_2730_p1 - zext_ln281_15_fu_2734_p1);

assign sub_ln286_15_fu_683_p2 = (tmp_45_fu_663_p4 - zext_ln281_17_fu_673_p1);

assign sub_ln286_16_fu_765_p2 = (tmp_48_fu_745_p4 - zext_ln281_18_fu_755_p1);

assign sub_ln286_17_fu_1084_p2 = (tmp_51_fu_1064_p4 - zext_ln281_19_fu_1074_p1);

assign sub_ln286_18_fu_1166_p2 = (tmp_54_fu_1146_p4 - zext_ln281_20_fu_1156_p1);

assign sub_ln286_19_fu_1248_p2 = (tmp_57_fu_1228_p4 - zext_ln281_21_fu_1238_p1);

assign sub_ln286_1_fu_570_p2 = (tmp_5_fu_550_p4 - zext_ln281_2_fu_560_p1);

assign sub_ln286_20_fu_1562_p2 = (tmp_60_fu_1542_p4 - zext_ln281_22_fu_1552_p1);

assign sub_ln286_21_fu_1644_p2 = (tmp_63_fu_1624_p4 - zext_ln281_23_fu_1634_p1);

assign sub_ln286_22_fu_1726_p2 = (tmp_66_fu_1706_p4 - zext_ln281_24_fu_1716_p1);

assign sub_ln286_23_fu_2040_p2 = (tmp_69_fu_2020_p4 - zext_ln281_25_fu_2030_p1);

assign sub_ln286_24_fu_2122_p2 = (tmp_72_fu_2102_p4 - zext_ln281_26_fu_2112_p1);

assign sub_ln286_25_fu_2204_p2 = (tmp_75_fu_2184_p4 - zext_ln281_27_fu_2194_p1);

assign sub_ln286_26_fu_2517_p2 = (tmp_78_fu_2497_p4 - zext_ln281_28_fu_2507_p1);

assign sub_ln286_27_fu_2599_p2 = (tmp_81_fu_2579_p4 - zext_ln281_29_fu_2589_p1);

assign sub_ln286_28_fu_2822_p2 = (tmp_84_reg_3356 - zext_ln281_30_fu_2813_p1);

assign sub_ln286_29_fu_2883_p2 = (trunc_ln281_1_fu_2869_p1 - zext_ln281_31_fu_2873_p1);

assign sub_ln286_2_fu_845_p2 = (tmp_8_fu_825_p4 - zext_ln281_3_fu_835_p1);

assign sub_ln286_3_fu_927_p2 = (tmp_11_fu_907_p4 - zext_ln281_4_fu_917_p1);

assign sub_ln286_4_fu_1009_p2 = (tmp_14_fu_989_p4 - zext_ln281_5_fu_999_p1);

assign sub_ln286_5_fu_1323_p2 = (tmp_17_fu_1303_p4 - zext_ln281_6_fu_1313_p1);

assign sub_ln286_6_fu_1405_p2 = (tmp_20_fu_1385_p4 - zext_ln281_7_fu_1395_p1);

assign sub_ln286_7_fu_1487_p2 = (tmp_23_fu_1467_p4 - zext_ln281_8_fu_1477_p1);

assign sub_ln286_8_fu_1801_p2 = (tmp_26_fu_1781_p4 - zext_ln281_9_fu_1791_p1);

assign sub_ln286_9_fu_1883_p2 = (tmp_29_fu_1863_p4 - zext_ln281_10_fu_1873_p1);

assign sub_ln286_fu_488_p2 = (tmp_1_fu_468_p4 - zext_ln281_1_fu_478_p1);

assign tmp_10_fu_899_p3 = {{tmp_9_fu_889_p4}, {1'd1}};

assign tmp_11_fu_907_p4 = {{x_l_I_8_fu_873_p3[29:22]}};

assign tmp_12_fu_971_p4 = {{res_I_7_fu_963_p3[16:10]}};

assign tmp_13_fu_981_p3 = {{tmp_12_fu_971_p4}, {1'd1}};

assign tmp_14_fu_989_p4 = {{x_l_I_10_fu_955_p3[28:20]}};

assign tmp_15_fu_1285_p4 = {{res_I_9_fu_1279_p3[16:9]}};

assign tmp_16_fu_1295_p3 = {{tmp_15_fu_1285_p4}, {1'd1}};

assign tmp_17_fu_1303_p4 = {{x_l_I_12_fu_1273_p3[27:18]}};

assign tmp_18_fu_1367_p4 = {{res_I_11_fu_1359_p3[16:8]}};

assign tmp_19_fu_1377_p3 = {{tmp_18_fu_1367_p4}, {1'd1}};

assign tmp_1_fu_468_p4 = {{x_l_I_2_fu_436_p3[32:28]}};

assign tmp_20_fu_1385_p4 = {{x_l_I_14_fu_1351_p3[26:16]}};

assign tmp_21_fu_1449_p4 = {{res_I_13_fu_1441_p3[16:7]}};

assign tmp_22_fu_1459_p3 = {{tmp_21_fu_1449_p4}, {1'd1}};

assign tmp_23_fu_1467_p4 = {{x_l_I_16_fu_1433_p3[25:14]}};

assign tmp_24_fu_1763_p4 = {{res_I_15_fu_1757_p3[16:6]}};

assign tmp_25_fu_1773_p3 = {{tmp_24_fu_1763_p4}, {1'd1}};

assign tmp_26_fu_1781_p4 = {{x_l_I_18_fu_1751_p3[24:12]}};

assign tmp_27_fu_1845_p4 = {{res_I_17_fu_1837_p3[16:5]}};

assign tmp_28_fu_1855_p3 = {{tmp_27_fu_1845_p4}, {1'd1}};

assign tmp_29_fu_1863_p4 = {{x_l_I_20_fu_1829_p3[23:10]}};

assign tmp_30_fu_1927_p4 = {{res_I_19_fu_1919_p3[16:4]}};

assign tmp_31_fu_1937_p3 = {{tmp_30_fu_1927_p4}, {1'd1}};

assign tmp_32_fu_1945_p4 = {{x_l_I_22_fu_1911_p3[22:8]}};

assign tmp_33_fu_2264_p4 = {{res_I_21_fu_2258_p3[16:3]}};

assign tmp_34_fu_2274_p3 = {{tmp_33_fu_2264_p4}, {1'd1}};

assign tmp_35_fu_2282_p4 = {{x_l_I_24_fu_2252_p3[21:6]}};

assign tmp_36_fu_2346_p4 = {{res_I_23_fu_2338_p3[16:2]}};

assign tmp_37_fu_2356_p3 = {{tmp_36_fu_2346_p4}, {1'd1}};

assign tmp_38_fu_2364_p4 = {{x_l_I_26_fu_2330_p3[20:4]}};

assign tmp_3_fu_532_p4 = {{res_I_1_fu_524_p3[16:13]}};

assign tmp_40_fu_2667_p3 = {{tmp_39_reg_3328}, {1'd1}};

assign tmp_42_fu_2722_p3 = {{res_I_27_fu_2715_p3}, {1'd1}};

assign tmp_43_fu_589_p4 = {{x_1_fu_576_p5[31:30]}};

assign tmp_44_fu_655_p3 = {{select_ln239_1_fu_647_p3}, {1'd1}};

assign tmp_45_fu_663_p4 = {{x_l_I_35_fu_631_p3[32:28]}};

assign tmp_46_fu_727_p4 = {{res_I_33_fu_719_p3[16:13]}};

assign tmp_47_fu_737_p3 = {{tmp_46_fu_727_p4}, {1'd1}};

assign tmp_48_fu_745_p4 = {{x_l_I_37_fu_711_p3[31:26]}};

assign tmp_49_fu_1046_p4 = {{res_I_35_fu_1040_p3[16:12]}};

assign tmp_4_fu_542_p3 = {{tmp_3_fu_532_p4}, {1'd1}};

assign tmp_50_fu_1056_p3 = {{tmp_49_fu_1046_p4}, {1'd1}};

assign tmp_51_fu_1064_p4 = {{x_l_I_39_fu_1034_p3[30:24]}};

assign tmp_52_fu_1128_p4 = {{res_I_37_fu_1120_p3[16:11]}};

assign tmp_53_fu_1138_p3 = {{tmp_52_fu_1128_p4}, {1'd1}};

assign tmp_54_fu_1146_p4 = {{x_l_I_41_fu_1112_p3[29:22]}};

assign tmp_55_fu_1210_p4 = {{res_I_39_fu_1202_p3[16:10]}};

assign tmp_56_fu_1220_p3 = {{tmp_55_fu_1210_p4}, {1'd1}};

assign tmp_57_fu_1228_p4 = {{x_l_I_43_fu_1194_p3[28:20]}};

assign tmp_58_fu_1524_p4 = {{res_I_41_fu_1518_p3[16:9]}};

assign tmp_59_fu_1534_p3 = {{tmp_58_fu_1524_p4}, {1'd1}};

assign tmp_5_fu_550_p4 = {{x_l_I_4_fu_516_p3[31:26]}};

assign tmp_60_fu_1542_p4 = {{x_l_I_45_fu_1512_p3[27:18]}};

assign tmp_61_fu_1606_p4 = {{res_I_43_fu_1598_p3[16:8]}};

assign tmp_62_fu_1616_p3 = {{tmp_61_fu_1606_p4}, {1'd1}};

assign tmp_63_fu_1624_p4 = {{x_l_I_47_fu_1590_p3[26:16]}};

assign tmp_64_fu_1688_p4 = {{res_I_45_fu_1680_p3[16:7]}};

assign tmp_65_fu_1698_p3 = {{tmp_64_fu_1688_p4}, {1'd1}};

assign tmp_66_fu_1706_p4 = {{x_l_I_49_fu_1672_p3[25:14]}};

assign tmp_67_fu_2002_p4 = {{res_I_47_fu_1996_p3[16:6]}};

assign tmp_68_fu_2012_p3 = {{tmp_67_fu_2002_p4}, {1'd1}};

assign tmp_69_fu_2020_p4 = {{x_l_I_51_fu_1990_p3[24:12]}};

assign tmp_6_fu_807_p4 = {{res_I_3_fu_801_p3[16:12]}};

assign tmp_70_fu_2084_p4 = {{res_I_49_fu_2076_p3[16:5]}};

assign tmp_71_fu_2094_p3 = {{tmp_70_fu_2084_p4}, {1'd1}};

assign tmp_72_fu_2102_p4 = {{x_l_I_53_fu_2068_p3[23:10]}};

assign tmp_73_fu_2166_p4 = {{res_I_51_fu_2158_p3[16:4]}};

assign tmp_74_fu_2176_p3 = {{tmp_73_fu_2166_p4}, {1'd1}};

assign tmp_75_fu_2184_p4 = {{x_l_I_55_fu_2150_p3[22:8]}};

assign tmp_76_fu_2479_p4 = {{res_I_53_fu_2473_p3[16:3]}};

assign tmp_77_fu_2489_p3 = {{tmp_76_fu_2479_p4}, {1'd1}};

assign tmp_78_fu_2497_p4 = {{x_l_I_57_fu_2467_p3[21:6]}};

assign tmp_79_fu_2561_p4 = {{res_I_55_fu_2553_p3[16:2]}};

assign tmp_7_fu_817_p3 = {{tmp_6_fu_807_p4}, {1'd1}};

assign tmp_80_fu_2571_p3 = {{tmp_79_fu_2561_p4}, {1'd1}};

assign tmp_81_fu_2579_p4 = {{x_l_I_59_fu_2545_p3[20:4]}};

assign tmp_83_fu_2806_p3 = {{tmp_82_reg_3351}, {1'd1}};

assign tmp_85_fu_2861_p3 = {{res_I_59_fu_2854_p3}, {1'd1}};

assign tmp_8_fu_825_p4 = {{x_l_I_6_fu_795_p3[30:24]}};

assign tmp_9_fu_889_p4 = {{res_I_5_fu_881_p3[16:11]}};

assign tmp_fu_460_p3 = {{select_ln239_fu_452_p3}, {1'd1}};

assign tmp_s_fu_394_p4 = {{x_fu_381_p5[31:30]}};

assign trunc_ln281_1_fu_2869_p1 = x_l_I_63_fu_2847_p3[18:0];

assign trunc_ln281_fu_2730_p1 = x_l_I_30_fu_2708_p3[18:0];

assign trunc_ln327_fu_2993_p1 = grp_fu_2987_p2[31:0];

assign x_l_I_10_fu_955_p3 = ((icmp_ln281_4_fu_921_p2[0:0] == 1'b1) ? x_l_I_8_fu_873_p3 : x_l_I_9_fu_933_p5);

assign x_l_I_11_fu_1254_p5 = {{x_l_I_10_reg_3155[35:29]}, {sub_ln286_4_reg_3173}, {x_l_I_10_reg_3155[19:0]}};

assign x_l_I_12_fu_1273_p3 = ((icmp_ln281_5_reg_3167[0:0] == 1'b1) ? x_l_I_10_reg_3155 : x_l_I_11_fu_1254_p5);

assign x_l_I_13_fu_1329_p5 = {{x_l_I_12_fu_1273_p3[35:28]}, {sub_ln286_5_fu_1323_p2}, {x_l_I_12_fu_1273_p3[17:0]}};

assign x_l_I_14_fu_1351_p3 = ((icmp_ln281_6_fu_1317_p2[0:0] == 1'b1) ? x_l_I_12_fu_1273_p3 : x_l_I_13_fu_1329_p5);

assign x_l_I_15_fu_1411_p5 = {{x_l_I_14_fu_1351_p3[35:27]}, {sub_ln286_6_fu_1405_p2}, {x_l_I_14_fu_1351_p3[15:0]}};

assign x_l_I_16_fu_1433_p3 = ((icmp_ln281_7_fu_1399_p2[0:0] == 1'b1) ? x_l_I_14_fu_1351_p3 : x_l_I_15_fu_1411_p5);

assign x_l_I_17_fu_1732_p5 = {{x_l_I_16_reg_3201[35:26]}, {sub_ln286_7_reg_3219}, {x_l_I_16_reg_3201[13:0]}};

assign x_l_I_18_fu_1751_p3 = ((icmp_ln281_8_reg_3213[0:0] == 1'b1) ? x_l_I_16_reg_3201 : x_l_I_17_fu_1732_p5);

assign x_l_I_19_fu_1807_p5 = {{x_l_I_18_fu_1751_p3[35:25]}, {sub_ln286_8_fu_1801_p2}, {x_l_I_18_fu_1751_p3[11:0]}};

assign x_l_I_1_fu_424_p5 = {{zext_ln235_fu_390_p1[35:34]}, {sext_ln286_fu_420_p1}, {zext_ln235_fu_390_p1[29:0]}};

assign x_l_I_20_fu_1829_p3 = ((icmp_ln281_9_fu_1795_p2[0:0] == 1'b1) ? x_l_I_18_fu_1751_p3 : x_l_I_19_fu_1807_p5);

assign x_l_I_21_fu_1889_p5 = {{x_l_I_20_fu_1829_p3[35:24]}, {sub_ln286_9_fu_1883_p2}, {x_l_I_20_fu_1829_p3[9:0]}};

assign x_l_I_22_fu_1911_p3 = ((icmp_ln281_10_fu_1877_p2[0:0] == 1'b1) ? x_l_I_20_fu_1829_p3 : x_l_I_21_fu_1889_p5);

assign x_l_I_23_fu_2233_p5 = {{x_l_I_22_reg_3247[35:23]}, {sub_ln286_10_reg_3265}, {x_l_I_22_reg_3247[7:0]}};

assign x_l_I_24_fu_2252_p3 = ((icmp_ln281_11_reg_3259[0:0] == 1'b1) ? x_l_I_22_reg_3247 : x_l_I_23_fu_2233_p5);

assign x_l_I_25_fu_2308_p5 = {{x_l_I_24_fu_2252_p3[35:22]}, {sub_ln286_11_fu_2302_p2}, {x_l_I_24_fu_2252_p3[5:0]}};

assign x_l_I_26_fu_2330_p3 = ((icmp_ln281_12_fu_2296_p2[0:0] == 1'b1) ? x_l_I_24_fu_2252_p3 : x_l_I_25_fu_2308_p5);

assign x_l_I_27_fu_2390_p5 = {{x_l_I_26_fu_2330_p3[35:21]}, {sub_ln286_12_fu_2384_p2}, {x_l_I_26_fu_2330_p3[3:0]}};

assign x_l_I_28_fu_2412_p3 = ((icmp_ln281_13_fu_2378_p2[0:0] == 1'b1) ? x_l_I_26_fu_2330_p3 : x_l_I_27_fu_2390_p5);

assign x_l_I_29_fu_2688_p5 = {{x_l_I_28_reg_3316[35:20]}, {sub_ln286_13_fu_2683_p2}, {x_l_I_28_reg_3316[1:0]}};

assign x_l_I_2_fu_436_p3 = ((icmp_ln281_fu_408_p2[0:0] == 1'b1) ? zext_ln235_fu_390_p1 : x_l_I_1_fu_424_p5);

assign x_l_I_30_fu_2708_p3 = ((icmp_ln281_14_fu_2678_p2[0:0] == 1'b1) ? x_l_I_28_reg_3316 : x_l_I_29_fu_2688_p5);

assign x_l_I_31_fu_2750_p5 = {{x_l_I_30_fu_2708_p3[35:19]}, {sub_ln286_14_fu_2744_p2}};

assign x_l_I_32_fu_2772_p3 = ((icmp_ln281_15_fu_2738_p2[0:0] == 1'b1) ? x_l_I_30_fu_2708_p3 : x_l_I_31_fu_2750_p5);

assign x_l_I_34_fu_619_p5 = {{zext_ln235_1_fu_585_p1[35:34]}, {sext_ln286_1_fu_615_p1}, {zext_ln235_1_fu_585_p1[29:0]}};

assign x_l_I_35_fu_631_p3 = ((icmp_ln281_16_fu_603_p2[0:0] == 1'b1) ? zext_ln235_1_fu_585_p1 : x_l_I_34_fu_619_p5);

assign x_l_I_36_fu_689_p5 = {{x_l_I_35_fu_631_p3[35:33]}, {sub_ln286_15_fu_683_p2}, {x_l_I_35_fu_631_p3[27:0]}};

assign x_l_I_37_fu_711_p3 = ((icmp_ln281_17_fu_677_p2[0:0] == 1'b1) ? x_l_I_35_fu_631_p3 : x_l_I_36_fu_689_p5);

assign x_l_I_38_fu_1015_p5 = {{x_l_I_37_reg_3132[35:32]}, {sub_ln286_16_reg_3150}, {x_l_I_37_reg_3132[25:0]}};

assign x_l_I_39_fu_1034_p3 = ((icmp_ln281_18_reg_3144[0:0] == 1'b1) ? x_l_I_37_reg_3132 : x_l_I_38_fu_1015_p5);

assign x_l_I_3_fu_494_p5 = {{x_l_I_2_fu_436_p3[35:33]}, {sub_ln286_fu_488_p2}, {x_l_I_2_fu_436_p3[27:0]}};

assign x_l_I_40_fu_1090_p5 = {{x_l_I_39_fu_1034_p3[35:31]}, {sub_ln286_17_fu_1084_p2}, {x_l_I_39_fu_1034_p3[23:0]}};

assign x_l_I_41_fu_1112_p3 = ((icmp_ln281_19_fu_1078_p2[0:0] == 1'b1) ? x_l_I_39_fu_1034_p3 : x_l_I_40_fu_1090_p5);

assign x_l_I_42_fu_1172_p5 = {{x_l_I_41_fu_1112_p3[35:30]}, {sub_ln286_18_fu_1166_p2}, {x_l_I_41_fu_1112_p3[21:0]}};

assign x_l_I_43_fu_1194_p3 = ((icmp_ln281_20_fu_1160_p2[0:0] == 1'b1) ? x_l_I_41_fu_1112_p3 : x_l_I_42_fu_1172_p5);

assign x_l_I_44_fu_1493_p5 = {{x_l_I_43_reg_3178[35:29]}, {sub_ln286_19_reg_3196}, {x_l_I_43_reg_3178[19:0]}};

assign x_l_I_45_fu_1512_p3 = ((icmp_ln281_21_reg_3190[0:0] == 1'b1) ? x_l_I_43_reg_3178 : x_l_I_44_fu_1493_p5);

assign x_l_I_46_fu_1568_p5 = {{x_l_I_45_fu_1512_p3[35:28]}, {sub_ln286_20_fu_1562_p2}, {x_l_I_45_fu_1512_p3[17:0]}};

assign x_l_I_47_fu_1590_p3 = ((icmp_ln281_22_fu_1556_p2[0:0] == 1'b1) ? x_l_I_45_fu_1512_p3 : x_l_I_46_fu_1568_p5);

assign x_l_I_48_fu_1650_p5 = {{x_l_I_47_fu_1590_p3[35:27]}, {sub_ln286_21_fu_1644_p2}, {x_l_I_47_fu_1590_p3[15:0]}};

assign x_l_I_49_fu_1672_p3 = ((icmp_ln281_23_fu_1638_p2[0:0] == 1'b1) ? x_l_I_47_fu_1590_p3 : x_l_I_48_fu_1650_p5);

assign x_l_I_4_fu_516_p3 = ((icmp_ln281_1_fu_482_p2[0:0] == 1'b1) ? x_l_I_2_fu_436_p3 : x_l_I_3_fu_494_p5);

assign x_l_I_50_fu_1971_p5 = {{x_l_I_49_reg_3224[35:26]}, {sub_ln286_22_reg_3242}, {x_l_I_49_reg_3224[13:0]}};

assign x_l_I_51_fu_1990_p3 = ((icmp_ln281_24_reg_3236[0:0] == 1'b1) ? x_l_I_49_reg_3224 : x_l_I_50_fu_1971_p5);

assign x_l_I_52_fu_2046_p5 = {{x_l_I_51_fu_1990_p3[35:25]}, {sub_ln286_23_fu_2040_p2}, {x_l_I_51_fu_1990_p3[11:0]}};

assign x_l_I_53_fu_2068_p3 = ((icmp_ln281_25_fu_2034_p2[0:0] == 1'b1) ? x_l_I_51_fu_1990_p3 : x_l_I_52_fu_2046_p5);

assign x_l_I_54_fu_2128_p5 = {{x_l_I_53_fu_2068_p3[35:24]}, {sub_ln286_24_fu_2122_p2}, {x_l_I_53_fu_2068_p3[9:0]}};

assign x_l_I_55_fu_2150_p3 = ((icmp_ln281_26_fu_2116_p2[0:0] == 1'b1) ? x_l_I_53_fu_2068_p3 : x_l_I_54_fu_2128_p5);

assign x_l_I_56_fu_2448_p5 = {{x_l_I_55_reg_3270[35:23]}, {sub_ln286_25_reg_3288}, {x_l_I_55_reg_3270[7:0]}};

assign x_l_I_57_fu_2467_p3 = ((icmp_ln281_27_reg_3282[0:0] == 1'b1) ? x_l_I_55_reg_3270 : x_l_I_56_fu_2448_p5);

assign x_l_I_58_fu_2523_p5 = {{x_l_I_57_fu_2467_p3[35:22]}, {sub_ln286_26_fu_2517_p2}, {x_l_I_57_fu_2467_p3[5:0]}};

assign x_l_I_59_fu_2545_p3 = ((icmp_ln281_28_fu_2511_p2[0:0] == 1'b1) ? x_l_I_57_fu_2467_p3 : x_l_I_58_fu_2523_p5);

assign x_l_I_5_fu_776_p5 = {{x_l_I_4_reg_3109[35:32]}, {sub_ln286_1_reg_3127}, {x_l_I_4_reg_3109[25:0]}};

assign x_l_I_60_fu_2605_p5 = {{x_l_I_59_fu_2545_p3[35:21]}, {sub_ln286_27_fu_2599_p2}, {x_l_I_59_fu_2545_p3[3:0]}};

assign x_l_I_61_fu_2627_p3 = ((icmp_ln281_29_fu_2593_p2[0:0] == 1'b1) ? x_l_I_59_fu_2545_p3 : x_l_I_60_fu_2605_p5);

assign x_l_I_62_fu_2827_p5 = {{x_l_I_61_reg_3339[35:20]}, {sub_ln286_28_fu_2822_p2}, {x_l_I_61_reg_3339[1:0]}};

assign x_l_I_63_fu_2847_p3 = ((icmp_ln281_30_fu_2817_p2[0:0] == 1'b1) ? x_l_I_61_reg_3339 : x_l_I_62_fu_2827_p5);

assign x_l_I_64_fu_2889_p5 = {{x_l_I_63_fu_2847_p3[35:19]}, {sub_ln286_29_fu_2883_p2}};

assign x_l_I_65_fu_2911_p3 = ((icmp_ln281_31_fu_2877_p2[0:0] == 1'b1) ? x_l_I_63_fu_2847_p3 : x_l_I_64_fu_2889_p5);

assign x_l_I_6_fu_795_p3 = ((icmp_ln281_2_reg_3121[0:0] == 1'b1) ? x_l_I_4_reg_3109 : x_l_I_5_fu_776_p5);

assign x_l_I_7_fu_851_p5 = {{x_l_I_6_fu_795_p3[35:31]}, {sub_ln286_2_fu_845_p2}, {x_l_I_6_fu_795_p3[23:0]}};

assign x_l_I_8_fu_873_p3 = ((icmp_ln281_3_fu_839_p2[0:0] == 1'b1) ? x_l_I_6_fu_795_p3 : x_l_I_7_fu_851_p5);

assign x_l_I_9_fu_933_p5 = {{x_l_I_8_fu_873_p3[35:30]}, {sub_ln286_3_fu_927_p2}, {x_l_I_8_fu_873_p3[21:0]}};

assign zext_ln235_1_fu_585_p1 = x_1_fu_576_p5;

assign zext_ln235_fu_390_p1 = x_fu_381_p5;

assign zext_ln281_10_fu_1873_p1 = tmp_28_fu_1855_p3;

assign zext_ln281_11_fu_1955_p1 = tmp_31_fu_1937_p3;

assign zext_ln281_12_fu_2292_p1 = tmp_34_fu_2274_p3;

assign zext_ln281_13_fu_2374_p1 = tmp_37_fu_2356_p3;

assign zext_ln281_14_fu_2674_p1 = tmp_40_fu_2667_p3;

assign zext_ln281_15_fu_2734_p1 = tmp_42_fu_2722_p3;

assign zext_ln281_16_fu_599_p1 = tmp_43_fu_589_p4;

assign zext_ln281_17_fu_673_p1 = tmp_44_fu_655_p3;

assign zext_ln281_18_fu_755_p1 = tmp_47_fu_737_p3;

assign zext_ln281_19_fu_1074_p1 = tmp_50_fu_1056_p3;

assign zext_ln281_1_fu_478_p1 = tmp_fu_460_p3;

assign zext_ln281_20_fu_1156_p1 = tmp_53_fu_1138_p3;

assign zext_ln281_21_fu_1238_p1 = tmp_56_fu_1220_p3;

assign zext_ln281_22_fu_1552_p1 = tmp_59_fu_1534_p3;

assign zext_ln281_23_fu_1634_p1 = tmp_62_fu_1616_p3;

assign zext_ln281_24_fu_1716_p1 = tmp_65_fu_1698_p3;

assign zext_ln281_25_fu_2030_p1 = tmp_68_fu_2012_p3;

assign zext_ln281_26_fu_2112_p1 = tmp_71_fu_2094_p3;

assign zext_ln281_27_fu_2194_p1 = tmp_74_fu_2176_p3;

assign zext_ln281_28_fu_2507_p1 = tmp_77_fu_2489_p3;

assign zext_ln281_29_fu_2589_p1 = tmp_80_fu_2571_p3;

assign zext_ln281_2_fu_560_p1 = tmp_4_fu_542_p3;

assign zext_ln281_30_fu_2813_p1 = tmp_83_fu_2806_p3;

assign zext_ln281_31_fu_2873_p1 = tmp_85_fu_2861_p3;

assign zext_ln281_3_fu_835_p1 = tmp_7_fu_817_p3;

assign zext_ln281_4_fu_917_p1 = tmp_10_fu_899_p3;

assign zext_ln281_5_fu_999_p1 = tmp_13_fu_981_p3;

assign zext_ln281_6_fu_1313_p1 = tmp_16_fu_1295_p3;

assign zext_ln281_7_fu_1395_p1 = tmp_19_fu_1377_p3;

assign zext_ln281_8_fu_1477_p1 = tmp_22_fu_1459_p3;

assign zext_ln281_9_fu_1791_p1 = tmp_25_fu_1773_p3;

assign zext_ln281_fu_404_p1 = tmp_s_fu_394_p4;

assign zext_ln318_1_fu_2935_p1 = mul_I_1_fu_2927_p3;

assign zext_ln318_fu_2796_p1 = mul_I_fu_2788_p3;

endmodule //hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_916_7
