Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Jul  8 22:08:48 2024
| Host         : prakt14 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_methodology -file hardware_methodology_drc_routed.rpt -pb hardware_methodology_drc_routed.pb -rpx hardware_methodology_drc_routed.rpx
| Design       : hardware
| Device       : xc7z020clg484-3
| Speed File   : -3
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+-----------+------------------+-----------------------------------------+------------+
| Rule      | Severity         | Description                             | Violations |
+-----------+------------------+-----------------------------------------+------------+
| TIMING-8  | Critical Warning | No common period between related clocks | 1          |
| TIMING-20 | Warning          | Non-clocked latch                       | 1          |
+-----------+------------------+-----------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-8#1 Critical Warning
No common period between related clocks  
The clocks clock_gen/i_clk_10K_reg/Q and GCLK are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch top/clock_module/lcd_contr_module/lcd_rs_reg cannot be properly analyzed as its control pin top/clock_module/lcd_contr_module/lcd_rs_reg/G is not reached by a timing clock
Related violations: <none>


