// Seed: 3584757216
`timescale 1 ps / 1ps `resetall `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  output id_4;
  inout id_3;
  input id_2;
  output id_1;
  logic id_5;
  assign id_5.id_3 = (id_5);
  logic id_6;
  logic id_7 = id_6;
  always @(negedge id_6) begin
    id_1 <= 1;
    id_4 <= 1;
  end
endmodule
