{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1361398342224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1361398342224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 20 19:12:22 2013 " "Processing started: Wed Feb 20 19:12:22 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1361398342224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1361398342224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bregMIPS -c bregMIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off bregMIPS -c bregMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1361398342224 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1361398342912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bregmips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bregmips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bregMIPS-behaviour " "Found design unit 1: bregMIPS-behaviour" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1361398343974 ""} { "Info" "ISGN_ENTITY_NAME" "1 bregMIPS " "Found entity 1: bregMIPS" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1361398343974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1361398343974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bregMIPS " "Elaborating entity \"bregMIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1361398344146 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "TRUE bregMIPS.vhd(44) " "VHDL warning at bregMIPS.vhd(44): comparison between unequal length operands always returns TRUE" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 44 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1 1361398344146 "|bregMIPS"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "registers " "RAM logic \"registers\" is uninferred due to asynchronous read logic" {  } { { "bregMIPS.vhd" "registers" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1361398344912 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1361398344912 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1361398348021 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1361398350052 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1361398350052 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd " "No output dependent on input pin \"rd\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361398350458 "|bregMIPS|rd"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1361398350458 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2530 " "Implemented 2530 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1361398350458 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1361398350458 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2416 " "Implemented 2416 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1361398350458 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1361398350458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1361398350537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 20 19:12:30 2013 " "Processing ended: Wed Feb 20 19:12:30 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1361398350537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1361398350537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1361398350537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1361398350537 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1361398353099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1361398353099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 20 19:12:32 2013 " "Processing started: Wed Feb 20 19:12:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1361398353099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1361398353099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bregMIPS -c bregMIPS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bregMIPS -c bregMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1361398353099 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1361398353349 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bregMIPS EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"bregMIPS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1361398353521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1361398353818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1361398353818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1361398353818 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1361398355552 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1361398355615 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1361398356755 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1361398356755 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1361398356755 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1361398356755 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 2659 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1361398356771 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 2661 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1361398356771 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 2663 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1361398356771 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 2665 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1361398356771 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 2667 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1361398356771 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1361398356771 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1361398356771 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "114 114 " "No exact pin location assignment(s) for 114 pins of 114 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd " "Pin rd not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { rd } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 19 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 121 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[0\] " "Pin r1\[0\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[0] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 56 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[1\] " "Pin r1\[1\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[1] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 57 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[2\] " "Pin r1\[2\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[2] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 58 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[3\] " "Pin r1\[3\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[3] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 59 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[4\] " "Pin r1\[4\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[4] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 60 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[5\] " "Pin r1\[5\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[5] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 61 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[6\] " "Pin r1\[6\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[6] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 62 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[7\] " "Pin r1\[7\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[7] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 63 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[8\] " "Pin r1\[8\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[8] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 64 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[9\] " "Pin r1\[9\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[9] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 65 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[10\] " "Pin r1\[10\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[10] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 66 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[11\] " "Pin r1\[11\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[11] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 67 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[12\] " "Pin r1\[12\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[12] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 68 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[13\] " "Pin r1\[13\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[13] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 69 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[14\] " "Pin r1\[14\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[14] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 70 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[15\] " "Pin r1\[15\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[15] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 71 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[16\] " "Pin r1\[16\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[16] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 72 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[17\] " "Pin r1\[17\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[17] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 73 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[18\] " "Pin r1\[18\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[18] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 74 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[19\] " "Pin r1\[19\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[19] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 75 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[20\] " "Pin r1\[20\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[20] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 76 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[21\] " "Pin r1\[21\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[21] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 77 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[22\] " "Pin r1\[22\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[22] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 78 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[23\] " "Pin r1\[23\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[23] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 79 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[24\] " "Pin r1\[24\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[24] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 80 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[25\] " "Pin r1\[25\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[25] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 81 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[26\] " "Pin r1\[26\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[26] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 82 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[27\] " "Pin r1\[27\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[27] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 83 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[28\] " "Pin r1\[28\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[28] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 84 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[29\] " "Pin r1\[29\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[29] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 85 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[30\] " "Pin r1\[30\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[30] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 86 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[31\] " "Pin r1\[31\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r1[31] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 87 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[0\] " "Pin r2\[0\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[0] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 88 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[1\] " "Pin r2\[1\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[1] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 89 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[2\] " "Pin r2\[2\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[2] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 90 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[3\] " "Pin r2\[3\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[3] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 91 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[4\] " "Pin r2\[4\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[4] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 92 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[5\] " "Pin r2\[5\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[5] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 93 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[6\] " "Pin r2\[6\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[6] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 94 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[7\] " "Pin r2\[7\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[7] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 95 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[8\] " "Pin r2\[8\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[8] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 96 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[9\] " "Pin r2\[9\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[9] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 97 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[10\] " "Pin r2\[10\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[10] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 98 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[11\] " "Pin r2\[11\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[11] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 99 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[12\] " "Pin r2\[12\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[12] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 100 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[13\] " "Pin r2\[13\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[13] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 101 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[14\] " "Pin r2\[14\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[14] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 102 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[15\] " "Pin r2\[15\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[15] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 103 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[16\] " "Pin r2\[16\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[16] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 104 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[17\] " "Pin r2\[17\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[17] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 105 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[18\] " "Pin r2\[18\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[18] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 106 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[19\] " "Pin r2\[19\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[19] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 107 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[20\] " "Pin r2\[20\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[20] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 108 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[21\] " "Pin r2\[21\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[21] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 109 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[22\] " "Pin r2\[22\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[22] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 110 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[23\] " "Pin r2\[23\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[23] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 111 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[24\] " "Pin r2\[24\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[24] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 112 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[25\] " "Pin r2\[25\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[25] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 113 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[26\] " "Pin r2\[26\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[26] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 114 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[27\] " "Pin r2\[27\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[27] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 115 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[28\] " "Pin r2\[28\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[28] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 116 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[29\] " "Pin r2\[29\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[29] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 117 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[30\] " "Pin r2\[30\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[30] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 118 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[31\] " "Pin r2\[31\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { r2[31] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 26 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 119 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add1\[2\] " "Pin add1\[2\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { add1[2] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 21 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { add1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 11 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add1\[3\] " "Pin add1\[3\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { add1[3] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 21 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { add1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 12 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add1\[1\] " "Pin add1\[1\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { add1[1] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 21 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { add1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 10 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add1\[0\] " "Pin add1\[0\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { add1[0] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 21 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { add1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 9 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add1\[4\] " "Pin add1\[4\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { add1[4] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 21 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { add1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 13 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add2\[2\] " "Pin add2\[2\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { add2[2] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 22 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { add2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 16 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add2\[3\] " "Pin add2\[3\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { add2[3] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 22 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { add2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 17 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add2\[1\] " "Pin add2\[1\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { add2[1] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 22 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { add2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 15 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add2\[0\] " "Pin add2\[0\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { add2[0] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 22 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { add2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 14 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add2\[4\] " "Pin add2\[4\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { add2[4] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 22 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { add2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 18 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[0\] " "Pin wdata\[0\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[0] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 24 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { clk } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 18 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 120 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wadd\[0\] " "Pin wadd\[0\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wadd[0] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wadd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 19 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wadd\[1\] " "Pin wadd\[1\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wadd[1] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wadd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 20 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wadd\[2\] " "Pin wadd\[2\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wadd[2] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wadd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 21 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wadd\[3\] " "Pin wadd\[3\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wadd[3] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wadd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 22 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr " "Pin wr not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wr } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 20 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 122 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wadd\[4\] " "Pin wadd\[4\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wadd[4] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wadd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 23 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[1\] " "Pin wdata\[1\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[1] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 25 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[2\] " "Pin wdata\[2\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[2] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 26 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[3\] " "Pin wdata\[3\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[3] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 27 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[4\] " "Pin wdata\[4\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[4] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 28 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[5\] " "Pin wdata\[5\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[5] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 29 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[6\] " "Pin wdata\[6\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[6] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 30 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[7\] " "Pin wdata\[7\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[7] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 31 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[8\] " "Pin wdata\[8\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[8] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 32 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[9\] " "Pin wdata\[9\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[9] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 33 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[10\] " "Pin wdata\[10\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[10] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 34 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[11\] " "Pin wdata\[11\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[11] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 35 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[12\] " "Pin wdata\[12\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[12] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 36 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[13\] " "Pin wdata\[13\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[13] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 37 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[14\] " "Pin wdata\[14\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[14] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 38 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[15\] " "Pin wdata\[15\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[15] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 39 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[16\] " "Pin wdata\[16\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[16] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 40 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[17\] " "Pin wdata\[17\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[17] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 41 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[18\] " "Pin wdata\[18\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[18] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 42 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[19\] " "Pin wdata\[19\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[19] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 43 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[20\] " "Pin wdata\[20\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[20] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 44 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[21\] " "Pin wdata\[21\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[21] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 45 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[22\] " "Pin wdata\[22\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[22] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 46 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[23\] " "Pin wdata\[23\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[23] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 47 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[24\] " "Pin wdata\[24\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[24] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 48 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[25\] " "Pin wdata\[25\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[25] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 49 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[26\] " "Pin wdata\[26\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[26] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 50 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[27\] " "Pin wdata\[27\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[27] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 51 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[28\] " "Pin wdata\[28\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[28] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 52 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[29\] " "Pin wdata\[29\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[29] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 53 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[30\] " "Pin wdata\[30\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[30] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 54 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wdata\[31\] " "Pin wdata\[31\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { wdata[31] } } } { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 24 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wdata[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 55 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1361398360005 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1361398360005 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bregMIPS.sdc " "Synopsys Design Constraints File file not found: 'bregMIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1361398362474 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1361398362474 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1361398362521 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1361398362521 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1361398362521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1361398362912 ""}  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 18 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 0 { 0 ""} 0 2616 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1361398362912 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1361398364412 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1361398364412 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1361398364412 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1361398364412 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1361398364458 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1361398364458 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1361398364693 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1361398364693 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1361398364693 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "113 unused 2.5V 49 64 0 " "Number of I/O pins in group: 113 (unused VREF, 2.5V VCCIO, 49 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1361398364693 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1361398364693 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1361398364693 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1361398364693 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1361398364693 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1361398364693 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1361398364693 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1361398364693 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1361398364693 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1361398364693 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1361398364693 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1361398364693 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1361398364693 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1361398364896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1361398368318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1361398368646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1361398368662 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1361398370412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1361398370412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1361398372037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1361398375802 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1361398375802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1361398377052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1361398377052 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1361398377052 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1361398377052 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1361398377349 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1361398378630 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1361398378789 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1361398380070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1361398387492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 20 19:13:07 2013 " "Processing ended: Wed Feb 20 19:13:07 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1361398387492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1361398387492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1361398387492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1361398387492 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1361398391461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1361398391461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 20 19:13:10 2013 " "Processing started: Wed Feb 20 19:13:10 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1361398391461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1361398391461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bregMIPS -c bregMIPS " "Command: quartus_sta bregMIPS -c bregMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1361398391461 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1361398395274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1361398395274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 20 19:13:15 2013 " "Processing started: Wed Feb 20 19:13:15 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1361398395274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1361398395274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bregMIPS -c bregMIPS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bregMIPS -c bregMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1361398395274 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0 1361398395368 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1361398396446 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1361398396618 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1361398397344 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1361398397344 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1361398399422 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1361398399704 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bregMIPS.sdc " "Synopsys Design Constraints File file not found: 'bregMIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1361398400813 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1361398400813 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1361398400829 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1361398400829 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1361398400844 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1361398400860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "297 " "Peak virtual memory: 297 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1361398400938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 20 19:13:20 2013 " "Processing ended: Wed Feb 20 19:13:20 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1361398400938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1361398400938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1361398400938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1361398400938 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1361398401079 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1361398401235 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1361398401235 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1361398401250 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1361398401250 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1361398401266 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1361398401266 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1361398401282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1361398401282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1361398401282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -1027.000 clk  " "   -3.000     -1027.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1361398401282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1361398401282 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1361398401547 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1361398401672 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1361398403860 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1361398404110 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1361398404125 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1361398404141 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1361398404157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1361398404157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1361398404172 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1361398404172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1361398404188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1361398404188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -1027.000 clk  " "   -3.000     -1027.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1361398404188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1361398404188 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1361398404329 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1361398404782 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1361398404813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1361398404829 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1361398404829 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1361398404844 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1361398404844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1361398404860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1361398404860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -1085.011 clk  " "   -3.000     -1085.011 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1361398404860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1361398404860 ""}
{ "Error" "EQEXE_TCL_ERROR_INFO" "ERROR: Can't find folder: TimeQuest Timing Analyzer. Specify an existing report folder name.\n\n    while executing\n\"create_report_panel -table \$timing_summary_table_name\"\n    (procedure \"qsta_utility::generate_multicorner_timing_summary\" line 108)\n    invoked from within\n\"qsta_utility::generate_multicorner_timing_summary\"\n    (procedure \"generate_default_reports\" line 120)\n    invoked from within\n\"generate_default_reports options\"\n    invoked from within\n\"if \[is_project_open\] \{\n\n        if \{\$options(qsf2sdc)\} \{\n            post_message -type error \"--qsf2sdc is no longer supported. Please use Quartus 11.0 or earlier t...\"\n    (procedure \"main\" line 121)\n    invoked from within\n\"main\"\n    (file \"c:/developer-apps/altera/12.0sp2/quartus/common/tcl/internal/qsta_default_script.tcl\" line 1126) " "Tcl error: ERROR: Can't find folder: TimeQuest Timing Analyzer. Specify an existing report folder name.\n\n    while executing\n\"create_report_panel -table \$timing_summary_table_name\"\n    (procedure \"qsta_utility::generate_multicorner_timing_summary\" line 108)\n    invoked from within\n\"qsta_utility::generate_multicorner_timing_summary\"\n    (procedure \"generate_default_reports\" line 120)\n    invoked from within\n\"generate_default_reports options\"\n    invoked from within\n\"if \[is_project_open\] \{\n\n        if \{\$options(qsf2sdc)\} \{\n            post_message -type error \"--qsf2sdc is no longer supported. Please use Quartus 11.0 or earlier t...\"\n    (procedure \"main\" line 121)\n    invoked from within\n\"main\"\n    (file \"c:/developer-apps/altera/12.0sp2/quartus/common/tcl/internal/qsta_default_script.tcl\" line 1126)" {  } {  } 0 23035 "Tcl error: %1!s!" 0 0 "" 0 -1 1361398405016 ""}
{ "Error" "EQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 1  5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1361398405016 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 20 19:13:25 2013 " "Processing ended: Wed Feb 20 19:13:25 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1361398405016 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1361398405016 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1361398405016 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1361398405016 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 14 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 14 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1361398405985 ""}
