Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 10:21:25 2016
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_timing -file ./reports/timing/17bit_cla_adder_timing.rpt
| Design       : cla_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[6]
                            (input port)
  Destination:            s[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.479ns  (logic 4.067ns (35.429%)  route 7.412ns (64.571%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 f  a[6] (IN)
                         net (fo=0)                   0.000     0.000    a[6]
    W18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  a_IBUF[6]_inst/O
                         net (fo=4, routed)           2.259     3.217    a_IBUF[6]
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.341 f  s_OBUF[11]_inst_i_4/O
                         net (fo=2, routed)           1.049     4.390    s_OBUF[11]_inst_i_4_n_0
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.124     4.514 f  s_OBUF[16]_inst_i_6/O
                         net (fo=2, routed)           0.681     5.195    s_OBUF[16]_inst_i_6_n_0
    SLICE_X42Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.319 r  s_OBUF[13]_inst_i_2/O
                         net (fo=2, routed)           0.584     5.904    s_OBUF[13]_inst_i_2_n_0
    SLICE_X43Y28         LUT5 (Prop_lut5_I4_O)        0.124     6.028 r  s_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.838     8.866    s_OBUF[13]
    G20                  OBUF (Prop_obuf_I_O)         2.613    11.479 r  s_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.479    s[13]
    G20                                                               r  s[13] (OUT)
  -------------------------------------------------------------------    -------------------




