// Seed: 865582998
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    output wor id_2,
    output wor id_3,
    input supply1 id_4,
    output tri1 id_5,
    output wire id_6,
    input supply1 id_7,
    input tri id_8,
    input wor id_9
);
  wire id_11 = id_1;
  id_12 :
  assert property (@(posedge {-1, 1, -1}) -1)
  else;
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd70,
    parameter id_7 = 32'd84
) (
    input  wand  _id_0,
    input  wor   id_1,
    input  wire  id_2,
    input  tri0  id_3,
    input  tri   id_4,
    input  uwire id_5,
    output wor   id_6,
    output wand  _id_7
);
  logic ["" : -1] id_9;
  parameter id_10 = 1;
  wire [id_0 : -1] id_11;
  logic id_12;
  ;
  assign id_12 = -1;
  wire id_13 = id_12;
  always @(posedge -1'b0 or posedge id_0);
  wire [id_0 : -1] id_14;
  logic [~  -1 : id_7] id_15;
  ;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_6,
      id_6,
      id_5,
      id_6,
      id_6,
      id_4,
      id_4,
      id_3
  );
  assign id_15[1] = -1;
  assign id_13 = id_10;
endmodule
