$date
  Mon Jun 10 07:49:34 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module pck_myhdl_011 $end
$upscope $end
$scope module testbench $end
$var reg 4 ! a[3:0] $end
$var reg 4 " b[3:0] $end
$var reg 5 # c[4:0] $end
$upscope $end
$enddefinitions $end
#0
bUUUU !
bUUUU "
bUUUUU #
