# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../sine_generator.srcs/sim_1/new/frequency_select_test.vhd" \

# Do not sort compile order
nosort
