// Seed: 2234162548
module module_0;
  wire id_2;
endmodule
module module_1 (
    input wor id_0
    , id_2
);
  id_3 :
  assert property (@(posedge 1'b0) 1)
  else if (id_0) id_2 = id_3;
  wire id_4 = id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    input tri0 id_1
    , id_10, id_11,
    output supply0 id_2,
    input tri id_3,
    input wand id_4,
    input wor id_5,
    output logic id_6,
    input supply1 id_7,
    input wand id_8
);
  wire id_12;
  always @(posedge "" or posedge id_10) id_6 <= 1'b0;
  module_0 modCall_1 ();
endmodule
