<?xml version="1.0" encoding="UTF-8"?>
<testsuites disabled="0" errors="0" failures="0" tests="1" time="0">
<testsuite disabled="0" errors="0" failures="0" name="SSD" skipped="0" tests="1" time="0">
<properties>
<property name="os" value="posix"/>
</properties>
<testcase classname="SSD" name="cover" status="PASS" time="0">
<system-out>SBY 19:04:31 [SSD_prove] Removing directory 'SSD_prove'.
SBY 19:04:32 [SSD_cover] Removing directory 'SSD_cover'.
SBY 19:04:32 [SSD_cover] Copy './ssd_driver_formal.v' to 'SSD_cover/src/ssd_driver_formal.v'.
SBY 19:04:32 [SSD_cover] engine_0: smtbmc yices
SBY 19:04:32 [SSD_cover] base: starting process &quot;cd SSD_cover/src; /nix/store/svjngm0d7kz6d7q5d0g3lhdv2capczbh-yosys-0.9+3675/bin/yosys -ql ../model/design.log ../model/design.ys&quot;
SBY 19:04:32 [SSD_cover] base: Warning: Found one of those horrible `(synopsys|synthesis) translate_off' comments.
SBY 19:04:32 [SSD_cover] base: Yosys does support them but it is recommended to use `ifdef constructs instead!
SBY 19:04:32 [SSD_cover] base: finished (returncode=0)
SBY 19:04:32 [SSD_cover] smt2: starting process &quot;cd SSD_cover/model; /nix/store/svjngm0d7kz6d7q5d0g3lhdv2capczbh-yosys-0.9+3675/bin/yosys -ql design_smt2.log design_smt2.ys&quot;
SBY 19:04:32 [SSD_cover] smt2: finished (returncode=0)
SBY 19:04:32 [SSD_cover] engine_0: starting process &quot;cd SSD_cover; /nix/store/svjngm0d7kz6d7q5d0g3lhdv2capczbh-yosys-0.9+3675/bin/yosys-smtbmc -s yices --presat --unroll -c --noprogress -t 16  --append 0 --dump-vcd engine_0/trace%.vcd --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2&quot;
SBY 19:04:32 [SSD_cover] engine_0: ##   0:00:00  Solver: yices
SBY 19:04:32 [SSD_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 19:04:32 [SSD_cover] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 19:04:32 [SSD_cover] engine_0: ##   0:00:00  Checking cover reachability in step 2..
SBY 19:04:32 [SSD_cover] engine_0: ##   0:00:00  Reached cover statement at ./ssd_driver_formal.v:240.8-241.58 in step 2.
SBY 19:04:32 [SSD_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace0.vcd
SBY 19:04:32 [SSD_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace0_tb.v
SBY 19:04:32 [SSD_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace0.smtc
SBY 19:04:32 [SSD_cover] engine_0: ##   0:00:00  Status: passed
SBY 19:04:32 [SSD_cover] engine_0: finished (returncode=0)
SBY 19:04:32 [SSD_cover] engine_0: Status returned by engine: pass
SBY 19:04:32 [SSD_cover] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 19:04:32 [SSD_cover] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 19:04:32 [SSD_cover] summary: engine_0 (smtbmc yices) returned pass
SBY 19:04:32 [SSD_cover] summary: trace: SSD_cover/engine_0/trace0.vcd
SBY 19:04:32 [SSD_cover] DONE (PASS, rc=0)
</system-out></testcase></testsuite></testsuites>
