m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/LED_BLINK/simulation/modelsim
vLED_BLINK
Z1 !s110 1611731215
!i10b 1
!s100 B2Dc`G?ND<2a12gY`dkj@3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
Il^FAM>Pa<o^;1>b^G`TIn2
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1611730498
8/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/LED_BLINK/LED_BLINK.v
F/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/LED_BLINK/LED_BLINK.v
!i122 0
L0 1 41
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1611731215.000000
!s107 /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/LED_BLINK/LED_BLINK.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/LED_BLINK|/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/LED_BLINK/LED_BLINK.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/LED_BLINK
Z8 tCvgOpt 0
n@l@e@d_@b@l@i@n@k
vTEST_LED_BLINK
R1
!i10b 1
!s100 9niH17jK^3Uk]7J`D7D^o1
R2
I3^iL2z[hP^Vi87P43]ZS=2
R3
R0
w1611731134
8/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/LED_BLINK/TEST_LED_BLINK.v
F/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/LED_BLINK/TEST_LED_BLINK.v
!i122 1
L0 3 21
R4
r1
!s85 0
31
R5
!s107 /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/LED_BLINK/TEST_LED_BLINK.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/LED_BLINK|/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/LED_BLINK/TEST_LED_BLINK.v|
!i113 1
R6
R7
R8
n@t@e@s@t_@l@e@d_@b@l@i@n@k
