Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Apr 19 22:14:24 2022
| Host         : LAPTOP-HYJWPK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             221 |           76 |
| No           | No                    | Yes                    |              28 |            8 |
| No           | Yes                   | No                     |             184 |           58 |
| Yes          | No                    | No                     |              32 |            9 |
| Yes          | No                    | Yes                    |              43 |           24 |
| Yes          | Yes                   | No                     |              94 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                                  Enable Signal                                                  |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | CPU/EXMEM/ready_r0_out                                                                                          | sw_IBUF[7]                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | CPU/EXMEM/EXMEM_result_reg[2]_0[0]                                                                              | sw_IBUF[7]                           |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pdu/cnt_m_rf[4]_i_1_n_0                                                                                         | sw_IBUF[7]                           |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |                                                                                                                 |                                      |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG |                                                                                                                 | sw_IBUF[7]                           |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG | CPU/EXMEM/E[0]                                                                                                  | sw_IBUF[7]                           |               19 |             32 |         1.68 |
|  clk_cpu_BUFG  | CPU/ALU/current[0]_i_8_0                                                                                        |                                      |                9 |             32 |         3.56 |
|  clk_cpu_BUFG  | CPU/IDEX/E[0]                                                                                                   | CPU/IDEX/IDEX_Branch_uncond_reg_0[0] |               38 |             94 |         2.47 |
|  clk_cpu_BUFG  | CPU/Data_Memory/dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                                      |               32 |            128 |         4.00 |
|  clk_cpu_BUFG  | CPU/Data_Memory/dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                                      |               32 |            128 |         4.00 |
|  clk_cpu_BUFG  | CPU/MEMWB/p_0_in1_out                                                                                           |                                      |               17 |            132 |         7.76 |
|  clk_cpu_BUFG  |                                                                                                                 | CPU/IDEX/SR[0]                       |               58 |            184 |         3.17 |
|  clk_cpu_BUFG  |                                                                                                                 |                                      |               71 |            209 |         2.94 |
+----------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+


