{"Yebin Lee": [0.6954264491796494, ["Partial Row Activation for Low-Power DRAM System", ["Yebin Lee", "Hyeonggyu Kim", "Seokin Hong", "Soontae Kim"], "https://doi.org/10.1109/HPCA.2017.35", "hpca", 2017]], "Yuhwan Ro": [0.9621650278568268, ["SOUP-N-SALAD: Allocation-Oblivious Access Latency Reduction with Asymmetric DRAM Microarchitectures", ["Yuhwan Ro", "Hyunyoon Cho", "Eojin Lee", "Daejin Jung", "Young Hoon Son", "Jung Ho Ahn", "Jae W. Lee"], "https://doi.org/10.1109/HPCA.2017.31", "hpca", 2017]]}