{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619706114088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619706114088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 29 16:21:53 2021 " "Processing started: Thu Apr 29 16:21:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619706114088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619706114088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE -c DE10_LITE " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE -c DE10_LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619706114088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619706116629 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619706116629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger-rtl " "Found design unit 1: trigger-rtl" {  } { { "trigger.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/Oszi/trigger.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619706128868 ""} { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "trigger.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/Oszi/trigger.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619706128868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619706128868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "package_oszi.vhd 1 0 " "Found 1 design units, including 0 entities, in source file package_oszi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Oszi_package " "Found design unit 1: Oszi_package" {  } { { "package_Oszi.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/Oszi/package_Oszi.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619706128870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619706128870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_const_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file de10_lite_const_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_Lite_const_pkg " "Found design unit 1: DE10_Lite_const_pkg" {  } { { "DE10_LITE_const_pkg.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/Oszi/DE10_LITE_const_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619706128871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619706128871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_lite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_Lite-rtl " "Found design unit 1: DE10_Lite-rtl" {  } { { "DE10_LITE.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/Oszi/DE10_LITE.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619706128876 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite " "Found entity 1: DE10_Lite" {  } { { "DE10_LITE.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/Oszi/DE10_LITE.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619706128876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619706128876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataUnit-rtl " "Found design unit 1: DataUnit-rtl" {  } { { "DataUnit.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/Oszi/DataUnit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619706128878 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataUnit " "Found entity 1: DataUnit" {  } { { "DataUnit.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/Oszi/DataUnit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619706128878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619706128878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adcinterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADCinterface-rtl " "Found design unit 1: ADCinterface-rtl" {  } { { "ADCinterface.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/Oszi/ADCinterface.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619706128879 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface " "Found entity 1: ADCinterface" {  } { { "ADCinterface.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/Oszi/ADCinterface.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619706128879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619706128879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_prescaler-SYN " "Found design unit 1: adc_prescaler-SYN" {  } { { "ADC_prescaler.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/Oszi/ADC_prescaler.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619706128882 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_prescaler " "Found entity 1: ADC_prescaler" {  } { { "ADC_prescaler.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/Oszi/ADC_prescaler.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619706128882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619706128882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister/shiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister/shiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftregister-SYN " "Found design unit 1: shiftregister-SYN" {  } { { "shiftregister/shiftregister.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/Oszi/shiftregister/shiftregister.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619706128883 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftregister " "Found entity 1: shiftregister" {  } { { "shiftregister/shiftregister.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/Oszi/shiftregister/shiftregister.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619706128883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619706128883 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "reset_n std_logic_vector DE10_LITE.vhd(153) " "VHDL error at DE10_LITE.vhd(153): type of identifier \"reset_n\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "DE10_LITE.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/Oszi/DE10_LITE.vhd" 153 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1619706128886 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "tap_out DE10_LITE.vhd(160) " "VHDL error at DE10_LITE.vhd(160): object \"tap_out\" is used but not declared" {  } { { "DE10_LITE.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/Oszi/DE10_LITE.vhd" 160 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1619706128886 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out taps5x DE10_LITE.vhd(160) " "VHDL error at DE10_LITE.vhd(160): cannot associate formal port \"taps5x\" of mode \"out\" with an expression" {  } { { "DE10_LITE.vhd" "" { Text "D:/Semesterprojekt/ProjectOsziFPGA/FPGA/Oszi/DE10_LITE.vhd" 160 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1619706128886 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619706129017 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 29 16:22:09 2021 " "Processing ended: Thu Apr 29 16:22:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619706129017 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619706129017 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619706129017 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619706129017 ""}
