================================================================================ 
Commit: 93a557ffce2cd6bd75b154d97c6355011277db1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:08:02 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 0257ff4323303d143fbf708c0b1cd57eda41e072
Original commit date: Mon Jul 2 11:42:35 2018 -0700
Change-Id: I2b5ab9c2cdddea31d1b85d1c242174b11986064e
CannonLakeSiliconPkg: [1305718619][WHL] WHL LP3 - Low margins on RCV Enb
Solution:
Remove deprecated TDqsCkGuardband input policy, because it is no longer used.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 16a08416c5fe7cca9fbc7542960af41e87230a63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:08:01 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 132107f22fc5d4d86e09af4b0334f7b81fc9f67f
Original commit date: Tue Jul 3 11:57:48 2018 -0700
[TeamCity] Weekly Update BIOS ID
Increment BIOS Major Version and reset Minor Version to 0
Tue Jul 3 11:57:48 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: f30ed2b320c6a5c77bf6ff394526cdf2667b72fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:08:00 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: d8c119866ee4822a147ae91c1809383047172a1f
Original commit date: Tue Jul 3 11:35:17 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Tue Jul 3 11:35:17 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: df901e4733080f8049e9746ff88bf7dec6ec9e3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:08:00 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: b358b3d104690b422d28dbc7165c12b46e550463
Original commit date: Tue Jun 19 11:35:09 2018 -0700
Change-Id: I2c31715182ae481f6fcfcf544ee0e36c1e137e94
CannonLakeSiliconPkg: CNP-H B1 Integrate Chipsetinit Version 9
CNP-H B1 Integrate Chipsetinit Version 9 for Old format and Version 21 new format
Hsd-es-id: 1407279063

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchHChipsetInitTable_Bx.bin
CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchHChipsetInitTable_Bx_Edbc.bin
CannonLakeSiliconPkg/Pch/Include/Private/CnlPchHHsioBx.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchHHsioBx.c

================================================================================ 
Commit: aa8ecaa6faad0f034864cac3d2ef6869ca0b8dc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:07:59 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 822c8b6c94e79ce6fb40cea9891acf872369823f
Original commit date: Tue Jul 3 15:37:08 2018 +0800
Change-Id: Ic241c99b343ce5a4201f6fdf1176acd76d6529e0
CannonLakeFspPkg: FSP build batch update.
One header copied form SiliconPkg was not up-to-date,
FSP build batch should copy it always to ensure consistency.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/BuildFv.cmd

================================================================================ 
Commit: 9791a8e0f8c58d7ded7e65daf12f0dc6d442c3d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:07:58 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: acf421e6941e41c258757fe220db0084c1d0ee26
Original commit date: Mon Jul 2 17:10:43 2018 -0700
[TeamCity] Weekly Update BIOS ID
Increment BIOS Major Version and reset Minor Version to 0
Mon Jul 2 17:10:43 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 776e490a7feedd1c3f66bca3530bb0ef58744e45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:07:57 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: ca7d793c18a77eaad960b5c60ac32243f14f221b
Original commit date: Mon Jul 2 15:43:38 2018 -0700
Change-Id: I0180056b1947682eca3721a097fa97b82cc1aed9
Revert "[WHL] Add additional resources for INT34C2 device."
This reverts commit c175ccb194efcd4187e2b3ed6b63dd6d8ddd205e.
Hsd-es-id: 1806118825
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/HdaI2sCodec.asl

================================================================================ 
Commit: 839a7b1b8b0d81c8925c99a7039e1a356e5143ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:07:12 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: dc9c7fcc969aa0b2eb558e43dc1fe78f82b2af2c
Original commit date: Mon Jul 2 13:41:05 2018 -0700
Change-Id: I5744d498caf72692fe93eae328a94a3da6a60622
Revert "USB BIOS Guide updates implementation"
This reverts commit f4655a526a68f6b5e17dc239f6989eece302ac02.
Hsd-es-id: 2204140470
Tracker-link:
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: c73c905bbcbb8b250db53bd31e7ce71496f180c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:07:12 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: f2ca2a74e407355f062085bd4df4c74e04b513ae
Original commit date: Mon Jul 2 11:35:33 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Mon Jul 2 11:35:33 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 88b45fe97cf874b6ed72c6978e154e069949e574 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:07:11 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: c175ccb194efcd4187e2b3ed6b63dd6d8ddd205e
Original commit date: Thu Apr 26 13:08:19 2018 +0200
Change-Id: Id7644434c76a2d44232e0a653a28f191eef18739
[WHL] Add additional resources for INT34C2 device.
Add i2c resources on 0x12 and 0x10 adress.
Hsd-es-id: 1806118825
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/HdaI2sCodec.asl

================================================================================ 
Commit: 2f1930b574e095d25cdd53756c64d4c336c1fc00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:07:10 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: d002c27cdeb4eb4363db04426f3283b55a803c6e
Original commit date: Sun Jul 1 12:05:01 2018 -0700
[TeamCity] CNL Weekly Update_FSP/RC
Sun Jul 1 12:05:01 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 381efba0ace09c464e73e15eb98aeb05c01fbcdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:07:09 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 02de42d756f9fb4842c7d1ba390e2ccee325721a
Original commit date: Sun Jul 1 11:34:56 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Sun Jul 1 11:34:56 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b814db990ef165ae0f96e00470c8fc11e55c782e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:07:08 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 1b9af499197c6fd9c680b18c7162fa3073bc1d39
Original commit date: Sat Jun 30 11:35:24 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Sat Jun 30 11:35:24 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: eb261a0d636326753432902cce974f449e13c008 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:07:08 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 211cc018563900af516e48e891b40f7d608522a2
Original commit date: Fri Jun 29 11:35:28 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Fri Jun 29 11:35:28 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ac0af895f1c4c1b9c26129b06a2c4624ca443b3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:07:07 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 1c268fc1d822d04f1915413f041e8093f9c7b9a4
Original commit date: Thu Jun 28 16:58:52 2018 -0700
Change-Id: I2b9ad32827e764208cdf555a6b10aa5850d86f53
Title: ChipsetInitWrite HECI error caused due to incorrect maximum ChipsetInit Table and SUS Sub-Table Size
Fix the SUS sub-table buffer overflow.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Include/Private/PchHsio.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c

================================================================================ 
Commit: 0cef3f14dca9008084ab3ac8b54718134930f556 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:07:06 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 5be774c9a1ceab9b9073931e7cd1e9efeb9054e6
Original commit date: Tue Jun 26 10:42:53 2018 +0800
Change-Id: I5afac1a05385ff510ab1e7b61e382bc2d2b5b039
CFL_S82 CNP-H - Security : SUT fail to recover from seamless crisis during upgrade/downgrade of Bios via capsule from EFI shell/OS,SUT Hanging at PC "00F2"
Resolution: 1) Add to publish post-IBB FV FvRecovery3 during Seamless Recovery path and use GetFvRecovery3Base function to get the address.
            2) Check Sata Controller in Raid Mode or not. Because we don't have PEIM driver of Raid yet.
Impacted: CNL\CFL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SeamlessRecoverySupport.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.inf
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c

================================================================================ 
Commit: e14680a26cdd51a2c806a42dfe328e2028112b11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:07:05 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 1bc04dac3d6330fbe9b24080be9e9e49e457973c
Original commit date: Wed Jun 27 10:28:32 2018 -0700
Change-Id: I8f02e36b45b72196db14a63c83069798e0bc697f
Title: [CNL/CFL] Integrate new chipsetinit table with new format
Added new chipsetinit table format for different steppings

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: fe6abe9ce30278770fc0945a723bd77e42073d73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:07:04 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: c28c1a19d3ccd0968a44198f79c147c620076aca
Original commit date: Thu Jun 28 11:35:54 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Thu Jun 28 11:35:54 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: e7c92fde181c04279e42fbc1a0800c23b2c2f3bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:07:04 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 2bef9ec242683c28ce62f1367fcd2da4b7d8749c
Original commit date: Thu Jun 28 11:56:23 2018 +0800
Change-Id: Iaee8eb3a6846a3d2b9f0fc281cf46fcd471a2880
Merge from KBL: CL#596813
[1506112138] Fix ME Klocwork issue for Weekly_129_00_194
Resolution: Change sizeof const issue.
Impacted: JHI command message dump.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Me/Library/Private/DxeBeihaiLib/bhp_impl_ta.c

================================================================================ 
Commit: 2b1779ade59f8cfb30cb1b05ab034179b28e205f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:07:03 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: dcf95b35fb02692482b572f85cd56da51518f63e
Original commit date: Wed Jun 27 18:29:32 2018 -0700
[TeamCity] Weekly Update BIOS ID
Increment BIOS Major Version and reset Minor Version to 0
Wed Jun 27 18:29:32 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 23fadfc6c1afb8a5e0169d74e0452066e376c027 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:07:02 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 5cd10192acb85a286ffbb18c699e87e0537118f7
Original commit date: Wed Jun 27 11:50:15 2018 -0700
Change-Id: Ia01d945acd4b75731848f15ecca82575b6cf96f8
Title: ChipsetInitWrite HECI error caused due to incorrect maximum ChipsetInit Table and SUS Sub-Table Size
The SUS sub-table buffer dynamically allocated based on the sizes of USB2 AFE and ModPHY sub-tables. In addition to that, If the complete ChipsetInitTable size exceeds 8192 bytes before sending the ChipsetInit table to CSME causes ASSERT.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Include/Private/PchHsio.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c

================================================================================ 
Commit: 50c7fdf7fd7b3cb71e1b7a6093b75b7e2da69754 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:07:01 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: e1205586009ac1f03c6eda9c5a61209a750453ec
Original commit date: Fri Jun 15 14:11:39 2018 -0700
Change-Id: I80b907351ece98a8abe0cd56f199303a5ade0e3e
CannonLakeSiliconPkg: [1305773101][CFL][CNP][OC][MRC] MRC doesn't train XMP profiles with 100MHz refclk correctly
Expected Behavior
When an XMP DIMM has a frequency that can only be achieved with a 100MHz clock, MRC should use that. e.g. 3400MHz.
Actual Behavior
MRC chooses the closest frequency with 133MHz refclk. 3400->3333
Solution
Adjust the checks within SPD Processing to properly compare which RefClk/Ratio combination will provide the closest frequency given the DIMM's tCK value.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 594addd5700826a7c679ef1242eb2c123f7a838a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:06:39 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: bf205f2e66f8921206a293cf5b3343a2b708dd4d
Original commit date: Mon Jun 18 12:14:23 2018 -0700
Change-Id: I01e843402c350ab7de2de8eafc49dcaf3d16d61f
CFL [CNP-PCH] New CFL Platform VR POR file WW2318
Removed CFLu 4+2F. Add support for CFL U 2+3e 28W.
Hsd-es-id:1305758180
Tracker-link:
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c
CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h

================================================================================ 
Commit: 319e523e9a472a79ecff766de960f14c0503e673 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:06:38 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 55ed7de7ee194b2b7eb3f2b09732b58f0fd6c92d
Original commit date: Tue Jun 19 15:12:52 2018 -0700
Change-Id: I9b9450aa54c26bf64e833d9e89e17ada4f115136
CNL/CFl Refcode: SklPegDmiRecipe() skip the last bundle for PEG10, PEG11
Hsd-es-id: 1407287422

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c

================================================================================ 
Commit: bbafcb4e53080fab2c1d3a33f4e04449864e67c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:06:09 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 049a71472303f2561a7c4fde3e723561f5f59117
Original commit date: Wed Jun 20 15:05:17 2018 -0700
Change-Id: Ibc0f13504edf84083256dca810bb59e91e3bef3b
EnergyEfficientTurbo Default Setting on CFL-S 6+2 SKU with KBL
Disable it for CFL S ( 4+2, 2+2, 6+2, 8+2) SKUs
Hsd-es-id:1506128337
Tracker-Link:
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: 8a50b3348870dd9126bff7fcf0a5bfd5345b9dab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:06:09 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: fa54d1c66a04e60e7aa748b2da2516ef74e4fee4
Original commit date: Wed Jun 20 14:43:33 2018 -0700
Change-Id: I176948015d1f611db49692132ed419870b02f32b
[CFL] Possible out-of-bounds memory writes
Resolution: Fixing logic errors in loop boundary check.
Impacted platforms: CFL, CNL, WHL
Hsd-es-id: 2204171878

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Library/DxeAslUpdateLib/DxeAslUpdateLib.c

================================================================================ 
Commit: 24e312733c67c90f2e6f509d100245a9f5afbf7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:05:42 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: a6e599067c1065ec28797c52cc649a30636de946
Original commit date: Wed Jun 20 15:22:52 2018 -0700
Change-Id: I36e62f742710eaf7bbb3559186713ca7ff3fb923
XHCI stack has local variable buffer overflow
Resolution: Integrating the SSG core security patch.
Impacted Platforms: CFL, CNL, WHL
Hsd-es-id: 204171593

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Usb/UsbBusDxe/ComponentName.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Usb/UsbBusDxe/UsbBus.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Usb/UsbBusDxe/UsbBus.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Usb/UsbBusDxe/UsbBusDxe.inf
CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Usb/UsbBusDxe/UsbBusDxe.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Usb/UsbBusDxe/UsbBusDxeExtra.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Usb/UsbBusDxe/UsbDesc.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Usb/UsbBusDxe/UsbDesc.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Usb/UsbBusDxe/UsbEnumer.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Usb/UsbBusDxe/UsbEnumer.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Usb/UsbBusDxe/UsbHub.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Usb/UsbBusDxe/UsbHub.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Usb/UsbBusDxe/UsbUtility.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Usb/UsbBusDxe/UsbUtility.h
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 83b0b5f847ae80aed7ca28bb89cda83fec0d0465 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 15:05:12 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: f4655a526a68f6b5e17dc239f6989eece302ac02
Original commit date: Fri Jun 15 10:55:56 2018 +0200
Change-Id: I807f791e7382740d25c9dec4477bfdfbca688cb8
USB BIOS Guide updates implementation
Updated xHCI programming to reflect rev17 of USB v16 BIOS Guide
Hsd-es-id: 2204140470
Tracker-link:
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: 2c299015d316093c4b5c76f5bca205a13b9585f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 14:59:26 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: f9486dfb7d38b080b2ef38779c876211cf189871
Original commit date: Wed Jun 20 14:25:09 2018 +0200
Change-Id: If14c6c7e955b45273bd74b0d08bc96c077026e4b
Put Post Silicon USB2 tuned AFE settings in CFL-H RVP platform
Updated of electrical parameters of USB2 ports
Hsd-es-id: 2007356033
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c

================================================================================ 
Commit: b3c0f1041210de30cbd02141fc0251a8de020f02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 14:59:23 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 9f4748790aa0029074f8e73ad783b96bb98dead6
Original commit date: Mon Jun 25 15:30:47 2018 +0530
Change-Id: I1477aae93239a13b2382c75c8088bf41bd1aa050
[WHL-U42][PM][RS4]:GT info is showing as GT-1 in bios instead of GT-2(REJP silicon) after doing TBT settings in bIOS
Resolution : When TBT is enabled, Above 4GB MMIO support is enabled and it requires to read 64bit GTTMMADR value.
Hsd-es-id: 1605356610

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 9b6f731fc1298df6a304eb8184fc8cb505c8239f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 14:59:20 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: f2375476d65ea6f0c1a091d9ea1b6889c9a479f8
Original commit date: Wed Jun 27 11:35:40 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Wed Jun 27 11:35:40 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8a772ab3a0a35dcf9ec670d17950fa3cc53f0698 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 14:59:17 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: b00eea3e1d1c3b63154ea3634ab4387f513d9c7e
Original commit date: Tue Jun 26 11:35:56 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Tue Jun 26 11:35:56 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d42bf86324655630ae70935347babcf3e2000dcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 14:59:12 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 04f11ef974b7de40b5c66ceb4d65a1fd5b374dc0
Original commit date: Mon Jun 25 11:35:41 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Mon Jun 25 11:35:41 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f57dcb99ba575cf7dbed940082f8e2981dce960e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 14:59:09 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 33a775c5b7cd9502517344ea53916925e9c9dafe
Original commit date: Sun Jun 24 12:05:31 2018 -0700
[TeamCity] CNL Weekly Update_FSP/RC
Sun Jun 24 12:05:31 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: bbde00aea2918b91ba79ea92ceeb0a54990e0b84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 14:59:07 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: f5949e52f94f8206b6ca0ae93e33d185b9fce408
Original commit date: Sun Jun 24 11:34:49 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Sun Jun 24 11:34:49 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: aaaa6c63c00d9b21c9d7914120b17529164e333f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 14:59:04 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 4a5171e5af86786cb61c32484406b64f49a9d3dd
Original commit date: Sat Jun 23 11:37:01 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Sat Jun 23 11:37:01 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 94565555907751adaa8aa03ecc01422acd79ea56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 14:59:01 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 84254a494f7d4ffdacbbc5191ad07aedeee79eb2
Original commit date: Fri Jun 22 11:35:42 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Fri Jun 22 11:35:42 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 6dfbc950a033cc605b4064171e1a73f5ef737d0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 14:58:58 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 8991b5016a75dfc3611812b2c2b7f28123b8f543
Original commit date: Fri Jun 1 14:04:52 2018 -0700
Change-Id: I8c67ae70e8475f44203e967d333501a44fab0784
Update CFL U0 with Patch 0x96

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 058b146aea96c97befdaf9d7408916fb15b8264d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 14:58:55 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 77d1c57ae903c15471910a947bcaa47035d9a38e
Original commit date: Thu Jun 21 11:35:12 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Thu Jun 21 11:35:12 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ed9da2da7615437426906c7aea8e6dba6c725f50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 6 14:58:51 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: ce24e4e01e98bacf50bf933c6a0de422d1b9022d
Original commit date: Wed Jun 20 11:35:51 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Wed Jun 20 11:35:51 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec
