
*** Running vivado
    with args -log vga_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_module.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source vga_module.tcl -notrace
Command: synth_design -top vga_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21580 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 297.555 ; gain = 77.156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_module' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/vga_module.vhd:44]
INFO: [Synth 8-3491] module 'sync_signals_generator' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/sync_signal_generator.vhd:7' bound to instance 'VGA_SYNC' of component 'sync_signals_generator' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/vga_module.vhd:145]
INFO: [Synth 8-638] synthesizing module 'sync_signals_generator' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/sync_signal_generator.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sync_signals_generator' (1#1) [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/sync_signal_generator.vhd:18]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'up_down_counter' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/up_down_counter.vhd:6' bound to instance 'CHANGE_BOX_SIZE' of component 'up_down_counter' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/vga_module.vhd:155]
INFO: [Synth 8-638] synthesizing module 'up_down_counter' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/up_down_counter.vhd:18]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_down_counter' (2#1) [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/up_down_counter.vhd:18]
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/clock_divider.vhd:4' bound to instance 'DIVIDER' of component 'clock_divider' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/vga_module.vhd:167]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/clock_divider.vhd:20]
	Parameter period bound to: 3 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:6' bound to instance 'megaHzClock_25MHz' of component 'downcounter' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/clock_divider.vhd:50]
INFO: [Synth 8-638] synthesizing module 'downcounter' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:16]
	Parameter period bound to: 3 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'downcounter' (3#1) [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:16]
	Parameter period bound to: 99999 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:6' bound to instance 'kiloHzClock' of component 'downcounter' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/clock_divider.vhd:63]
INFO: [Synth 8-638] synthesizing module 'downcounter__parameterized1' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:16]
	Parameter period bound to: 99999 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'downcounter__parameterized1' (3#1) [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:16]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:6' bound to instance 'hundredHzClock' of component 'downcounter' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/clock_divider.vhd:76]
INFO: [Synth 8-638] synthesizing module 'downcounter__parameterized3' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:16]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'downcounter__parameterized3' (3#1) [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:16]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:6' bound to instance 'tenHzClock' of component 'downcounter' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/clock_divider.vhd:89]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:6' bound to instance 'oneHzClock' of component 'downcounter' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/clock_divider.vhd:102]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:6' bound to instance 'singleSecondsClock' of component 'downcounter' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/clock_divider.vhd:115]
	Parameter period bound to: 5 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:6' bound to instance 'tensSecondsClock' of component 'downcounter' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/clock_divider.vhd:128]
INFO: [Synth 8-638] synthesizing module 'downcounter__parameterized5' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:16]
	Parameter period bound to: 5 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'downcounter__parameterized5' (3#1) [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:16]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:6' bound to instance 'singleMinutesClock' of component 'downcounter' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/clock_divider.vhd:141]
	Parameter period bound to: 5 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:6' bound to instance 'tensMinutesClock' of component 'downcounter' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/clock_divider.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (4#1) [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/clock_divider.vhd:20]
INFO: [Synth 8-3491] module 'vga_stripes_dff2' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/vga_stripes_dff2.vhd:4' bound to instance 'STRIPES_DFF' of component 'vga_stripes_dff2' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/vga_module.vhd:180]
INFO: [Synth 8-638] synthesizing module 'vga_stripes_dff2' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/vga_stripes_dff2.vhd:14]
INFO: [Synth 8-226] default block is never used [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/vga_stripes_dff2.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'vga_stripes_dff2' (5#1) [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/vga_stripes_dff2.vhd:14]
INFO: [Synth 8-3491] module 'bouncing_box' declared at 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/bouncing_box.vhd:6' bound to instance 'BOX' of component 'bouncing_box' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/vga_module.vhd:190]
INFO: [Synth 8-638] synthesizing module 'bouncing_box' [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/bouncing_box.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'bouncing_box' (6#1) [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/bouncing_box.vhd:20]
INFO: [Synth 8-226] default block is never used [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/vga_module.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'vga_module' (7#1) [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/vga_module.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 336.633 ; gain = 116.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 336.633 ; gain = 116.234
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/Basys3_VGA_reference.xdc]
Finished Parsing XDC File [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/Basys3_VGA_reference.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/Basys3_VGA_reference.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.303 . Memory (MB): peak = 638.594 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 638.594 ; gain = 418.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 638.594 ; gain = 418.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 638.594 ; gain = 418.195
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element current_hor_pos_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/sync_signal_generator.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element current_ver_pos_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/sync_signal_generator.vhd:44]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/up_down_counter.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element current_val_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/up_down_counter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element current_count_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element current_count_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:30]
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'vga_stripes_dff2'
WARNING: [Synth 8-6014] Unused sequential element CurrentState_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/vga_stripes_dff2.vhd:76]
INFO: [Synth 8-5544] ROM "R" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "G" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element count_pixels_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/vga_stripes_dff2.vhd:75]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/bouncing_box.vhd:63]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/bouncing_box.vhd:46]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/bouncing_box.vhd:85]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/bouncing_box.vhd:84]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/bouncing_box.vhd:64]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/bouncing_box.vhd:47]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/bouncing_box.vhd:85]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/bouncing_box.vhd:84]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/bouncing_box.vhd:64]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/bouncing_box.vhd:47]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/bouncing_box.vhd:85]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/bouncing_box.vhd:84]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/bouncing_box.vhd:64]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/bouncing_box.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element redraw_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/bouncing_box.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element box_loc_x_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/bouncing_box.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element box_loc_y_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/bouncing_box.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element CurrentState_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/vga_stripes_dff2.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element CurrentState_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/vga_stripes_dff2.vhd:76]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   white |                              000 |                              000
                  yellow |                              001 |                              001
                    cyan |                              010 |                              010
                   green |                              011 |                              011
                 magenta |                              100 |                              100
                    blue |                              101 |                              110
                     red |                              110 |                              101
                   black |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'sequential' in module 'vga_stripes_dff2'
WARNING: [Synth 8-6014] Unused sequential element CurrentState_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/vga_stripes_dff2.vhd:76]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 638.594 ; gain = 418.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   8 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module sync_signals_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
Module up_down_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module downcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module downcounter__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module downcounter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module downcounter__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module vga_stripes_dff2 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 3     
	  11 Input      3 Bit        Muxes := 1     
Module bouncing_box 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element kiloHzClock/current_count_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/tensMinutesClock/i_zero_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element VGA_SYNC/current_hor_pos_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/sync_signal_generator.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element VGA_SYNC/current_ver_pos_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/sync_signal_generator.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element CHANGE_BOX_SIZE/current_val_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/up_down_counter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/hundredHzClock/current_count_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/tenHzClock/current_count_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/oneHzClock/current_count_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/singleSecondsClock/current_count_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/singleMinutesClock/current_count_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/kiloHzClock/current_count_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element STRIPES_DFF/count_pixels_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/vga_stripes_dff2.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element BOX/redraw_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/bouncing_box.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element BOX/box_loc_x_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/bouncing_box.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element BOX/box_loc_y_reg was removed.  [C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/bouncing_box.vhd:37]
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tenHzClock/current_count_reg[3]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tenHzClock/current_count_reg[2]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tenHzClock/current_count_reg[1]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tenHzClock/current_count_reg[0]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tenHzClock/i_zero_reg) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/oneHzClock/current_count_reg[3]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/oneHzClock/current_count_reg[2]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/oneHzClock/current_count_reg[1]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/oneHzClock/current_count_reg[0]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/oneHzClock/i_zero_reg) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleSecondsClock/current_count_reg[3]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleSecondsClock/current_count_reg[2]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleSecondsClock/current_count_reg[1]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleSecondsClock/current_count_reg[0]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleSecondsClock/i_zero_reg) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tensSecondsClock/current_count_reg[2]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tensSecondsClock/current_count_reg[1]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tensSecondsClock/current_count_reg[0]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tensSecondsClock/i_zero_reg) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleMinutesClock/current_count_reg[3]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleMinutesClock/current_count_reg[2]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleMinutesClock/current_count_reg[1]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleMinutesClock/current_count_reg[0]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleMinutesClock/i_zero_reg) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tensMinutesClock/current_count_reg[2]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tensMinutesClock/current_count_reg[1]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tensMinutesClock/current_count_reg[0]) is unused and will be removed from module vga_module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 638.594 ; gain = 418.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 638.594 ; gain = 418.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 638.594 ; gain = 418.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 638.594 ; gain = 418.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 638.594 ; gain = 418.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 638.594 ; gain = 418.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 638.594 ; gain = 418.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 638.594 ; gain = 418.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 638.594 ; gain = 418.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 638.594 ; gain = 418.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    51|
|3     |LUT1   |    17|
|4     |LUT2   |   161|
|5     |LUT3   |    24|
|6     |LUT4   |    31|
|7     |LUT5   |    38|
|8     |LUT6   |    51|
|9     |FDCE   |    98|
|10    |FDPE   |    22|
|11    |IBUF   |    18|
|12    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+----------------------------+------+
|      |Instance              |Module                      |Cells |
+------+----------------------+----------------------------+------+
|1     |top                   |                            |   527|
|2     |  BOX                 |bouncing_box                |   137|
|3     |  CHANGE_BOX_SIZE     |up_down_counter             |    29|
|4     |  DIVIDER             |clock_divider               |    70|
|5     |    hundredHzClock    |downcounter__parameterized3 |    11|
|6     |    kiloHzClock       |downcounter__parameterized1 |    53|
|7     |    megaHzClock_25MHz |downcounter                 |     6|
|8     |  STRIPES_DFF         |vga_stripes_dff2            |   115|
|9     |  VGA_SYNC            |sync_signals_generator      |   142|
+------+----------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 638.594 ; gain = 418.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 55 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 638.594 ; gain = 116.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 638.594 ; gain = 418.195
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

70 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:51 . Memory (MB): peak = 638.594 ; gain = 418.555
INFO: [Common 17-1381] The checkpoint 'C:/Users/Owner/Documents/Aaron/Aarons_School_Work/ENGG_Year_3/ENEL_453/Lab5/VGA_Reaction_Game/vga_test.runs/synth_1/vga_module.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 638.594 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 14 17:55:54 2018...
