// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "01/15/2018 15:06:44"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module LTC1744_T01_TOP (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	Clk,
	Rst_n,
	data0,
	FST3253_0,
	FST3253_OEN_0,
	ENC_P_0,
	ENC_N_0,
	OF_0,
	data1,
	FST3253_1,
	FST3253_OEN_1,
	ENC_P_1,
	ENC_N_1,
	OF_1,
	data2,
	FST3253_2,
	FST3253_OEN_2,
	ENC_P_2,
	ENC_N_2,
	OF_2,
	led,
	Cs_n,
	Clk_out,
	MOSI,
	finish_n_led);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	Clk;
input 	Rst_n;
input 	[15:0] data0;
output 	[1:0] FST3253_0;
output 	FST3253_OEN_0;
output 	ENC_P_0;
output 	ENC_N_0;
input 	OF_0;
input 	[15:0] data1;
output 	[1:0] FST3253_1;
output 	FST3253_OEN_1;
output 	ENC_P_1;
output 	ENC_N_1;
input 	OF_1;
input 	[15:0] data2;
output 	[1:0] FST3253_2;
output 	FST3253_OEN_2;
output 	ENC_P_2;
output 	ENC_N_2;
input 	OF_2;
output 	led;
output 	Cs_n;
output 	Clk_out;
output 	MOSI;
output 	finish_n_led;

// Design Ports Information
// FST3253_0[0]	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FST3253_0[1]	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FST3253_OEN_0	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENC_P_0	=>  Location: PIN_10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENC_N_0	=>  Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OF_0	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FST3253_1[0]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FST3253_1[1]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FST3253_OEN_1	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENC_P_1	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENC_N_1	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OF_1	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FST3253_2[0]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FST3253_2[1]	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FST3253_OEN_2	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENC_P_2	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENC_N_2	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OF_2	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// led	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Cs_n	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Clk_out	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MOSI	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// finish_n_led	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Rst_n	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Clk	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data2[5]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data1[5]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data0[5]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data2[6]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data1[6]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data0[6]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data1[7]	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data2[7]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data0[7]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data1[4]	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data2[4]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data0[4]	=>  Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data1[10]	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data2[10]	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data0[10]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data2[9]	=>  Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data1[9]	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data0[9]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data2[11]	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data1[11]	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data0[11]	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data1[8]	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data2[8]	=>  Location: PIN_111,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data0[8]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data2[13]	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data1[13]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data0[13]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data2[14]	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data1[14]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data0[14]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data1[15]	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data2[15]	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data0[15]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data2[12]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data1[12]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data0[12]	=>  Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data1[2]	=>  Location: PIN_46,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data2[2]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data0[2]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data0[1]	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data1[1]	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data2[1]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data0[3]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data1[3]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data2[3]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data0[0]	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data1[0]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data2[0]	=>  Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ADC_v.sdo");
// synopsys translate_on

wire \OF_0~input_o ;
wire \OF_1~input_o ;
wire \OF_2~input_o ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ;
wire \Clk~input_o ;
wire \pll_200_0|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \LTC1744_T01_00|counter[0]~14_combout ;
wire \Rst_n~input_o ;
wire \LTC1744_T01_00|counter[0]~15 ;
wire \LTC1744_T01_00|counter[1]~16_combout ;
wire \LTC1744_T01_00|counter[1]~17 ;
wire \LTC1744_T01_00|counter[2]~18_combout ;
wire \LTC1744_T01_00|counter[2]~19 ;
wire \LTC1744_T01_00|counter[3]~20_combout ;
wire \LTC1744_T01_00|counter[3]~21 ;
wire \LTC1744_T01_00|counter[4]~22_combout ;
wire \LTC1744_T01_00|counter[4]~23 ;
wire \LTC1744_T01_00|counter[5]~24_combout ;
wire \LTC1744_T01_00|counter[5]~25 ;
wire \LTC1744_T01_00|counter[6]~26_combout ;
wire \LTC1744_T01_00|LessThan0~3_combout ;
wire \LTC1744_T01_00|LessThan0~2_combout ;
wire \LTC1744_T01_00|counter[6]~27 ;
wire \LTC1744_T01_00|counter[7]~28_combout ;
wire \LTC1744_T01_00|counter[7]~29 ;
wire \LTC1744_T01_00|counter[8]~30_combout ;
wire \LTC1744_T01_00|counter[8]~31 ;
wire \LTC1744_T01_00|counter[9]~32_combout ;
wire \LTC1744_T01_00|counter[9]~33 ;
wire \LTC1744_T01_00|counter[10]~34_combout ;
wire \LTC1744_T01_00|counter[10]~35 ;
wire \LTC1744_T01_00|counter[11]~36_combout ;
wire \LTC1744_T01_00|LessThan0~0_combout ;
wire \LTC1744_T01_00|counter[11]~37 ;
wire \LTC1744_T01_00|counter[12]~38_combout ;
wire \LTC1744_T01_00|counter[12]~39 ;
wire \LTC1744_T01_00|counter[13]~40_combout ;
wire \LTC1744_T01_00|LessThan0~1_combout ;
wire \LTC1744_T01_00|LessThan0~4_combout ;
wire \LTC1744_T01_00|Equal3~0_combout ;
wire \LTC1744_T01_00|Equal3~1_combout ;
wire \LTC1744_T01_00|Equal3~2_combout ;
wire \LTC1744_T01_00|FST3253[0]~0_combout ;
wire \LTC1744_T01_00|Equal3~3_combout ;
wire \LTC1744_T01_00|FST3253[1]~1_combout ;
wire \LTC1744_T01_00|Equal4~0_combout ;
wire \LTC1744_T01_00|Equal0~0_combout ;
wire \LTC1744_T01_00|Equal2~0_combout ;
wire \LTC1744_T01_00|Selector2~0_combout ;
wire \LTC1744_T01_00|OE_n~q ;
wire \LTC1744_T01_00|Equal0~1_combout ;
wire \LTC1744_T01_00|Equal0~2_combout ;
wire \LTC1744_T01_00|Selector0~0_combout ;
wire \LTC1744_T01_00|ENC_P~q ;
wire \LTC1744_T01_00|ENC_N~q ;
wire \Clk~inputclkctrl_outclk ;
wire \led_control01|counter[0]~24_combout ;
wire \led_control01|counter[0]~25 ;
wire \led_control01|counter[1]~26_combout ;
wire \led_control01|counter[1]~27 ;
wire \led_control01|counter[2]~28_combout ;
wire \led_control01|counter[2]~29 ;
wire \led_control01|counter[3]~30_combout ;
wire \led_control01|counter[3]~31 ;
wire \led_control01|counter[4]~32_combout ;
wire \led_control01|counter[4]~33 ;
wire \led_control01|counter[5]~34_combout ;
wire \led_control01|counter[5]~35 ;
wire \led_control01|counter[6]~36_combout ;
wire \led_control01|counter[6]~37 ;
wire \led_control01|counter[7]~38_combout ;
wire \led_control01|counter[7]~39 ;
wire \led_control01|counter[8]~40_combout ;
wire \led_control01|counter[8]~41 ;
wire \led_control01|counter[9]~42_combout ;
wire \led_control01|counter[9]~43 ;
wire \led_control01|counter[10]~44_combout ;
wire \led_control01|counter[10]~45 ;
wire \led_control01|counter[11]~46_combout ;
wire \led_control01|counter[11]~47 ;
wire \led_control01|counter[12]~48_combout ;
wire \led_control01|counter[12]~49 ;
wire \led_control01|counter[13]~50_combout ;
wire \led_control01|counter[13]~51 ;
wire \led_control01|counter[14]~52_combout ;
wire \led_control01|counter[14]~53 ;
wire \led_control01|counter[15]~54_combout ;
wire \led_control01|counter[15]~55 ;
wire \led_control01|counter[16]~56_combout ;
wire \led_control01|counter[16]~57 ;
wire \led_control01|counter[17]~58_combout ;
wire \led_control01|counter[17]~59 ;
wire \led_control01|counter[18]~60_combout ;
wire \led_control01|LessThan0~2_combout ;
wire \led_control01|LessThan0~4_combout ;
wire \led_control01|counter[18]~61 ;
wire \led_control01|counter[19]~62_combout ;
wire \led_control01|LessThan0~0_combout ;
wire \led_control01|LessThan0~1_combout ;
wire \led_control01|LessThan0~3_combout ;
wire \led_control01|counter[19]~63 ;
wire \led_control01|counter[20]~64_combout ;
wire \led_control01|LessThan0~5_combout ;
wire \led_control01|counter[20]~65 ;
wire \led_control01|counter[21]~66_combout ;
wire \led_control01|counter[21]~67 ;
wire \led_control01|counter[22]~68_combout ;
wire \led_control01|counter[22]~69 ;
wire \led_control01|counter[23]~70_combout ;
wire \led_control01|LessThan0~6_combout ;
wire \led_control01|led~0_combout ;
wire \led_control01|led~q ;
wire \timer0|cnt_store_4point~1_combout ;
wire \timer0|en_store_4point~0_combout ;
wire \LTC1744_T01_02|Decoder0~3_combout ;
wire \LTC1744_T01_00|Selector3~0_combout ;
wire \LTC1744_T01_00|Selector3~1_combout ;
wire \LTC1744_T01_00|en_cnt_one_turn~q ;
wire \LTC1744_T01_00|cnt_one_turn_delay[1]~0_combout ;
wire \LTC1744_T01_00|cnt_one_turn_delay[0]~1_combout ;
wire \LTC1744_T01_00|one_turn~0_combout ;
wire \LTC1744_T01_00|one_turn~q ;
wire \timer0|one_turn_0~feeder_combout ;
wire \timer0|one_turn_0~q ;
wire \timer0|one_turn_1~q ;
wire \timer0|one_turn_2~q ;
wire \timer0|en_store_4point~1_combout ;
wire \timer0|en_store_4point~q ;
wire \timer0|cnt_store_4point~0_combout ;
wire \timer0|Add0~0_combout ;
wire \timer0|Add0~1 ;
wire \timer0|Add0~2_combout ;
wire \timer0|Add0~3 ;
wire \timer0|Add0~4_combout ;
wire \find_start_00|Add0~0_combout ;
wire \data0[13]~input_o ;
wire \LTC1744_T01_00|data_out0[13]~feeder_combout ;
wire \LTC1744_T01_02|Decoder0~2_combout ;
wire \find_start_00|data_0[13]~feeder_combout ;
wire \data0[15]~input_o ;
wire \LTC1744_T01_00|data_out0[15]~feeder_combout ;
wire \find_start_00|data_0[15]~feeder_combout ;
wire \data0[12]~input_o ;
wire \data0[14]~input_o ;
wire \find_start_00|data_0[14]~feeder_combout ;
wire \find_start_00|LessThan3~0_combout ;
wire \data0[8]~input_o ;
wire \LTC1744_T01_00|data_out0[8]~feeder_combout ;
wire \data0[10]~input_o ;
wire \data0[7]~input_o ;
wire \data0[9]~input_o ;
wire \LTC1744_T01_00|data_out0[9]~feeder_combout ;
wire \find_start_00|data_0[9]~feeder_combout ;
wire \find_start_00|LessThan3~1_combout ;
wire \data0[3]~input_o ;
wire \LTC1744_T01_00|data_out0[3]~feeder_combout ;
wire \data0[2]~input_o ;
wire \LTC1744_T01_00|data_out0[2]~feeder_combout ;
wire \find_start_00|data_0[2]~feeder_combout ;
wire \data0[0]~input_o ;
wire \data0[1]~input_o ;
wire \find_start_00|data_0[1]~feeder_combout ;
wire \find_start_00|LessThan3~2_combout ;
wire \data0[4]~input_o ;
wire \LTC1744_T01_00|data_out0[4]~feeder_combout ;
wire \data0[5]~input_o ;
wire \LTC1744_T01_00|data_out0[5]~feeder_combout ;
wire \find_start_00|LessThan3~3_combout ;
wire \data0[6]~input_o ;
wire \LTC1744_T01_00|data_out0[6]~feeder_combout ;
wire \data0[11]~input_o ;
wire \LTC1744_T01_00|data_out0[11]~feeder_combout ;
wire \find_start_00|data_0[11]~feeder_combout ;
wire \find_start_00|LessThan3~4_combout ;
wire \find_start_00|data_1[15]~feeder_combout ;
wire \find_start_00|data_2[15]~feeder_combout ;
wire \find_start_00|data_1[14]~feeder_combout ;
wire \find_start_00|data_2[14]~feeder_combout ;
wire \find_start_00|data_3[14]~feeder_combout ;
wire \find_start_00|data_2[13]~feeder_combout ;
wire \find_start_00|data_3[13]~feeder_combout ;
wire \find_start_00|data_1[11]~feeder_combout ;
wire \find_start_00|data_2[11]~feeder_combout ;
wire \find_start_00|data_1[10]~feeder_combout ;
wire \find_start_00|data_2[10]~feeder_combout ;
wire \find_start_00|data_3[10]~feeder_combout ;
wire \find_start_00|data_1[9]~feeder_combout ;
wire \find_start_00|data_2[9]~feeder_combout ;
wire \find_start_00|data_3[9]~feeder_combout ;
wire \find_start_00|data_1[8]~feeder_combout ;
wire \find_start_00|data_2[8]~feeder_combout ;
wire \find_start_00|data_3[8]~feeder_combout ;
wire \find_start_00|data_1[6]~feeder_combout ;
wire \find_start_00|data_2[6]~feeder_combout ;
wire \find_start_00|data_3[6]~feeder_combout ;
wire \find_start_00|data_1[5]~feeder_combout ;
wire \find_start_00|data_3[5]~feeder_combout ;
wire \find_start_00|data_1[4]~feeder_combout ;
wire \find_start_00|data_1[3]~feeder_combout ;
wire \find_start_00|data_2[3]~feeder_combout ;
wire \find_start_00|data_3[3]~feeder_combout ;
wire \find_start_00|data_1[2]~feeder_combout ;
wire \find_start_00|data_2[2]~feeder_combout ;
wire \find_start_00|data_3[2]~feeder_combout ;
wire \find_start_00|data_1[1]~feeder_combout ;
wire \find_start_00|data_2[1]~feeder_combout ;
wire \find_start_00|data_3[1]~feeder_combout ;
wire \find_start_00|LessThan1~1_cout ;
wire \find_start_00|LessThan1~3_cout ;
wire \find_start_00|LessThan1~5_cout ;
wire \find_start_00|LessThan1~7_cout ;
wire \find_start_00|LessThan1~9_cout ;
wire \find_start_00|LessThan1~11_cout ;
wire \find_start_00|LessThan1~13_cout ;
wire \find_start_00|LessThan1~15_cout ;
wire \find_start_00|LessThan1~17_cout ;
wire \find_start_00|LessThan1~19_cout ;
wire \find_start_00|LessThan1~21_cout ;
wire \find_start_00|LessThan1~23_cout ;
wire \find_start_00|LessThan1~25_cout ;
wire \find_start_00|LessThan1~27_cout ;
wire \find_start_00|LessThan1~29_cout ;
wire \find_start_00|LessThan1~30_combout ;
wire \find_start_00|LessThan2~1_cout ;
wire \find_start_00|LessThan2~3_cout ;
wire \find_start_00|LessThan2~5_cout ;
wire \find_start_00|LessThan2~7_cout ;
wire \find_start_00|LessThan2~9_cout ;
wire \find_start_00|LessThan2~11_cout ;
wire \find_start_00|LessThan2~13_cout ;
wire \find_start_00|LessThan2~15_cout ;
wire \find_start_00|LessThan2~17_cout ;
wire \find_start_00|LessThan2~19_cout ;
wire \find_start_00|LessThan2~21_cout ;
wire \find_start_00|LessThan2~23_cout ;
wire \find_start_00|LessThan2~25_cout ;
wire \find_start_00|LessThan2~27_cout ;
wire \find_start_00|LessThan2~29_cout ;
wire \find_start_00|LessThan2~30_combout ;
wire \find_start_00|LessThan0~1_cout ;
wire \find_start_00|LessThan0~3_cout ;
wire \find_start_00|LessThan0~5_cout ;
wire \find_start_00|LessThan0~7_cout ;
wire \find_start_00|LessThan0~9_cout ;
wire \find_start_00|LessThan0~11_cout ;
wire \find_start_00|LessThan0~13_cout ;
wire \find_start_00|LessThan0~15_cout ;
wire \find_start_00|LessThan0~17_cout ;
wire \find_start_00|LessThan0~19_cout ;
wire \find_start_00|LessThan0~21_cout ;
wire \find_start_00|LessThan0~23_cout ;
wire \find_start_00|LessThan0~25_cout ;
wire \find_start_00|LessThan0~27_cout ;
wire \find_start_00|LessThan0~29_cout ;
wire \find_start_00|LessThan0~30_combout ;
wire \find_start_00|always1~0_combout ;
wire \find_start_00|find_ok~0_combout ;
wire \find_start_00|find_ok~q ;
wire \find_start_00|always2~0_combout ;
wire \find_start_00|Add0~1 ;
wire \find_start_00|Add0~2_combout ;
wire \find_start_00|Add0~3 ;
wire \find_start_00|Add0~4_combout ;
wire \find_start_00|Add0~5 ;
wire \find_start_00|Add0~6_combout ;
wire \find_start_00|Add0~7 ;
wire \find_start_00|Add0~8_combout ;
wire \find_start_00|counter~9_combout ;
wire \find_start_00|Add0~9 ;
wire \find_start_00|Add0~10_combout ;
wire \find_start_00|counter~8_combout ;
wire \find_start_00|Add0~11 ;
wire \find_start_00|Add0~12_combout ;
wire \find_start_00|Add0~13 ;
wire \find_start_00|Add0~14_combout ;
wire \find_start_00|counter~7_combout ;
wire \find_start_00|Add0~15 ;
wire \find_start_00|Add0~16_combout ;
wire \find_start_00|Add0~17 ;
wire \find_start_00|Add0~18_combout ;
wire \find_start_00|counter~6_combout ;
wire \find_start_00|Add0~19 ;
wire \find_start_00|Add0~20_combout ;
wire \find_start_00|counter~5_combout ;
wire \find_start_00|Add0~21 ;
wire \find_start_00|Add0~22_combout ;
wire \find_start_00|counter~4_combout ;
wire \find_start_00|Add0~23 ;
wire \find_start_00|Add0~24_combout ;
wire \find_start_00|counter~3_combout ;
wire \find_start_00|Add0~25 ;
wire \find_start_00|Add0~26_combout ;
wire \find_start_00|counter~2_combout ;
wire \find_start_00|Add0~27 ;
wire \find_start_00|Add0~28_combout ;
wire \find_start_00|counter~1_combout ;
wire \find_start_00|Add0~29 ;
wire \find_start_00|Add0~30_combout ;
wire \find_start_00|counter~0_combout ;
wire \find_start_00|Add0~31 ;
wire \find_start_00|Add0~32_combout ;
wire \find_start_00|Add0~33 ;
wire \find_start_00|Add0~34_combout ;
wire \find_start_00|Add0~35 ;
wire \find_start_00|Add0~36_combout ;
wire \find_start_00|Add0~37 ;
wire \find_start_00|Add0~38_combout ;
wire \find_start_00|Equal0~1_combout ;
wire \find_start_00|Equal0~2_combout ;
wire \find_start_00|Equal0~0_combout ;
wire \find_start_00|Equal0~4_combout ;
wire \find_start_00|Equal0~3_combout ;
wire \find_start_00|Equal0~5_combout ;
wire \find_start_00|Equal0~6_combout ;
wire \find_start_00|Samp_en~0_combout ;
wire \find_start_00|Samp_en~q ;
wire \timer0|one_turn_count[4]~1_combout ;
wire \timer0|Add0~5 ;
wire \timer0|Add0~6_combout ;
wire \timer0|Add0~7 ;
wire \timer0|Add0~9 ;
wire \timer0|Add0~10_combout ;
wire \timer0|Add0~11 ;
wire \timer0|Add0~12_combout ;
wire \timer0|one_turn_count[6]~4_combout ;
wire \timer0|Add0~13 ;
wire \timer0|Add0~14_combout ;
wire \timer0|Add0~15 ;
wire \timer0|Add0~16_combout ;
wire \timer0|one_turn_count[8]~3_combout ;
wire \timer0|Equal0~3_combout ;
wire \timer0|Add0~17 ;
wire \timer0|Add0~18_combout ;
wire \timer0|one_turn_count[9]~7_combout ;
wire \timer0|Add0~19 ;
wire \timer0|Add0~20_combout ;
wire \timer0|Add0~21 ;
wire \timer0|Add0~22_combout ;
wire \timer0|Add0~23 ;
wire \timer0|Add0~24_combout ;
wire \timer0|Add0~25 ;
wire \timer0|Add0~26_combout ;
wire \timer0|always5~0_combout ;
wire \timer0|Add0~27 ;
wire \timer0|Add0~28_combout ;
wire \timer0|one_turn_count[14]~6_combout ;
wire \timer0|Add0~29 ;
wire \timer0|Add0~30_combout ;
wire \timer0|one_turn_count[15]~2_combout ;
wire \timer0|Equal0~0_combout ;
wire \timer0|Equal0~1_combout ;
wire \timer0|Equal0~2_combout ;
wire \timer0|Equal0~4_combout ;
wire \timer0|one_turn_count[15]~0_combout ;
wire \timer0|Add0~8_combout ;
wire \timer0|one_turn_count[4]~5_combout ;
wire \timer0|Equal6~0_combout ;
wire \timer0|Equal6~1_combout ;
wire \timer0|always5~2_combout ;
wire \timer0|always5~1_combout ;
wire \timer0|always5~3_combout ;
wire \timer0|always5~4_combout ;
wire \timer0|Selector1~0_combout ;
wire \timer0|Selector0~0_combout ;
wire \timer0|start_store~0_combout ;
wire \timer0|start_store~1_combout ;
wire \timer0|start_store~q ;
wire \timer0|start_store0~q ;
wire \timer0|start_store1~feeder_combout ;
wire \timer0|start_store1~q ;
wire \timer0|start_store_nege~combout ;
wire \timer0|start_send~q ;
wire \spi_master0|start_send_0~q ;
wire \spi_master0|start_send_1~q ;
wire \spi_master0|start_send_pose~0_combout ;
wire \spi_master0|cnt_send_words[0]~12_combout ;
wire \spi_master0|cnt_send_words[0]~13 ;
wire \spi_master0|cnt_send_words[1]~16_combout ;
wire \spi_master0|cnt_send_bit[0]~5_combout ;
wire \spi_master0|cnt_send_bit[2]~11 ;
wire \spi_master0|cnt_send_bit[3]~12_combout ;
wire \spi_master0|cnt_table_clk[0]~12_combout ;
wire \spi_master0|cnt_Cs_n_35us[0]~16_combout ;
wire \spi_master0|cnt_Cs_n_35us[0]~17 ;
wire \spi_master0|cnt_Cs_n_35us[1]~18_combout ;
wire \spi_master0|cnt_Cs_n_35us[1]~19 ;
wire \spi_master0|cnt_Cs_n_35us[2]~20_combout ;
wire \spi_master0|cnt_Cs_n_35us[2]~21 ;
wire \spi_master0|cnt_Cs_n_35us[3]~22_combout ;
wire \spi_master0|cnt_Cs_n_35us[3]~23 ;
wire \spi_master0|cnt_Cs_n_35us[4]~24_combout ;
wire \spi_master0|cnt_Cs_n_35us[4]~25 ;
wire \spi_master0|cnt_Cs_n_35us[5]~26_combout ;
wire \spi_master0|cnt_Cs_n_35us[5]~27 ;
wire \spi_master0|cnt_Cs_n_35us[6]~28_combout ;
wire \spi_master0|cnt_Cs_n_35us[6]~29 ;
wire \spi_master0|cnt_Cs_n_35us[7]~30_combout ;
wire \spi_master0|cnt_Cs_n_35us[7]~31 ;
wire \spi_master0|cnt_Cs_n_35us[8]~32_combout ;
wire \spi_master0|cnt_Cs_n_35us[8]~33 ;
wire \spi_master0|cnt_Cs_n_35us[9]~34_combout ;
wire \spi_master0|cnt_Cs_n_35us[9]~35 ;
wire \spi_master0|cnt_Cs_n_35us[10]~36_combout ;
wire \spi_master0|end_cnt_Cs_n_35us~2_combout ;
wire \spi_master0|end_cnt_Cs_n_35us~1_combout ;
wire \spi_master0|end_cnt_Cs_n_35us~0_combout ;
wire \spi_master0|cnt_Cs_n_35us[10]~37 ;
wire \spi_master0|cnt_Cs_n_35us[11]~38_combout ;
wire \spi_master0|cnt_Cs_n_35us[11]~39 ;
wire \spi_master0|cnt_Cs_n_35us[12]~40_combout ;
wire \spi_master0|cnt_Cs_n_35us[12]~41 ;
wire \spi_master0|cnt_Cs_n_35us[13]~42_combout ;
wire \spi_master0|cnt_Cs_n_35us[13]~43 ;
wire \spi_master0|cnt_Cs_n_35us[14]~44_combout ;
wire \spi_master0|end_cnt_Cs_n_35us~3_combout ;
wire \spi_master0|end_cnt_Cs_n_35us~4_combout ;
wire \spi_master0|cnt_Cs_n_35us[14]~45 ;
wire \spi_master0|cnt_Cs_n_35us[15]~46_combout ;
wire \spi_master0|end_cnt_Cs_n_35us~combout ;
wire \spi_master0|flag_Clk_out~q ;
wire \spi_master0|cnt_table_clk[11]~17_combout ;
wire \spi_master0|cnt_table_clk[0]~13 ;
wire \spi_master0|cnt_table_clk[1]~14_combout ;
wire \spi_master0|cnt_table_clk[1]~15 ;
wire \spi_master0|cnt_table_clk[2]~18_combout ;
wire \spi_master0|cnt_table_clk[2]~19 ;
wire \spi_master0|cnt_table_clk[3]~20_combout ;
wire \spi_master0|Equal3~3_combout ;
wire \spi_master0|cnt_table_clk[3]~21 ;
wire \spi_master0|cnt_table_clk[4]~22_combout ;
wire \spi_master0|cnt_table_clk[4]~23 ;
wire \spi_master0|cnt_table_clk[5]~24_combout ;
wire \spi_master0|cnt_table_clk[5]~25 ;
wire \spi_master0|cnt_table_clk[6]~26_combout ;
wire \spi_master0|cnt_table_clk[6]~27 ;
wire \spi_master0|cnt_table_clk[7]~28_combout ;
wire \spi_master0|cnt_table_clk[7]~29 ;
wire \spi_master0|cnt_table_clk[8]~30_combout ;
wire \spi_master0|cnt_table_clk_max[1]~feeder_combout ;
wire \spi_master0|Equal3~1_combout ;
wire \spi_master0|cnt_table_clk[8]~31 ;
wire \spi_master0|cnt_table_clk[9]~32_combout ;
wire \spi_master0|cnt_table_clk[9]~33 ;
wire \spi_master0|cnt_table_clk[10]~34_combout ;
wire \spi_master0|cnt_table_clk[10]~35 ;
wire \spi_master0|cnt_table_clk[11]~36_combout ;
wire \spi_master0|Equal3~2_combout ;
wire \spi_master0|Equal3~0_combout ;
wire \spi_master0|Equal3~4_combout ;
wire \spi_master0|cnt_table_clk[11]~16_combout ;
wire \spi_master0|add_cnt_send_words~0_combout ;
wire \spi_master0|cnt_send_bit[3]~13 ;
wire \spi_master0|cnt_send_bit[4]~14_combout ;
wire \spi_master0|cnt_send_bit[2]~9_combout ;
wire \spi_master0|cnt_send_bit[0]~6 ;
wire \spi_master0|cnt_send_bit[1]~7_combout ;
wire \spi_master0|cnt_send_bit[1]~8 ;
wire \spi_master0|cnt_send_bit[2]~10_combout ;
wire \spi_master0|add_cnt_send_words~combout ;
wire \spi_master0|cnt_send_words[8]~15_combout ;
wire \spi_master0|cnt_send_words[1]~17 ;
wire \spi_master0|cnt_send_words[2]~18_combout ;
wire \spi_master0|cnt_send_words[2]~19 ;
wire \spi_master0|cnt_send_words[3]~20_combout ;
wire \spi_master0|cnt_send_words[3]~21 ;
wire \spi_master0|cnt_send_words[4]~22_combout ;
wire \spi_master0|cnt_send_words[4]~23 ;
wire \spi_master0|cnt_send_words[5]~24_combout ;
wire \spi_master0|cnt_send_words[5]~25 ;
wire \spi_master0|cnt_send_words[6]~26_combout ;
wire \spi_master0|always10~0_combout ;
wire \spi_master0|cnt_send_words[6]~27 ;
wire \spi_master0|cnt_send_words[7]~28_combout ;
wire \spi_master0|cnt_send_words[7]~29 ;
wire \spi_master0|cnt_send_words[8]~30_combout ;
wire \spi_master0|cnt_send_words[8]~31 ;
wire \spi_master0|cnt_send_words[9]~32_combout ;
wire \spi_master0|cnt_send_words[9]~33 ;
wire \spi_master0|cnt_send_words[10]~34_combout ;
wire \spi_master0|cnt_send_words[10]~35 ;
wire \spi_master0|cnt_send_words[11]~36_combout ;
wire \spi_master0|rdreq2~0_combout ;
wire \spi_master0|Equal0~0_combout ;
wire \spi_master0|Equal0~1_combout ;
wire \spi_master0|cnt_send_words[8]~14_combout ;
wire \spi_master0|finish_n~0_combout ;
wire \spi_master0|finish_n~q ;
wire \spi_master0|Cs_n~0_combout ;
wire \spi_master0|Cs_n~q ;
wire \spi_master0|Equal3~5_combout ;
wire \spi_master0|Equal3~6_combout ;
wire \spi_master0|Equal3~7_combout ;
wire \spi_master0|Equal4~0_combout ;
wire \spi_master0|Clk_out~0_combout ;
wire \spi_master0|Clk_out~q ;
wire \timer2|Samp_en_0~feeder_combout ;
wire \timer2|Samp_en_0~q ;
wire \timer2|Samp_en_1~feeder_combout ;
wire \timer2|Samp_en_1~q ;
wire \timer0|wrreq_fifo~0_combout ;
wire \timer0|wrreq_fifo~q ;
wire \spi_master0|Equal7~0_combout ;
wire \spi_master0|Equal10~0_combout ;
wire \spi_master0|Equal10~1_combout ;
wire \spi_master0|Equal10~2_combout ;
wire \spi_master0|Equal10~3_combout ;
wire \spi_master0|LessThan5~0_combout ;
wire \spi_master0|rdreq0~0_combout ;
wire \spi_master0|rdreq0~1_combout ;
wire \spi_master0|rdreq0~q ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|_~6_combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|_~10_combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|_~8_combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|_~7_combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|_~11_combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \LTC1744_T01_02|Decoder0~0_combout ;
wire \timer0|data_out~45_combout ;
wire \LTC1744_T01_00|data_out2[0]~feeder_combout ;
wire \LTC1744_T01_02|Decoder0~1_combout ;
wire \timer0|data_out~46_combout ;
wire \timer0|data_out~47_combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|_~9_combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout ;
wire \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ;
wire \timer0|data_out~39_combout ;
wire \timer0|data_out~40_combout ;
wire \timer0|data_out~41_combout ;
wire \timer0|data_out~36_combout ;
wire \timer0|data_out~37_combout ;
wire \timer0|data_out~38_combout ;
wire \timer0|data_out~42_combout ;
wire \LTC1744_T01_00|data_out1[3]~feeder_combout ;
wire \timer0|data_out~43_combout ;
wire \timer0|data_out~44_combout ;
wire \timer0|data_out~33_combout ;
wire \timer0|data_out~34_combout ;
wire \timer0|data_out~35_combout ;
wire \timer0|data_out~27_combout ;
wire \LTC1744_T01_00|data_out2[14]~feeder_combout ;
wire \timer0|data_out~28_combout ;
wire \timer0|data_out~29_combout ;
wire \timer0|data_out~30_combout ;
wire \LTC1744_T01_00|data_out1[15]~feeder_combout ;
wire \timer0|data_out~31_combout ;
wire \timer0|data_out~32_combout ;
wire \spi_master0|data_temp[12]~11_combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \spi_master0|always10~5_combout ;
wire \spi_master0|LessThan7~0_combout ;
wire \spi_master0|LessThan2~0_combout ;
wire \spi_master0|rdreq1~0_combout ;
wire \spi_master0|always13~0_combout ;
wire \spi_master0|rdreq1~1_combout ;
wire \spi_master0|rdreq1~q ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|_~8_combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|_~6_combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|_~7_combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|_~11_combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|_~10_combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \data1[0]~input_o ;
wire \timer1|data_out~45_combout ;
wire \LTC1744_T01_01|data_out1[0]~feeder_combout ;
wire \timer1|data_out~46_combout ;
wire \timer1|data_out~47_combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|_~9_combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout ;
wire \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ;
wire \data1[1]~input_o ;
wire \LTC1744_T01_01|data_out1[1]~feeder_combout ;
wire \timer1|data_out~39_combout ;
wire \timer1|data_out~40_combout ;
wire \timer1|data_out~41_combout ;
wire \data1[2]~input_o ;
wire \LTC1744_T01_01|data_out1[2]~feeder_combout ;
wire \timer1|data_out~36_combout ;
wire \timer1|data_out~37_combout ;
wire \timer1|data_out~38_combout ;
wire \data1[3]~input_o ;
wire \timer1|data_out~42_combout ;
wire \timer1|data_out~43_combout ;
wire \timer1|data_out~44_combout ;
wire \data1[12]~input_o ;
wire \timer1|data_out~33_combout ;
wire \LTC1744_T01_01|data_out1[12]~feeder_combout ;
wire \timer1|data_out~34_combout ;
wire \timer1|data_out~35_combout ;
wire \data1[14]~input_o ;
wire \LTC1744_T01_01|data_out2[14]~feeder_combout ;
wire \timer1|data_out~27_combout ;
wire \timer1|data_out~28_combout ;
wire \timer1|data_out~29_combout ;
wire \data1[15]~input_o ;
wire \timer1|data_out~30_combout ;
wire \timer1|data_out~31_combout ;
wire \timer1|data_out~32_combout ;
wire \spi_master0|always10~2_combout ;
wire \spi_master0|always10~3_combout ;
wire \spi_master0|always10~4_combout ;
wire \spi_master0|always10~1_combout ;
wire \spi_master0|LessThan2~1_combout ;
wire \spi_master0|always10~6_combout ;
wire \spi_master0|rdreq2~1_combout ;
wire \spi_master0|rdreq2~2_combout ;
wire \spi_master0|rdreq2~q ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|_~10_combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|_~8_combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|_~7_combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|_~6_combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|_~11_combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \data2[0]~input_o ;
wire \timer2|data_out~45_combout ;
wire \LTC1744_T01_02|data_out2[0]~feeder_combout ;
wire \timer2|data_out~46_combout ;
wire \timer2|data_out~47_combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|_~9_combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout ;
wire \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ;
wire \data2[1]~input_o ;
wire \LTC1744_T01_02|data_out2[1]~feeder_combout ;
wire \timer2|data_out~39_combout ;
wire \timer2|data_out~40_combout ;
wire \timer2|data_out~41_combout ;
wire \data2[2]~input_o ;
wire \timer2|data_out~36_combout ;
wire \timer2|data_out~37_combout ;
wire \timer2|data_out~38_combout ;
wire \data2[3]~input_o ;
wire \timer2|data_out~42_combout ;
wire \timer2|data_out~43_combout ;
wire \timer2|data_out~44_combout ;
wire \data2[12]~input_o ;
wire \timer2|data_out~33_combout ;
wire \timer2|data_out~34_combout ;
wire \timer2|data_out~35_combout ;
wire \data2[14]~input_o ;
wire \LTC1744_T01_02|data_out1[14]~feeder_combout ;
wire \timer2|data_out~27_combout ;
wire \LTC1744_T01_02|data_out2[14]~feeder_combout ;
wire \timer2|data_out~28_combout ;
wire \timer2|data_out~29_combout ;
wire \data2[15]~input_o ;
wire \timer2|data_out~30_combout ;
wire \LTC1744_T01_02|data_out1[15]~feeder_combout ;
wire \timer2|data_out~31_combout ;
wire \timer2|data_out~32_combout ;
wire \spi_master0|always10~7_combout ;
wire \spi_master0|data_temp~24_combout ;
wire \spi_master0|data_temp~25_combout ;
wire \spi_master0|always10~10_combout ;
wire \spi_master0|always10~8_combout ;
wire \spi_master0|always10~9_combout ;
wire \spi_master0|data_temp[12]~35_combout ;
wire \spi_master0|data_temp[12]~13_combout ;
wire \spi_master0|data_temp[15]~4_combout ;
wire \spi_master0|data_temp~22_combout ;
wire \spi_master0|data_temp~23_combout ;
wire \spi_master0|Mux0~4_combout ;
wire \timer0|data_out~9_combout ;
wire \LTC1744_T01_00|data_out2[4]~feeder_combout ;
wire \timer0|data_out~10_combout ;
wire \timer0|data_out~11_combout ;
wire \timer0|data_out~0_combout ;
wire \timer0|data_out~1_combout ;
wire \timer0|data_out~2_combout ;
wire \LTC1744_T01_00|data_out2[6]~feeder_combout ;
wire \timer0|data_out~3_combout ;
wire \timer0|data_out~4_combout ;
wire \timer0|data_out~5_combout ;
wire \timer0|data_out~6_combout ;
wire \timer0|data_out~7_combout ;
wire \timer0|data_out~8_combout ;
wire \timer0|data_out~21_combout ;
wire \LTC1744_T01_00|data_out2[8]~feeder_combout ;
wire \timer0|data_out~22_combout ;
wire \timer0|data_out~23_combout ;
wire \LTC1744_T01_00|data_out1[9]~feeder_combout ;
wire \timer0|data_out~15_combout ;
wire \timer0|data_out~16_combout ;
wire \timer0|data_out~17_combout ;
wire \timer0|data_out~12_combout ;
wire \timer0|data_out~13_combout ;
wire \timer0|data_out~14_combout ;
wire \LTC1744_T01_00|data_out1[11]~feeder_combout ;
wire \timer0|data_out~18_combout ;
wire \timer0|data_out~19_combout ;
wire \timer0|data_out~20_combout ;
wire \LTC1744_T01_00|data_out1[13]~feeder_combout ;
wire \timer0|data_out~24_combout ;
wire \timer0|data_out~25_combout ;
wire \timer0|data_out~26_combout ;
wire \data2[4]~input_o ;
wire \LTC1744_T01_02|data_out1[4]~feeder_combout ;
wire \timer2|data_out~9_combout ;
wire \timer2|data_out~10_combout ;
wire \timer2|data_out~11_combout ;
wire \data2[5]~input_o ;
wire \timer2|data_out~0_combout ;
wire \LTC1744_T01_02|data_out1[5]~feeder_combout ;
wire \timer2|data_out~1_combout ;
wire \timer2|data_out~2_combout ;
wire \data2[6]~input_o ;
wire \timer2|data_out~3_combout ;
wire \timer2|data_out~4_combout ;
wire \timer2|data_out~5_combout ;
wire \data2[7]~input_o ;
wire \timer2|data_out~6_combout ;
wire \timer2|data_out~7_combout ;
wire \timer2|data_out~8_combout ;
wire \data2[8]~input_o ;
wire \timer2|data_out~21_combout ;
wire \LTC1744_T01_02|data_out2[8]~feeder_combout ;
wire \timer2|data_out~22_combout ;
wire \timer2|data_out~23_combout ;
wire \data2[9]~input_o ;
wire \LTC1744_T01_02|data_out1[9]~feeder_combout ;
wire \timer2|data_out~15_combout ;
wire \timer2|data_out~16_combout ;
wire \timer2|data_out~17_combout ;
wire \data2[10]~input_o ;
wire \LTC1744_T01_02|data_out1[10]~feeder_combout ;
wire \timer2|data_out~12_combout ;
wire \timer2|data_out~13_combout ;
wire \timer2|data_out~14_combout ;
wire \data2[11]~input_o ;
wire \timer2|data_out~18_combout ;
wire \timer2|data_out~19_combout ;
wire \timer2|data_out~20_combout ;
wire \data2[13]~input_o ;
wire \timer2|data_out~24_combout ;
wire \timer2|data_out~25_combout ;
wire \timer2|data_out~26_combout ;
wire \data1[4]~input_o ;
wire \LTC1744_T01_01|data_out2[4]~feeder_combout ;
wire \timer1|data_out~9_combout ;
wire \timer1|data_out~10_combout ;
wire \timer1|data_out~11_combout ;
wire \data1[5]~input_o ;
wire \timer1|data_out~0_combout ;
wire \timer1|data_out~1_combout ;
wire \timer1|data_out~2_combout ;
wire \data1[6]~input_o ;
wire \LTC1744_T01_01|data_out2[6]~feeder_combout ;
wire \timer1|data_out~3_combout ;
wire \timer1|data_out~4_combout ;
wire \timer1|data_out~5_combout ;
wire \data1[7]~input_o ;
wire \timer1|data_out~6_combout ;
wire \LTC1744_T01_01|data_out2[7]~feeder_combout ;
wire \timer1|data_out~7_combout ;
wire \timer1|data_out~8_combout ;
wire \data1[8]~input_o ;
wire \LTC1744_T01_01|data_out2[8]~feeder_combout ;
wire \timer1|data_out~21_combout ;
wire \timer1|data_out~22_combout ;
wire \timer1|data_out~23_combout ;
wire \data1[9]~input_o ;
wire \timer1|data_out~15_combout ;
wire \LTC1744_T01_01|data_out2[9]~feeder_combout ;
wire \timer1|data_out~16_combout ;
wire \timer1|data_out~17_combout ;
wire \data1[10]~input_o ;
wire \LTC1744_T01_01|data_out2[10]~feeder_combout ;
wire \timer1|data_out~12_combout ;
wire \timer1|data_out~13_combout ;
wire \timer1|data_out~14_combout ;
wire \data1[11]~input_o ;
wire \timer1|data_out~18_combout ;
wire \timer1|data_out~19_combout ;
wire \timer1|data_out~20_combout ;
wire \data1[13]~input_o ;
wire \timer1|data_out~24_combout ;
wire \timer1|data_out~25_combout ;
wire \timer1|data_out~26_combout ;
wire \spi_master0|data_temp~20_combout ;
wire \spi_master0|data_temp~21_combout ;
wire \spi_master0|Mux0~5_combout ;
wire \spi_master0|data_temp[10]~2_combout ;
wire \spi_master0|data_temp[8]~3_combout ;
wire \spi_master0|data_temp~18_combout ;
wire \spi_master0|data_temp~19_combout ;
wire \spi_master0|data_temp~16_combout ;
wire \spi_master0|data_temp~17_combout ;
wire \spi_master0|Mux0~2_combout ;
wire \spi_master0|Mux0~3_combout ;
wire \spi_master0|Mux0~6_combout ;
wire \spi_master0|data_temp~36_combout ;
wire \spi_master0|data_temp~32_combout ;
wire \spi_master0|data_temp~33_combout ;
wire \spi_master0|data_temp~34_combout ;
wire \spi_master0|data_temp~26_combout ;
wire \spi_master0|data_temp~27_combout ;
wire \spi_master0|data_temp~28_combout ;
wire \spi_master0|data_temp~29_combout ;
wire \spi_master0|data_temp~30_combout ;
wire \spi_master0|data_temp~31_combout ;
wire \spi_master0|Mux0~7_combout ;
wire \spi_master0|data_temp[2]~5_combout ;
wire \spi_master0|Mux0~8_combout ;
wire \spi_master0|data_temp[4]~1_combout ;
wire \spi_master0|data_temp~14_combout ;
wire \spi_master0|data_temp~15_combout ;
wire \spi_master0|data_temp[7]~0_combout ;
wire \spi_master0|Mux0~0_combout ;
wire \spi_master0|data_temp~10_combout ;
wire \spi_master0|data_temp~12_combout ;
wire \spi_master0|Mux0~1_combout ;
wire \spi_master0|Mux0~9_combout ;
wire \spi_master0|MOSI~0_combout ;
wire \spi_master0|MOSI~q ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout ;
wire \~QIC_CREATED_GND~Id_1 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ;
wire \LTC1744_T01_00|ENC_N~_wirecell_combout ;
wire \LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~14 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~16 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~20 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~22 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~24 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~26 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~27_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~28 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~29_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~30 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~32 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~33_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~31_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~34 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~35_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~36 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~37_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~23 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~36 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|~GND~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout ;
wire \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout ;
wire \auto_signaltap_0|acq_data_in_reg[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout ;
wire \auto_signaltap_0|acq_data_in_reg[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11~portbdataout ;
wire \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13~portbdataout ;
wire \auto_signaltap_0|acq_data_in_reg[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|acq_data_in_reg[14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~33 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~36 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~38 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~40 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~42 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~44 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~46 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~48 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~50 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~52 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~54 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~56 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~58 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~60 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~62 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~64 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~66 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~68 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~70 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~72 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~74 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~76 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~78 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~80 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~82 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~84 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~86 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~88 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~90 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~92 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~94 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDO ;
wire [15:0] \auto_signaltap_0|acq_trigger_in_reg ;
wire [15:0] \auto_signaltap_0|acq_data_in_reg ;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg ;
wire [31:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg ;
wire [12:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg ;
wire [12:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs ;
wire [47:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs ;
wire [9:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs ;
wire [13:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count ;
wire [12:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig ;
wire [13:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter ;
wire [12:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr ;
wire [26:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit ;
wire [12:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit ;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs ;
wire [26:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs ;
wire [4:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit ;
wire [26:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR ;
wire [16:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs ;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [10:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;
wire [15:0] \LTC1744_T01_01|data_out0 ;
wire [15:0] \LTC1744_T01_01|data_out1 ;
wire [15:0] \LTC1744_T01_01|data_out2 ;
wire [15:0] \LTC1744_T01_01|data_out3 ;
wire [15:0] \timer1|data_out ;
wire [9:0] \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [15:0] \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [8:0] \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [9:0] \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [9:0] \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [15:0] \LTC1744_T01_02|data_out0 ;
wire [15:0] \LTC1744_T01_02|data_out1 ;
wire [15:0] \LTC1744_T01_02|data_out2 ;
wire [15:0] \LTC1744_T01_02|data_out3 ;
wire [15:0] \timer2|data_out ;
wire [9:0] \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [15:0] \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [8:0] \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [9:0] \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [9:0] \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [4:0] \pll_200_0|altpll_component|auto_generated|wire_pll1_clk ;
wire [15:0] \LTC1744_T01_00|data_out3 ;
wire [15:0] \LTC1744_T01_00|data_out2 ;
wire [15:0] \LTC1744_T01_00|data_out1 ;
wire [13:0] \LTC1744_T01_00|counter ;
wire [1:0] \LTC1744_T01_00|cnt_one_turn_delay ;
wire [1:0] \LTC1744_T01_00|FST3253 ;
wire [15:0] \find_start_00|data_3 ;
wire [15:0] \find_start_00|data_2 ;
wire [15:0] \find_start_00|data_1 ;
wire [15:0] \find_start_00|data_0 ;
wire [19:0] \find_start_00|counter ;
wire [15:0] \timer0|one_turn_count ;
wire [15:0] \timer0|data_out ;
wire [1:0] \timer0|cnt_store_4point ;
wire [1:0] \timer0|cnt_start_store ;
wire [9:0] \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [15:0] \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [8:0] \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [9:0] \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [9:0] \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [15:0] \spi_master0|data_temp ;
wire [11:0] \spi_master0|cnt_table_clk_max ;
wire [11:0] \spi_master0|cnt_table_clk ;
wire [11:0] \spi_master0|cnt_send_words ;
wire [4:0] \spi_master0|cnt_send_bit ;
wire [15:0] \spi_master0|cnt_Cs_n_35us ;
wire [23:0] \led_control01|counter ;
wire [15:0] \LTC1744_T01_00|data_out0 ;

wire [4:0] \pll_200_0|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [8:0] \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ;
wire [8:0] \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ;
wire [8:0] \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ;
wire [8:0] \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;

assign \pll_200_0|altpll_component|auto_generated|wire_pll1_clk [0] = \pll_200_0|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll_200_0|altpll_component|auto_generated|wire_pll1_clk [1] = \pll_200_0|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll_200_0|altpll_component|auto_generated|wire_pll1_clk [2] = \pll_200_0|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll_200_0|altpll_component|auto_generated|wire_pll1_clk [3] = \pll_200_0|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll_200_0|altpll_component|auto_generated|wire_pll1_clk [4] = \pll_200_0|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [0];
assign \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [1];
assign \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [2];
assign \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [3];
assign \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] = \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [4];
assign \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] = \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [5];
assign \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] = \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [6];
assign \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] = \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [7];
assign \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] = \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [8];

assign \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [0];
assign \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [1];
assign \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [2];
assign \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [3];
assign \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] = \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [4];
assign \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] = \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [5];
assign \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] = \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [6];
assign \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] = \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [7];
assign \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] = \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [8];

assign \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [0];
assign \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [1];
assign \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [2];
assign \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [3];
assign \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] = \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [4];
assign \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] = \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [5];
assign \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] = \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [6];
assign \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] = \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [7];
assign \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] = \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [8];

assign \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] = \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] = \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] = \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];

assign \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] = \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] = \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] = \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];

assign \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] = \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] = \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] = \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];

// Location: FF_X18_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3 .lut_mask = 16'hF0FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .lut_mask = 16'h75A8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .lut_mask = 16'h30FC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \FST3253_0[0]~output (
	.i(!\LTC1744_T01_00|FST3253 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FST3253_0[0]),
	.obar());
// synopsys translate_off
defparam \FST3253_0[0]~output .bus_hold = "false";
defparam \FST3253_0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \FST3253_0[1]~output (
	.i(!\LTC1744_T01_00|FST3253 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FST3253_0[1]),
	.obar());
// synopsys translate_off
defparam \FST3253_0[1]~output .bus_hold = "false";
defparam \FST3253_0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \FST3253_OEN_0~output (
	.i(!\LTC1744_T01_00|OE_n~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FST3253_OEN_0),
	.obar());
// synopsys translate_off
defparam \FST3253_OEN_0~output .bus_hold = "false";
defparam \FST3253_OEN_0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \ENC_P_0~output (
	.i(\LTC1744_T01_00|ENC_P~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENC_P_0),
	.obar());
// synopsys translate_off
defparam \ENC_P_0~output .bus_hold = "false";
defparam \ENC_P_0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \ENC_N_0~output (
	.i(!\LTC1744_T01_00|ENC_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENC_N_0),
	.obar());
// synopsys translate_off
defparam \ENC_N_0~output .bus_hold = "false";
defparam \ENC_N_0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \FST3253_1[0]~output (
	.i(!\LTC1744_T01_00|FST3253 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FST3253_1[0]),
	.obar());
// synopsys translate_off
defparam \FST3253_1[0]~output .bus_hold = "false";
defparam \FST3253_1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \FST3253_1[1]~output (
	.i(!\LTC1744_T01_00|FST3253 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FST3253_1[1]),
	.obar());
// synopsys translate_off
defparam \FST3253_1[1]~output .bus_hold = "false";
defparam \FST3253_1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \FST3253_OEN_1~output (
	.i(!\LTC1744_T01_00|OE_n~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FST3253_OEN_1),
	.obar());
// synopsys translate_off
defparam \FST3253_OEN_1~output .bus_hold = "false";
defparam \FST3253_OEN_1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \ENC_P_1~output (
	.i(\LTC1744_T01_00|ENC_P~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENC_P_1),
	.obar());
// synopsys translate_off
defparam \ENC_P_1~output .bus_hold = "false";
defparam \ENC_P_1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \ENC_N_1~output (
	.i(!\LTC1744_T01_00|ENC_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENC_N_1),
	.obar());
// synopsys translate_off
defparam \ENC_N_1~output .bus_hold = "false";
defparam \ENC_N_1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \FST3253_2[0]~output (
	.i(!\LTC1744_T01_00|FST3253 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FST3253_2[0]),
	.obar());
// synopsys translate_off
defparam \FST3253_2[0]~output .bus_hold = "false";
defparam \FST3253_2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N23
cycloneive_io_obuf \FST3253_2[1]~output (
	.i(!\LTC1744_T01_00|FST3253 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FST3253_2[1]),
	.obar());
// synopsys translate_off
defparam \FST3253_2[1]~output .bus_hold = "false";
defparam \FST3253_2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \FST3253_OEN_2~output (
	.i(!\LTC1744_T01_00|OE_n~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FST3253_OEN_2),
	.obar());
// synopsys translate_off
defparam \FST3253_OEN_2~output .bus_hold = "false";
defparam \FST3253_OEN_2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \ENC_P_2~output (
	.i(\LTC1744_T01_00|ENC_P~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENC_P_2),
	.obar());
// synopsys translate_off
defparam \ENC_P_2~output .bus_hold = "false";
defparam \ENC_P_2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \ENC_N_2~output (
	.i(!\LTC1744_T01_00|ENC_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENC_N_2),
	.obar());
// synopsys translate_off
defparam \ENC_N_2~output .bus_hold = "false";
defparam \ENC_N_2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \led~output (
	.i(!\led_control01|led~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led),
	.obar());
// synopsys translate_off
defparam \led~output .bus_hold = "false";
defparam \led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \Cs_n~output (
	.i(!\spi_master0|Cs_n~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Cs_n),
	.obar());
// synopsys translate_off
defparam \Cs_n~output .bus_hold = "false";
defparam \Cs_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \Clk_out~output (
	.i(!\spi_master0|Clk_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Clk_out),
	.obar());
// synopsys translate_off
defparam \Clk_out~output .bus_hold = "false";
defparam \Clk_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \MOSI~output (
	.i(\spi_master0|MOSI~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MOSI),
	.obar());
// synopsys translate_off
defparam \MOSI~output .bus_hold = "false";
defparam \MOSI~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \finish_n_led~output (
	.i(\spi_master0|finish_n~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(finish_n_led),
	.obar());
// synopsys translate_off
defparam \finish_n_led~output .bus_hold = "false";
defparam \finish_n_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N15
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \pll_200_0|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll_200_0|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\Clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll_200_0|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll_200_0|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll_200_0|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c0_high = 2;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c0_low = 1;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .clk0_multiply_by = 4;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .m = 12;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .pll_compensation_delay = 6795;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll_200_0|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \pll_200_0|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_200_0|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N0
cycloneive_lcell_comb \LTC1744_T01_00|counter[0]~14 (
// Equation(s):
// \LTC1744_T01_00|counter[0]~14_combout  = \LTC1744_T01_00|counter [0] $ (VCC)
// \LTC1744_T01_00|counter[0]~15  = CARRY(\LTC1744_T01_00|counter [0])

	.dataa(gnd),
	.datab(\LTC1744_T01_00|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\LTC1744_T01_00|counter[0]~14_combout ),
	.cout(\LTC1744_T01_00|counter[0]~15 ));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[0]~14 .lut_mask = 16'h33CC;
defparam \LTC1744_T01_00|counter[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N22
cycloneive_io_ibuf \Rst_n~input (
	.i(Rst_n),
	.ibar(gnd),
	.o(\Rst_n~input_o ));
// synopsys translate_off
defparam \Rst_n~input .bus_hold = "false";
defparam \Rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N2
cycloneive_lcell_comb \LTC1744_T01_00|counter[1]~16 (
// Equation(s):
// \LTC1744_T01_00|counter[1]~16_combout  = (\LTC1744_T01_00|counter [1] & (!\LTC1744_T01_00|counter[0]~15 )) # (!\LTC1744_T01_00|counter [1] & ((\LTC1744_T01_00|counter[0]~15 ) # (GND)))
// \LTC1744_T01_00|counter[1]~17  = CARRY((!\LTC1744_T01_00|counter[0]~15 ) # (!\LTC1744_T01_00|counter [1]))

	.dataa(gnd),
	.datab(\LTC1744_T01_00|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LTC1744_T01_00|counter[0]~15 ),
	.combout(\LTC1744_T01_00|counter[1]~16_combout ),
	.cout(\LTC1744_T01_00|counter[1]~17 ));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[1]~16 .lut_mask = 16'h3C3F;
defparam \LTC1744_T01_00|counter[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N3
dffeas \LTC1744_T01_00|counter[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|counter[1]~16_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\LTC1744_T01_00|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[1] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N4
cycloneive_lcell_comb \LTC1744_T01_00|counter[2]~18 (
// Equation(s):
// \LTC1744_T01_00|counter[2]~18_combout  = (\LTC1744_T01_00|counter [2] & (\LTC1744_T01_00|counter[1]~17  $ (GND))) # (!\LTC1744_T01_00|counter [2] & (!\LTC1744_T01_00|counter[1]~17  & VCC))
// \LTC1744_T01_00|counter[2]~19  = CARRY((\LTC1744_T01_00|counter [2] & !\LTC1744_T01_00|counter[1]~17 ))

	.dataa(gnd),
	.datab(\LTC1744_T01_00|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LTC1744_T01_00|counter[1]~17 ),
	.combout(\LTC1744_T01_00|counter[2]~18_combout ),
	.cout(\LTC1744_T01_00|counter[2]~19 ));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[2]~18 .lut_mask = 16'hC30C;
defparam \LTC1744_T01_00|counter[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N5
dffeas \LTC1744_T01_00|counter[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|counter[2]~18_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\LTC1744_T01_00|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[2] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N6
cycloneive_lcell_comb \LTC1744_T01_00|counter[3]~20 (
// Equation(s):
// \LTC1744_T01_00|counter[3]~20_combout  = (\LTC1744_T01_00|counter [3] & (!\LTC1744_T01_00|counter[2]~19 )) # (!\LTC1744_T01_00|counter [3] & ((\LTC1744_T01_00|counter[2]~19 ) # (GND)))
// \LTC1744_T01_00|counter[3]~21  = CARRY((!\LTC1744_T01_00|counter[2]~19 ) # (!\LTC1744_T01_00|counter [3]))

	.dataa(\LTC1744_T01_00|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LTC1744_T01_00|counter[2]~19 ),
	.combout(\LTC1744_T01_00|counter[3]~20_combout ),
	.cout(\LTC1744_T01_00|counter[3]~21 ));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[3]~20 .lut_mask = 16'h5A5F;
defparam \LTC1744_T01_00|counter[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N7
dffeas \LTC1744_T01_00|counter[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|counter[3]~20_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\LTC1744_T01_00|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[3] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N8
cycloneive_lcell_comb \LTC1744_T01_00|counter[4]~22 (
// Equation(s):
// \LTC1744_T01_00|counter[4]~22_combout  = (\LTC1744_T01_00|counter [4] & (\LTC1744_T01_00|counter[3]~21  $ (GND))) # (!\LTC1744_T01_00|counter [4] & (!\LTC1744_T01_00|counter[3]~21  & VCC))
// \LTC1744_T01_00|counter[4]~23  = CARRY((\LTC1744_T01_00|counter [4] & !\LTC1744_T01_00|counter[3]~21 ))

	.dataa(gnd),
	.datab(\LTC1744_T01_00|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LTC1744_T01_00|counter[3]~21 ),
	.combout(\LTC1744_T01_00|counter[4]~22_combout ),
	.cout(\LTC1744_T01_00|counter[4]~23 ));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[4]~22 .lut_mask = 16'hC30C;
defparam \LTC1744_T01_00|counter[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N9
dffeas \LTC1744_T01_00|counter[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|counter[4]~22_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\LTC1744_T01_00|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[4] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N10
cycloneive_lcell_comb \LTC1744_T01_00|counter[5]~24 (
// Equation(s):
// \LTC1744_T01_00|counter[5]~24_combout  = (\LTC1744_T01_00|counter [5] & (!\LTC1744_T01_00|counter[4]~23 )) # (!\LTC1744_T01_00|counter [5] & ((\LTC1744_T01_00|counter[4]~23 ) # (GND)))
// \LTC1744_T01_00|counter[5]~25  = CARRY((!\LTC1744_T01_00|counter[4]~23 ) # (!\LTC1744_T01_00|counter [5]))

	.dataa(\LTC1744_T01_00|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LTC1744_T01_00|counter[4]~23 ),
	.combout(\LTC1744_T01_00|counter[5]~24_combout ),
	.cout(\LTC1744_T01_00|counter[5]~25 ));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[5]~24 .lut_mask = 16'h5A5F;
defparam \LTC1744_T01_00|counter[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N11
dffeas \LTC1744_T01_00|counter[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|counter[5]~24_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\LTC1744_T01_00|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[5] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N12
cycloneive_lcell_comb \LTC1744_T01_00|counter[6]~26 (
// Equation(s):
// \LTC1744_T01_00|counter[6]~26_combout  = (\LTC1744_T01_00|counter [6] & (\LTC1744_T01_00|counter[5]~25  $ (GND))) # (!\LTC1744_T01_00|counter [6] & (!\LTC1744_T01_00|counter[5]~25  & VCC))
// \LTC1744_T01_00|counter[6]~27  = CARRY((\LTC1744_T01_00|counter [6] & !\LTC1744_T01_00|counter[5]~25 ))

	.dataa(\LTC1744_T01_00|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LTC1744_T01_00|counter[5]~25 ),
	.combout(\LTC1744_T01_00|counter[6]~26_combout ),
	.cout(\LTC1744_T01_00|counter[6]~27 ));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[6]~26 .lut_mask = 16'hA50A;
defparam \LTC1744_T01_00|counter[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N13
dffeas \LTC1744_T01_00|counter[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|counter[6]~26_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\LTC1744_T01_00|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[6] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N10
cycloneive_lcell_comb \LTC1744_T01_00|LessThan0~3 (
// Equation(s):
// \LTC1744_T01_00|LessThan0~3_combout  = (\LTC1744_T01_00|counter [6] & \LTC1744_T01_00|counter [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LTC1744_T01_00|counter [6]),
	.datad(\LTC1744_T01_00|counter [5]),
	.cin(gnd),
	.combout(\LTC1744_T01_00|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|LessThan0~3 .lut_mask = 16'hF000;
defparam \LTC1744_T01_00|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N0
cycloneive_lcell_comb \LTC1744_T01_00|LessThan0~2 (
// Equation(s):
// \LTC1744_T01_00|LessThan0~2_combout  = (!\LTC1744_T01_00|counter [3] & (!\LTC1744_T01_00|counter [2] & ((!\LTC1744_T01_00|counter [1]) # (!\LTC1744_T01_00|counter [0]))))

	.dataa(\LTC1744_T01_00|counter [0]),
	.datab(\LTC1744_T01_00|counter [3]),
	.datac(\LTC1744_T01_00|counter [2]),
	.datad(\LTC1744_T01_00|counter [1]),
	.cin(gnd),
	.combout(\LTC1744_T01_00|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|LessThan0~2 .lut_mask = 16'h0103;
defparam \LTC1744_T01_00|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N14
cycloneive_lcell_comb \LTC1744_T01_00|counter[7]~28 (
// Equation(s):
// \LTC1744_T01_00|counter[7]~28_combout  = (\LTC1744_T01_00|counter [7] & (!\LTC1744_T01_00|counter[6]~27 )) # (!\LTC1744_T01_00|counter [7] & ((\LTC1744_T01_00|counter[6]~27 ) # (GND)))
// \LTC1744_T01_00|counter[7]~29  = CARRY((!\LTC1744_T01_00|counter[6]~27 ) # (!\LTC1744_T01_00|counter [7]))

	.dataa(gnd),
	.datab(\LTC1744_T01_00|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LTC1744_T01_00|counter[6]~27 ),
	.combout(\LTC1744_T01_00|counter[7]~28_combout ),
	.cout(\LTC1744_T01_00|counter[7]~29 ));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[7]~28 .lut_mask = 16'h3C3F;
defparam \LTC1744_T01_00|counter[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N15
dffeas \LTC1744_T01_00|counter[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|counter[7]~28_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\LTC1744_T01_00|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[7] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N16
cycloneive_lcell_comb \LTC1744_T01_00|counter[8]~30 (
// Equation(s):
// \LTC1744_T01_00|counter[8]~30_combout  = (\LTC1744_T01_00|counter [8] & (\LTC1744_T01_00|counter[7]~29  $ (GND))) # (!\LTC1744_T01_00|counter [8] & (!\LTC1744_T01_00|counter[7]~29  & VCC))
// \LTC1744_T01_00|counter[8]~31  = CARRY((\LTC1744_T01_00|counter [8] & !\LTC1744_T01_00|counter[7]~29 ))

	.dataa(gnd),
	.datab(\LTC1744_T01_00|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LTC1744_T01_00|counter[7]~29 ),
	.combout(\LTC1744_T01_00|counter[8]~30_combout ),
	.cout(\LTC1744_T01_00|counter[8]~31 ));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[8]~30 .lut_mask = 16'hC30C;
defparam \LTC1744_T01_00|counter[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N17
dffeas \LTC1744_T01_00|counter[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|counter[8]~30_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\LTC1744_T01_00|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[8] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N18
cycloneive_lcell_comb \LTC1744_T01_00|counter[9]~32 (
// Equation(s):
// \LTC1744_T01_00|counter[9]~32_combout  = (\LTC1744_T01_00|counter [9] & (!\LTC1744_T01_00|counter[8]~31 )) # (!\LTC1744_T01_00|counter [9] & ((\LTC1744_T01_00|counter[8]~31 ) # (GND)))
// \LTC1744_T01_00|counter[9]~33  = CARRY((!\LTC1744_T01_00|counter[8]~31 ) # (!\LTC1744_T01_00|counter [9]))

	.dataa(gnd),
	.datab(\LTC1744_T01_00|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LTC1744_T01_00|counter[8]~31 ),
	.combout(\LTC1744_T01_00|counter[9]~32_combout ),
	.cout(\LTC1744_T01_00|counter[9]~33 ));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[9]~32 .lut_mask = 16'h3C3F;
defparam \LTC1744_T01_00|counter[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N19
dffeas \LTC1744_T01_00|counter[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|counter[9]~32_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\LTC1744_T01_00|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[9] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N20
cycloneive_lcell_comb \LTC1744_T01_00|counter[10]~34 (
// Equation(s):
// \LTC1744_T01_00|counter[10]~34_combout  = (\LTC1744_T01_00|counter [10] & (\LTC1744_T01_00|counter[9]~33  $ (GND))) # (!\LTC1744_T01_00|counter [10] & (!\LTC1744_T01_00|counter[9]~33  & VCC))
// \LTC1744_T01_00|counter[10]~35  = CARRY((\LTC1744_T01_00|counter [10] & !\LTC1744_T01_00|counter[9]~33 ))

	.dataa(\LTC1744_T01_00|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LTC1744_T01_00|counter[9]~33 ),
	.combout(\LTC1744_T01_00|counter[10]~34_combout ),
	.cout(\LTC1744_T01_00|counter[10]~35 ));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[10]~34 .lut_mask = 16'hA50A;
defparam \LTC1744_T01_00|counter[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N21
dffeas \LTC1744_T01_00|counter[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|counter[10]~34_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\LTC1744_T01_00|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[10] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N22
cycloneive_lcell_comb \LTC1744_T01_00|counter[11]~36 (
// Equation(s):
// \LTC1744_T01_00|counter[11]~36_combout  = (\LTC1744_T01_00|counter [11] & (!\LTC1744_T01_00|counter[10]~35 )) # (!\LTC1744_T01_00|counter [11] & ((\LTC1744_T01_00|counter[10]~35 ) # (GND)))
// \LTC1744_T01_00|counter[11]~37  = CARRY((!\LTC1744_T01_00|counter[10]~35 ) # (!\LTC1744_T01_00|counter [11]))

	.dataa(\LTC1744_T01_00|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LTC1744_T01_00|counter[10]~35 ),
	.combout(\LTC1744_T01_00|counter[11]~36_combout ),
	.cout(\LTC1744_T01_00|counter[11]~37 ));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[11]~36 .lut_mask = 16'h5A5F;
defparam \LTC1744_T01_00|counter[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N23
dffeas \LTC1744_T01_00|counter[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|counter[11]~36_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\LTC1744_T01_00|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[11] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N28
cycloneive_lcell_comb \LTC1744_T01_00|LessThan0~0 (
// Equation(s):
// \LTC1744_T01_00|LessThan0~0_combout  = (!\LTC1744_T01_00|counter [10] & (!\LTC1744_T01_00|counter [9] & (!\LTC1744_T01_00|counter [7] & !\LTC1744_T01_00|counter [8])))

	.dataa(\LTC1744_T01_00|counter [10]),
	.datab(\LTC1744_T01_00|counter [9]),
	.datac(\LTC1744_T01_00|counter [7]),
	.datad(\LTC1744_T01_00|counter [8]),
	.cin(gnd),
	.combout(\LTC1744_T01_00|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|LessThan0~0 .lut_mask = 16'h0001;
defparam \LTC1744_T01_00|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N24
cycloneive_lcell_comb \LTC1744_T01_00|counter[12]~38 (
// Equation(s):
// \LTC1744_T01_00|counter[12]~38_combout  = (\LTC1744_T01_00|counter [12] & (\LTC1744_T01_00|counter[11]~37  $ (GND))) # (!\LTC1744_T01_00|counter [12] & (!\LTC1744_T01_00|counter[11]~37  & VCC))
// \LTC1744_T01_00|counter[12]~39  = CARRY((\LTC1744_T01_00|counter [12] & !\LTC1744_T01_00|counter[11]~37 ))

	.dataa(gnd),
	.datab(\LTC1744_T01_00|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LTC1744_T01_00|counter[11]~37 ),
	.combout(\LTC1744_T01_00|counter[12]~38_combout ),
	.cout(\LTC1744_T01_00|counter[12]~39 ));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[12]~38 .lut_mask = 16'hC30C;
defparam \LTC1744_T01_00|counter[12]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N25
dffeas \LTC1744_T01_00|counter[12] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|counter[12]~38_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\LTC1744_T01_00|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[12] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N26
cycloneive_lcell_comb \LTC1744_T01_00|counter[13]~40 (
// Equation(s):
// \LTC1744_T01_00|counter[13]~40_combout  = \LTC1744_T01_00|counter [13] $ (\LTC1744_T01_00|counter[12]~39 )

	.dataa(\LTC1744_T01_00|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\LTC1744_T01_00|counter[12]~39 ),
	.combout(\LTC1744_T01_00|counter[13]~40_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|counter[13]~40 .lut_mask = 16'h5A5A;
defparam \LTC1744_T01_00|counter[13]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N27
dffeas \LTC1744_T01_00|counter[13] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|counter[13]~40_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\LTC1744_T01_00|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[13] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N30
cycloneive_lcell_comb \LTC1744_T01_00|LessThan0~1 (
// Equation(s):
// \LTC1744_T01_00|LessThan0~1_combout  = (!\LTC1744_T01_00|counter [11] & (\LTC1744_T01_00|LessThan0~0_combout  & (!\LTC1744_T01_00|counter [13] & !\LTC1744_T01_00|counter [12])))

	.dataa(\LTC1744_T01_00|counter [11]),
	.datab(\LTC1744_T01_00|LessThan0~0_combout ),
	.datac(\LTC1744_T01_00|counter [13]),
	.datad(\LTC1744_T01_00|counter [12]),
	.cin(gnd),
	.combout(\LTC1744_T01_00|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|LessThan0~1 .lut_mask = 16'h0004;
defparam \LTC1744_T01_00|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N4
cycloneive_lcell_comb \LTC1744_T01_00|LessThan0~4 (
// Equation(s):
// \LTC1744_T01_00|LessThan0~4_combout  = ((\LTC1744_T01_00|LessThan0~3_combout  & ((\LTC1744_T01_00|counter [4]) # (!\LTC1744_T01_00|LessThan0~2_combout )))) # (!\LTC1744_T01_00|LessThan0~1_combout )

	.dataa(\LTC1744_T01_00|LessThan0~3_combout ),
	.datab(\LTC1744_T01_00|LessThan0~2_combout ),
	.datac(\LTC1744_T01_00|counter [4]),
	.datad(\LTC1744_T01_00|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|LessThan0~4 .lut_mask = 16'hA2FF;
defparam \LTC1744_T01_00|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N1
dffeas \LTC1744_T01_00|counter[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|counter[0]~14_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\LTC1744_T01_00|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|counter[0] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N24
cycloneive_lcell_comb \LTC1744_T01_00|Equal3~0 (
// Equation(s):
// \LTC1744_T01_00|Equal3~0_combout  = (\LTC1744_T01_00|counter [5] & (\LTC1744_T01_00|counter [6] & (!\LTC1744_T01_00|counter [13] & !\LTC1744_T01_00|counter [4])))

	.dataa(\LTC1744_T01_00|counter [5]),
	.datab(\LTC1744_T01_00|counter [6]),
	.datac(\LTC1744_T01_00|counter [13]),
	.datad(\LTC1744_T01_00|counter [4]),
	.cin(gnd),
	.combout(\LTC1744_T01_00|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|Equal3~0 .lut_mask = 16'h0008;
defparam \LTC1744_T01_00|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N18
cycloneive_lcell_comb \LTC1744_T01_00|Equal3~1 (
// Equation(s):
// \LTC1744_T01_00|Equal3~1_combout  = (!\LTC1744_T01_00|counter [11] & (!\LTC1744_T01_00|counter [3] & !\LTC1744_T01_00|counter [12]))

	.dataa(gnd),
	.datab(\LTC1744_T01_00|counter [11]),
	.datac(\LTC1744_T01_00|counter [3]),
	.datad(\LTC1744_T01_00|counter [12]),
	.cin(gnd),
	.combout(\LTC1744_T01_00|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|Equal3~1 .lut_mask = 16'h0003;
defparam \LTC1744_T01_00|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N12
cycloneive_lcell_comb \LTC1744_T01_00|Equal3~2 (
// Equation(s):
// \LTC1744_T01_00|Equal3~2_combout  = (\LTC1744_T01_00|LessThan0~0_combout  & (\LTC1744_T01_00|Equal3~0_combout  & (!\LTC1744_T01_00|counter [2] & \LTC1744_T01_00|Equal3~1_combout )))

	.dataa(\LTC1744_T01_00|LessThan0~0_combout ),
	.datab(\LTC1744_T01_00|Equal3~0_combout ),
	.datac(\LTC1744_T01_00|counter [2]),
	.datad(\LTC1744_T01_00|Equal3~1_combout ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|Equal3~2 .lut_mask = 16'h0800;
defparam \LTC1744_T01_00|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N8
cycloneive_lcell_comb \LTC1744_T01_00|FST3253[0]~0 (
// Equation(s):
// \LTC1744_T01_00|FST3253[0]~0_combout  = \LTC1744_T01_00|FST3253 [0] $ (((\LTC1744_T01_00|counter [0] & (\LTC1744_T01_00|counter [1] & \LTC1744_T01_00|Equal3~2_combout ))))

	.dataa(\LTC1744_T01_00|counter [0]),
	.datab(\LTC1744_T01_00|counter [1]),
	.datac(\LTC1744_T01_00|FST3253 [0]),
	.datad(\LTC1744_T01_00|Equal3~2_combout ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|FST3253[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|FST3253[0]~0 .lut_mask = 16'h78F0;
defparam \LTC1744_T01_00|FST3253[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N9
dffeas \LTC1744_T01_00|FST3253[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|FST3253[0]~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|FST3253 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|FST3253[0] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|FST3253[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N22
cycloneive_lcell_comb \LTC1744_T01_00|Equal3~3 (
// Equation(s):
// \LTC1744_T01_00|Equal3~3_combout  = ((!\LTC1744_T01_00|Equal3~2_combout ) # (!\LTC1744_T01_00|counter [0])) # (!\LTC1744_T01_00|counter [1])

	.dataa(\LTC1744_T01_00|counter [1]),
	.datab(gnd),
	.datac(\LTC1744_T01_00|counter [0]),
	.datad(\LTC1744_T01_00|Equal3~2_combout ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|Equal3~3 .lut_mask = 16'h5FFF;
defparam \LTC1744_T01_00|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneive_lcell_comb \LTC1744_T01_00|FST3253[1]~1 (
// Equation(s):
// \LTC1744_T01_00|FST3253[1]~1_combout  = \LTC1744_T01_00|FST3253 [1] $ (((!\LTC1744_T01_00|FST3253 [0] & !\LTC1744_T01_00|Equal3~3_combout )))

	.dataa(gnd),
	.datab(\LTC1744_T01_00|FST3253 [0]),
	.datac(\LTC1744_T01_00|FST3253 [1]),
	.datad(\LTC1744_T01_00|Equal3~3_combout ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|FST3253[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|FST3253[1]~1 .lut_mask = 16'hF0C3;
defparam \LTC1744_T01_00|FST3253[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N1
dffeas \LTC1744_T01_00|FST3253[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|FST3253[1]~1_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|FST3253 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|FST3253[1] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|FST3253[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N6
cycloneive_lcell_comb \LTC1744_T01_00|Equal4~0 (
// Equation(s):
// \LTC1744_T01_00|Equal4~0_combout  = (!\LTC1744_T01_00|counter [1] & (!\LTC1744_T01_00|counter [0] & \LTC1744_T01_00|Equal3~2_combout ))

	.dataa(\LTC1744_T01_00|counter [1]),
	.datab(gnd),
	.datac(\LTC1744_T01_00|counter [0]),
	.datad(\LTC1744_T01_00|Equal3~2_combout ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|Equal4~0 .lut_mask = 16'h0500;
defparam \LTC1744_T01_00|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N16
cycloneive_lcell_comb \LTC1744_T01_00|Equal0~0 (
// Equation(s):
// \LTC1744_T01_00|Equal0~0_combout  = (!\LTC1744_T01_00|counter [3] & (!\LTC1744_T01_00|counter [6] & (!\LTC1744_T01_00|counter [2] & \LTC1744_T01_00|LessThan0~1_combout )))

	.dataa(\LTC1744_T01_00|counter [3]),
	.datab(\LTC1744_T01_00|counter [6]),
	.datac(\LTC1744_T01_00|counter [2]),
	.datad(\LTC1744_T01_00|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|Equal0~0 .lut_mask = 16'h0100;
defparam \LTC1744_T01_00|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N2
cycloneive_lcell_comb \LTC1744_T01_00|Equal2~0 (
// Equation(s):
// \LTC1744_T01_00|Equal2~0_combout  = (!\LTC1744_T01_00|counter [5] & (\LTC1744_T01_00|counter [1] & (!\LTC1744_T01_00|counter [0] & !\LTC1744_T01_00|counter [4])))

	.dataa(\LTC1744_T01_00|counter [5]),
	.datab(\LTC1744_T01_00|counter [1]),
	.datac(\LTC1744_T01_00|counter [0]),
	.datad(\LTC1744_T01_00|counter [4]),
	.cin(gnd),
	.combout(\LTC1744_T01_00|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|Equal2~0 .lut_mask = 16'h0004;
defparam \LTC1744_T01_00|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N26
cycloneive_lcell_comb \LTC1744_T01_00|Selector2~0 (
// Equation(s):
// \LTC1744_T01_00|Selector2~0_combout  = (!\LTC1744_T01_00|Equal4~0_combout  & ((\LTC1744_T01_00|OE_n~q ) # ((\LTC1744_T01_00|Equal0~0_combout  & \LTC1744_T01_00|Equal2~0_combout ))))

	.dataa(\LTC1744_T01_00|Equal4~0_combout ),
	.datab(\LTC1744_T01_00|Equal0~0_combout ),
	.datac(\LTC1744_T01_00|OE_n~q ),
	.datad(\LTC1744_T01_00|Equal2~0_combout ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|Selector2~0 .lut_mask = 16'h5450;
defparam \LTC1744_T01_00|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N27
dffeas \LTC1744_T01_00|OE_n (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|OE_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|OE_n .is_wysiwyg = "true";
defparam \LTC1744_T01_00|OE_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N20
cycloneive_lcell_comb \LTC1744_T01_00|Equal0~1 (
// Equation(s):
// \LTC1744_T01_00|Equal0~1_combout  = (\LTC1744_T01_00|counter [5] & (!\LTC1744_T01_00|counter [1] & (\LTC1744_T01_00|counter [0] & \LTC1744_T01_00|counter [4])))

	.dataa(\LTC1744_T01_00|counter [5]),
	.datab(\LTC1744_T01_00|counter [1]),
	.datac(\LTC1744_T01_00|counter [0]),
	.datad(\LTC1744_T01_00|counter [4]),
	.cin(gnd),
	.combout(\LTC1744_T01_00|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|Equal0~1 .lut_mask = 16'h2000;
defparam \LTC1744_T01_00|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N28
cycloneive_lcell_comb \LTC1744_T01_00|Equal0~2 (
// Equation(s):
// \LTC1744_T01_00|Equal0~2_combout  = (\LTC1744_T01_00|Equal0~0_combout  & \LTC1744_T01_00|Equal0~1_combout )

	.dataa(gnd),
	.datab(\LTC1744_T01_00|Equal0~0_combout ),
	.datac(gnd),
	.datad(\LTC1744_T01_00|Equal0~1_combout ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|Equal0~2 .lut_mask = 16'hCC00;
defparam \LTC1744_T01_00|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N14
cycloneive_lcell_comb \LTC1744_T01_00|Selector0~0 (
// Equation(s):
// \LTC1744_T01_00|Selector0~0_combout  = ((\LTC1744_T01_00|Equal0~0_combout  & \LTC1744_T01_00|Equal0~1_combout )) # (!\LTC1744_T01_00|Equal3~3_combout )

	.dataa(gnd),
	.datab(\LTC1744_T01_00|Equal0~0_combout ),
	.datac(\LTC1744_T01_00|Equal3~3_combout ),
	.datad(\LTC1744_T01_00|Equal0~1_combout ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|Selector0~0 .lut_mask = 16'hCF0F;
defparam \LTC1744_T01_00|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N29
dffeas \LTC1744_T01_00|ENC_P (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_00|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|ENC_P~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|ENC_P .is_wysiwyg = "true";
defparam \LTC1744_T01_00|ENC_P .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y22_N23
dffeas \LTC1744_T01_00|ENC_N (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|Equal3~3_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_00|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|ENC_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|ENC_N .is_wysiwyg = "true";
defparam \LTC1744_T01_00|ENC_N .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N8
cycloneive_lcell_comb \led_control01|counter[0]~24 (
// Equation(s):
// \led_control01|counter[0]~24_combout  = \led_control01|counter [0] $ (VCC)
// \led_control01|counter[0]~25  = CARRY(\led_control01|counter [0])

	.dataa(gnd),
	.datab(\led_control01|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\led_control01|counter[0]~24_combout ),
	.cout(\led_control01|counter[0]~25 ));
// synopsys translate_off
defparam \led_control01|counter[0]~24 .lut_mask = 16'h33CC;
defparam \led_control01|counter[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N9
dffeas \led_control01|counter[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\led_control01|counter[0]~24_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\led_control01|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_control01|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led_control01|counter[0] .is_wysiwyg = "true";
defparam \led_control01|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N10
cycloneive_lcell_comb \led_control01|counter[1]~26 (
// Equation(s):
// \led_control01|counter[1]~26_combout  = (\led_control01|counter [1] & (!\led_control01|counter[0]~25 )) # (!\led_control01|counter [1] & ((\led_control01|counter[0]~25 ) # (GND)))
// \led_control01|counter[1]~27  = CARRY((!\led_control01|counter[0]~25 ) # (!\led_control01|counter [1]))

	.dataa(\led_control01|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_control01|counter[0]~25 ),
	.combout(\led_control01|counter[1]~26_combout ),
	.cout(\led_control01|counter[1]~27 ));
// synopsys translate_off
defparam \led_control01|counter[1]~26 .lut_mask = 16'h5A5F;
defparam \led_control01|counter[1]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y8_N11
dffeas \led_control01|counter[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\led_control01|counter[1]~26_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\led_control01|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_control01|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \led_control01|counter[1] .is_wysiwyg = "true";
defparam \led_control01|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N12
cycloneive_lcell_comb \led_control01|counter[2]~28 (
// Equation(s):
// \led_control01|counter[2]~28_combout  = (\led_control01|counter [2] & (\led_control01|counter[1]~27  $ (GND))) # (!\led_control01|counter [2] & (!\led_control01|counter[1]~27  & VCC))
// \led_control01|counter[2]~29  = CARRY((\led_control01|counter [2] & !\led_control01|counter[1]~27 ))

	.dataa(\led_control01|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_control01|counter[1]~27 ),
	.combout(\led_control01|counter[2]~28_combout ),
	.cout(\led_control01|counter[2]~29 ));
// synopsys translate_off
defparam \led_control01|counter[2]~28 .lut_mask = 16'hA50A;
defparam \led_control01|counter[2]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y8_N13
dffeas \led_control01|counter[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\led_control01|counter[2]~28_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\led_control01|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_control01|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led_control01|counter[2] .is_wysiwyg = "true";
defparam \led_control01|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N14
cycloneive_lcell_comb \led_control01|counter[3]~30 (
// Equation(s):
// \led_control01|counter[3]~30_combout  = (\led_control01|counter [3] & (!\led_control01|counter[2]~29 )) # (!\led_control01|counter [3] & ((\led_control01|counter[2]~29 ) # (GND)))
// \led_control01|counter[3]~31  = CARRY((!\led_control01|counter[2]~29 ) # (!\led_control01|counter [3]))

	.dataa(gnd),
	.datab(\led_control01|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_control01|counter[2]~29 ),
	.combout(\led_control01|counter[3]~30_combout ),
	.cout(\led_control01|counter[3]~31 ));
// synopsys translate_off
defparam \led_control01|counter[3]~30 .lut_mask = 16'h3C3F;
defparam \led_control01|counter[3]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y8_N15
dffeas \led_control01|counter[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\led_control01|counter[3]~30_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\led_control01|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_control01|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \led_control01|counter[3] .is_wysiwyg = "true";
defparam \led_control01|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N16
cycloneive_lcell_comb \led_control01|counter[4]~32 (
// Equation(s):
// \led_control01|counter[4]~32_combout  = (\led_control01|counter [4] & (\led_control01|counter[3]~31  $ (GND))) # (!\led_control01|counter [4] & (!\led_control01|counter[3]~31  & VCC))
// \led_control01|counter[4]~33  = CARRY((\led_control01|counter [4] & !\led_control01|counter[3]~31 ))

	.dataa(gnd),
	.datab(\led_control01|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_control01|counter[3]~31 ),
	.combout(\led_control01|counter[4]~32_combout ),
	.cout(\led_control01|counter[4]~33 ));
// synopsys translate_off
defparam \led_control01|counter[4]~32 .lut_mask = 16'hC30C;
defparam \led_control01|counter[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y8_N17
dffeas \led_control01|counter[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\led_control01|counter[4]~32_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\led_control01|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_control01|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \led_control01|counter[4] .is_wysiwyg = "true";
defparam \led_control01|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N18
cycloneive_lcell_comb \led_control01|counter[5]~34 (
// Equation(s):
// \led_control01|counter[5]~34_combout  = (\led_control01|counter [5] & (!\led_control01|counter[4]~33 )) # (!\led_control01|counter [5] & ((\led_control01|counter[4]~33 ) # (GND)))
// \led_control01|counter[5]~35  = CARRY((!\led_control01|counter[4]~33 ) # (!\led_control01|counter [5]))

	.dataa(gnd),
	.datab(\led_control01|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_control01|counter[4]~33 ),
	.combout(\led_control01|counter[5]~34_combout ),
	.cout(\led_control01|counter[5]~35 ));
// synopsys translate_off
defparam \led_control01|counter[5]~34 .lut_mask = 16'h3C3F;
defparam \led_control01|counter[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y8_N19
dffeas \led_control01|counter[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\led_control01|counter[5]~34_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\led_control01|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_control01|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \led_control01|counter[5] .is_wysiwyg = "true";
defparam \led_control01|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N20
cycloneive_lcell_comb \led_control01|counter[6]~36 (
// Equation(s):
// \led_control01|counter[6]~36_combout  = (\led_control01|counter [6] & (\led_control01|counter[5]~35  $ (GND))) # (!\led_control01|counter [6] & (!\led_control01|counter[5]~35  & VCC))
// \led_control01|counter[6]~37  = CARRY((\led_control01|counter [6] & !\led_control01|counter[5]~35 ))

	.dataa(gnd),
	.datab(\led_control01|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_control01|counter[5]~35 ),
	.combout(\led_control01|counter[6]~36_combout ),
	.cout(\led_control01|counter[6]~37 ));
// synopsys translate_off
defparam \led_control01|counter[6]~36 .lut_mask = 16'hC30C;
defparam \led_control01|counter[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y8_N21
dffeas \led_control01|counter[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\led_control01|counter[6]~36_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\led_control01|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_control01|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \led_control01|counter[6] .is_wysiwyg = "true";
defparam \led_control01|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N22
cycloneive_lcell_comb \led_control01|counter[7]~38 (
// Equation(s):
// \led_control01|counter[7]~38_combout  = (\led_control01|counter [7] & (!\led_control01|counter[6]~37 )) # (!\led_control01|counter [7] & ((\led_control01|counter[6]~37 ) # (GND)))
// \led_control01|counter[7]~39  = CARRY((!\led_control01|counter[6]~37 ) # (!\led_control01|counter [7]))

	.dataa(\led_control01|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_control01|counter[6]~37 ),
	.combout(\led_control01|counter[7]~38_combout ),
	.cout(\led_control01|counter[7]~39 ));
// synopsys translate_off
defparam \led_control01|counter[7]~38 .lut_mask = 16'h5A5F;
defparam \led_control01|counter[7]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y8_N23
dffeas \led_control01|counter[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\led_control01|counter[7]~38_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\led_control01|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_control01|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \led_control01|counter[7] .is_wysiwyg = "true";
defparam \led_control01|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N24
cycloneive_lcell_comb \led_control01|counter[8]~40 (
// Equation(s):
// \led_control01|counter[8]~40_combout  = (\led_control01|counter [8] & (\led_control01|counter[7]~39  $ (GND))) # (!\led_control01|counter [8] & (!\led_control01|counter[7]~39  & VCC))
// \led_control01|counter[8]~41  = CARRY((\led_control01|counter [8] & !\led_control01|counter[7]~39 ))

	.dataa(gnd),
	.datab(\led_control01|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_control01|counter[7]~39 ),
	.combout(\led_control01|counter[8]~40_combout ),
	.cout(\led_control01|counter[8]~41 ));
// synopsys translate_off
defparam \led_control01|counter[8]~40 .lut_mask = 16'hC30C;
defparam \led_control01|counter[8]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y8_N25
dffeas \led_control01|counter[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\led_control01|counter[8]~40_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\led_control01|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_control01|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \led_control01|counter[8] .is_wysiwyg = "true";
defparam \led_control01|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N26
cycloneive_lcell_comb \led_control01|counter[9]~42 (
// Equation(s):
// \led_control01|counter[9]~42_combout  = (\led_control01|counter [9] & (!\led_control01|counter[8]~41 )) # (!\led_control01|counter [9] & ((\led_control01|counter[8]~41 ) # (GND)))
// \led_control01|counter[9]~43  = CARRY((!\led_control01|counter[8]~41 ) # (!\led_control01|counter [9]))

	.dataa(\led_control01|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_control01|counter[8]~41 ),
	.combout(\led_control01|counter[9]~42_combout ),
	.cout(\led_control01|counter[9]~43 ));
// synopsys translate_off
defparam \led_control01|counter[9]~42 .lut_mask = 16'h5A5F;
defparam \led_control01|counter[9]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y8_N27
dffeas \led_control01|counter[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\led_control01|counter[9]~42_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\led_control01|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_control01|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \led_control01|counter[9] .is_wysiwyg = "true";
defparam \led_control01|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N28
cycloneive_lcell_comb \led_control01|counter[10]~44 (
// Equation(s):
// \led_control01|counter[10]~44_combout  = (\led_control01|counter [10] & (\led_control01|counter[9]~43  $ (GND))) # (!\led_control01|counter [10] & (!\led_control01|counter[9]~43  & VCC))
// \led_control01|counter[10]~45  = CARRY((\led_control01|counter [10] & !\led_control01|counter[9]~43 ))

	.dataa(gnd),
	.datab(\led_control01|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_control01|counter[9]~43 ),
	.combout(\led_control01|counter[10]~44_combout ),
	.cout(\led_control01|counter[10]~45 ));
// synopsys translate_off
defparam \led_control01|counter[10]~44 .lut_mask = 16'hC30C;
defparam \led_control01|counter[10]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y8_N29
dffeas \led_control01|counter[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\led_control01|counter[10]~44_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\led_control01|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_control01|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \led_control01|counter[10] .is_wysiwyg = "true";
defparam \led_control01|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N30
cycloneive_lcell_comb \led_control01|counter[11]~46 (
// Equation(s):
// \led_control01|counter[11]~46_combout  = (\led_control01|counter [11] & (!\led_control01|counter[10]~45 )) # (!\led_control01|counter [11] & ((\led_control01|counter[10]~45 ) # (GND)))
// \led_control01|counter[11]~47  = CARRY((!\led_control01|counter[10]~45 ) # (!\led_control01|counter [11]))

	.dataa(\led_control01|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_control01|counter[10]~45 ),
	.combout(\led_control01|counter[11]~46_combout ),
	.cout(\led_control01|counter[11]~47 ));
// synopsys translate_off
defparam \led_control01|counter[11]~46 .lut_mask = 16'h5A5F;
defparam \led_control01|counter[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y8_N31
dffeas \led_control01|counter[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\led_control01|counter[11]~46_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\led_control01|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_control01|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \led_control01|counter[11] .is_wysiwyg = "true";
defparam \led_control01|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N0
cycloneive_lcell_comb \led_control01|counter[12]~48 (
// Equation(s):
// \led_control01|counter[12]~48_combout  = (\led_control01|counter [12] & (\led_control01|counter[11]~47  $ (GND))) # (!\led_control01|counter [12] & (!\led_control01|counter[11]~47  & VCC))
// \led_control01|counter[12]~49  = CARRY((\led_control01|counter [12] & !\led_control01|counter[11]~47 ))

	.dataa(gnd),
	.datab(\led_control01|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_control01|counter[11]~47 ),
	.combout(\led_control01|counter[12]~48_combout ),
	.cout(\led_control01|counter[12]~49 ));
// synopsys translate_off
defparam \led_control01|counter[12]~48 .lut_mask = 16'hC30C;
defparam \led_control01|counter[12]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y7_N1
dffeas \led_control01|counter[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\led_control01|counter[12]~48_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\led_control01|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_control01|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \led_control01|counter[12] .is_wysiwyg = "true";
defparam \led_control01|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N2
cycloneive_lcell_comb \led_control01|counter[13]~50 (
// Equation(s):
// \led_control01|counter[13]~50_combout  = (\led_control01|counter [13] & (!\led_control01|counter[12]~49 )) # (!\led_control01|counter [13] & ((\led_control01|counter[12]~49 ) # (GND)))
// \led_control01|counter[13]~51  = CARRY((!\led_control01|counter[12]~49 ) # (!\led_control01|counter [13]))

	.dataa(gnd),
	.datab(\led_control01|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_control01|counter[12]~49 ),
	.combout(\led_control01|counter[13]~50_combout ),
	.cout(\led_control01|counter[13]~51 ));
// synopsys translate_off
defparam \led_control01|counter[13]~50 .lut_mask = 16'h3C3F;
defparam \led_control01|counter[13]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y7_N3
dffeas \led_control01|counter[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\led_control01|counter[13]~50_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\led_control01|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_control01|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \led_control01|counter[13] .is_wysiwyg = "true";
defparam \led_control01|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N4
cycloneive_lcell_comb \led_control01|counter[14]~52 (
// Equation(s):
// \led_control01|counter[14]~52_combout  = (\led_control01|counter [14] & (\led_control01|counter[13]~51  $ (GND))) # (!\led_control01|counter [14] & (!\led_control01|counter[13]~51  & VCC))
// \led_control01|counter[14]~53  = CARRY((\led_control01|counter [14] & !\led_control01|counter[13]~51 ))

	.dataa(gnd),
	.datab(\led_control01|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_control01|counter[13]~51 ),
	.combout(\led_control01|counter[14]~52_combout ),
	.cout(\led_control01|counter[14]~53 ));
// synopsys translate_off
defparam \led_control01|counter[14]~52 .lut_mask = 16'hC30C;
defparam \led_control01|counter[14]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y7_N5
dffeas \led_control01|counter[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\led_control01|counter[14]~52_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\led_control01|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_control01|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \led_control01|counter[14] .is_wysiwyg = "true";
defparam \led_control01|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N6
cycloneive_lcell_comb \led_control01|counter[15]~54 (
// Equation(s):
// \led_control01|counter[15]~54_combout  = (\led_control01|counter [15] & (!\led_control01|counter[14]~53 )) # (!\led_control01|counter [15] & ((\led_control01|counter[14]~53 ) # (GND)))
// \led_control01|counter[15]~55  = CARRY((!\led_control01|counter[14]~53 ) # (!\led_control01|counter [15]))

	.dataa(\led_control01|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_control01|counter[14]~53 ),
	.combout(\led_control01|counter[15]~54_combout ),
	.cout(\led_control01|counter[15]~55 ));
// synopsys translate_off
defparam \led_control01|counter[15]~54 .lut_mask = 16'h5A5F;
defparam \led_control01|counter[15]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y7_N7
dffeas \led_control01|counter[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\led_control01|counter[15]~54_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\led_control01|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_control01|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \led_control01|counter[15] .is_wysiwyg = "true";
defparam \led_control01|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N8
cycloneive_lcell_comb \led_control01|counter[16]~56 (
// Equation(s):
// \led_control01|counter[16]~56_combout  = (\led_control01|counter [16] & (\led_control01|counter[15]~55  $ (GND))) # (!\led_control01|counter [16] & (!\led_control01|counter[15]~55  & VCC))
// \led_control01|counter[16]~57  = CARRY((\led_control01|counter [16] & !\led_control01|counter[15]~55 ))

	.dataa(gnd),
	.datab(\led_control01|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_control01|counter[15]~55 ),
	.combout(\led_control01|counter[16]~56_combout ),
	.cout(\led_control01|counter[16]~57 ));
// synopsys translate_off
defparam \led_control01|counter[16]~56 .lut_mask = 16'hC30C;
defparam \led_control01|counter[16]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y7_N9
dffeas \led_control01|counter[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\led_control01|counter[16]~56_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\led_control01|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_control01|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \led_control01|counter[16] .is_wysiwyg = "true";
defparam \led_control01|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N10
cycloneive_lcell_comb \led_control01|counter[17]~58 (
// Equation(s):
// \led_control01|counter[17]~58_combout  = (\led_control01|counter [17] & (!\led_control01|counter[16]~57 )) # (!\led_control01|counter [17] & ((\led_control01|counter[16]~57 ) # (GND)))
// \led_control01|counter[17]~59  = CARRY((!\led_control01|counter[16]~57 ) # (!\led_control01|counter [17]))

	.dataa(\led_control01|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_control01|counter[16]~57 ),
	.combout(\led_control01|counter[17]~58_combout ),
	.cout(\led_control01|counter[17]~59 ));
// synopsys translate_off
defparam \led_control01|counter[17]~58 .lut_mask = 16'h5A5F;
defparam \led_control01|counter[17]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y7_N11
dffeas \led_control01|counter[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\led_control01|counter[17]~58_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\led_control01|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_control01|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \led_control01|counter[17] .is_wysiwyg = "true";
defparam \led_control01|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N12
cycloneive_lcell_comb \led_control01|counter[18]~60 (
// Equation(s):
// \led_control01|counter[18]~60_combout  = (\led_control01|counter [18] & (\led_control01|counter[17]~59  $ (GND))) # (!\led_control01|counter [18] & (!\led_control01|counter[17]~59  & VCC))
// \led_control01|counter[18]~61  = CARRY((\led_control01|counter [18] & !\led_control01|counter[17]~59 ))

	.dataa(\led_control01|counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_control01|counter[17]~59 ),
	.combout(\led_control01|counter[18]~60_combout ),
	.cout(\led_control01|counter[18]~61 ));
// synopsys translate_off
defparam \led_control01|counter[18]~60 .lut_mask = 16'hA50A;
defparam \led_control01|counter[18]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y7_N13
dffeas \led_control01|counter[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\led_control01|counter[18]~60_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\led_control01|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_control01|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \led_control01|counter[18] .is_wysiwyg = "true";
defparam \led_control01|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N24
cycloneive_lcell_comb \led_control01|LessThan0~2 (
// Equation(s):
// \led_control01|LessThan0~2_combout  = (!\led_control01|counter [16] & (!\led_control01|counter [14] & !\led_control01|counter [15]))

	.dataa(gnd),
	.datab(\led_control01|counter [16]),
	.datac(\led_control01|counter [14]),
	.datad(\led_control01|counter [15]),
	.cin(gnd),
	.combout(\led_control01|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_control01|LessThan0~2 .lut_mask = 16'h0003;
defparam \led_control01|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N26
cycloneive_lcell_comb \led_control01|LessThan0~4 (
// Equation(s):
// \led_control01|LessThan0~4_combout  = (((!\led_control01|counter [13] & \led_control01|LessThan0~2_combout )) # (!\led_control01|counter [18])) # (!\led_control01|counter [17])

	.dataa(\led_control01|counter [17]),
	.datab(\led_control01|counter [13]),
	.datac(\led_control01|counter [18]),
	.datad(\led_control01|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\led_control01|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \led_control01|LessThan0~4 .lut_mask = 16'h7F5F;
defparam \led_control01|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N14
cycloneive_lcell_comb \led_control01|counter[19]~62 (
// Equation(s):
// \led_control01|counter[19]~62_combout  = (\led_control01|counter [19] & (!\led_control01|counter[18]~61 )) # (!\led_control01|counter [19] & ((\led_control01|counter[18]~61 ) # (GND)))
// \led_control01|counter[19]~63  = CARRY((!\led_control01|counter[18]~61 ) # (!\led_control01|counter [19]))

	.dataa(gnd),
	.datab(\led_control01|counter [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_control01|counter[18]~61 ),
	.combout(\led_control01|counter[19]~62_combout ),
	.cout(\led_control01|counter[19]~63 ));
// synopsys translate_off
defparam \led_control01|counter[19]~62 .lut_mask = 16'h3C3F;
defparam \led_control01|counter[19]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y7_N15
dffeas \led_control01|counter[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\led_control01|counter[19]~62_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\led_control01|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_control01|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \led_control01|counter[19] .is_wysiwyg = "true";
defparam \led_control01|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N2
cycloneive_lcell_comb \led_control01|LessThan0~0 (
// Equation(s):
// \led_control01|LessThan0~0_combout  = (((!\led_control01|counter [6] & !\led_control01|counter [5])) # (!\led_control01|counter [7])) # (!\led_control01|counter [8])

	.dataa(\led_control01|counter [8]),
	.datab(\led_control01|counter [6]),
	.datac(\led_control01|counter [7]),
	.datad(\led_control01|counter [5]),
	.cin(gnd),
	.combout(\led_control01|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_control01|LessThan0~0 .lut_mask = 16'h5F7F;
defparam \led_control01|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N4
cycloneive_lcell_comb \led_control01|LessThan0~1 (
// Equation(s):
// \led_control01|LessThan0~1_combout  = ((!\led_control01|counter [9] & \led_control01|LessThan0~0_combout )) # (!\led_control01|counter [10])

	.dataa(gnd),
	.datab(\led_control01|counter [10]),
	.datac(\led_control01|counter [9]),
	.datad(\led_control01|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\led_control01|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_control01|LessThan0~1 .lut_mask = 16'h3F33;
defparam \led_control01|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N6
cycloneive_lcell_comb \led_control01|LessThan0~3 (
// Equation(s):
// \led_control01|LessThan0~3_combout  = (!\led_control01|counter [11] & (\led_control01|LessThan0~2_combout  & (\led_control01|LessThan0~1_combout  & !\led_control01|counter [12])))

	.dataa(\led_control01|counter [11]),
	.datab(\led_control01|LessThan0~2_combout ),
	.datac(\led_control01|LessThan0~1_combout ),
	.datad(\led_control01|counter [12]),
	.cin(gnd),
	.combout(\led_control01|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \led_control01|LessThan0~3 .lut_mask = 16'h0040;
defparam \led_control01|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N16
cycloneive_lcell_comb \led_control01|counter[20]~64 (
// Equation(s):
// \led_control01|counter[20]~64_combout  = (\led_control01|counter [20] & (\led_control01|counter[19]~63  $ (GND))) # (!\led_control01|counter [20] & (!\led_control01|counter[19]~63  & VCC))
// \led_control01|counter[20]~65  = CARRY((\led_control01|counter [20] & !\led_control01|counter[19]~63 ))

	.dataa(gnd),
	.datab(\led_control01|counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_control01|counter[19]~63 ),
	.combout(\led_control01|counter[20]~64_combout ),
	.cout(\led_control01|counter[20]~65 ));
// synopsys translate_off
defparam \led_control01|counter[20]~64 .lut_mask = 16'hC30C;
defparam \led_control01|counter[20]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y7_N17
dffeas \led_control01|counter[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\led_control01|counter[20]~64_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\led_control01|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_control01|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \led_control01|counter[20] .is_wysiwyg = "true";
defparam \led_control01|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N28
cycloneive_lcell_comb \led_control01|LessThan0~5 (
// Equation(s):
// \led_control01|LessThan0~5_combout  = (!\led_control01|counter [19] & (!\led_control01|counter [20] & ((\led_control01|LessThan0~4_combout ) # (\led_control01|LessThan0~3_combout ))))

	.dataa(\led_control01|LessThan0~4_combout ),
	.datab(\led_control01|counter [19]),
	.datac(\led_control01|LessThan0~3_combout ),
	.datad(\led_control01|counter [20]),
	.cin(gnd),
	.combout(\led_control01|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \led_control01|LessThan0~5 .lut_mask = 16'h0032;
defparam \led_control01|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N18
cycloneive_lcell_comb \led_control01|counter[21]~66 (
// Equation(s):
// \led_control01|counter[21]~66_combout  = (\led_control01|counter [21] & (!\led_control01|counter[20]~65 )) # (!\led_control01|counter [21] & ((\led_control01|counter[20]~65 ) # (GND)))
// \led_control01|counter[21]~67  = CARRY((!\led_control01|counter[20]~65 ) # (!\led_control01|counter [21]))

	.dataa(gnd),
	.datab(\led_control01|counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_control01|counter[20]~65 ),
	.combout(\led_control01|counter[21]~66_combout ),
	.cout(\led_control01|counter[21]~67 ));
// synopsys translate_off
defparam \led_control01|counter[21]~66 .lut_mask = 16'h3C3F;
defparam \led_control01|counter[21]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y7_N19
dffeas \led_control01|counter[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\led_control01|counter[21]~66_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\led_control01|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_control01|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \led_control01|counter[21] .is_wysiwyg = "true";
defparam \led_control01|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N20
cycloneive_lcell_comb \led_control01|counter[22]~68 (
// Equation(s):
// \led_control01|counter[22]~68_combout  = (\led_control01|counter [22] & (\led_control01|counter[21]~67  $ (GND))) # (!\led_control01|counter [22] & (!\led_control01|counter[21]~67  & VCC))
// \led_control01|counter[22]~69  = CARRY((\led_control01|counter [22] & !\led_control01|counter[21]~67 ))

	.dataa(gnd),
	.datab(\led_control01|counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_control01|counter[21]~67 ),
	.combout(\led_control01|counter[22]~68_combout ),
	.cout(\led_control01|counter[22]~69 ));
// synopsys translate_off
defparam \led_control01|counter[22]~68 .lut_mask = 16'hC30C;
defparam \led_control01|counter[22]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y7_N21
dffeas \led_control01|counter[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\led_control01|counter[22]~68_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\led_control01|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_control01|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \led_control01|counter[22] .is_wysiwyg = "true";
defparam \led_control01|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N22
cycloneive_lcell_comb \led_control01|counter[23]~70 (
// Equation(s):
// \led_control01|counter[23]~70_combout  = \led_control01|counter [23] $ (\led_control01|counter[22]~69 )

	.dataa(\led_control01|counter [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\led_control01|counter[22]~69 ),
	.combout(\led_control01|counter[23]~70_combout ),
	.cout());
// synopsys translate_off
defparam \led_control01|counter[23]~70 .lut_mask = 16'h5A5A;
defparam \led_control01|counter[23]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y7_N23
dffeas \led_control01|counter[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\led_control01|counter[23]~70_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\led_control01|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_control01|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \led_control01|counter[23] .is_wysiwyg = "true";
defparam \led_control01|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N30
cycloneive_lcell_comb \led_control01|LessThan0~6 (
// Equation(s):
// \led_control01|LessThan0~6_combout  = (!\led_control01|counter [22] & (!\led_control01|counter [23] & ((\led_control01|LessThan0~5_combout ) # (!\led_control01|counter [21]))))

	.dataa(\led_control01|LessThan0~5_combout ),
	.datab(\led_control01|counter [22]),
	.datac(\led_control01|counter [23]),
	.datad(\led_control01|counter [21]),
	.cin(gnd),
	.combout(\led_control01|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \led_control01|LessThan0~6 .lut_mask = 16'h0203;
defparam \led_control01|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N0
cycloneive_lcell_comb \led_control01|led~0 (
// Equation(s):
// \led_control01|led~0_combout  = \led_control01|led~q  $ (!\led_control01|LessThan0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\led_control01|led~q ),
	.datad(\led_control01|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\led_control01|led~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_control01|led~0 .lut_mask = 16'hF00F;
defparam \led_control01|led~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N1
dffeas \led_control01|led (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\led_control01|led~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_control01|led~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_control01|led .is_wysiwyg = "true";
defparam \led_control01|led .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cycloneive_lcell_comb \timer0|cnt_store_4point~1 (
// Equation(s):
// \timer0|cnt_store_4point~1_combout  = (\timer0|start_store~q  & (\timer0|en_store_4point~q  & (\timer0|cnt_store_4point [1] $ (\timer0|cnt_store_4point [0]))))

	.dataa(\timer0|start_store~q ),
	.datab(\timer0|en_store_4point~q ),
	.datac(\timer0|cnt_store_4point [1]),
	.datad(\timer0|cnt_store_4point [0]),
	.cin(gnd),
	.combout(\timer0|cnt_store_4point~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|cnt_store_4point~1 .lut_mask = 16'h0880;
defparam \timer0|cnt_store_4point~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N5
dffeas \timer0|cnt_store_4point[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|cnt_store_4point~1_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|cnt_store_4point [1]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|cnt_store_4point[1] .is_wysiwyg = "true";
defparam \timer0|cnt_store_4point[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneive_lcell_comb \timer0|en_store_4point~0 (
// Equation(s):
// \timer0|en_store_4point~0_combout  = (\timer0|en_store_4point~q  & ((!\timer0|cnt_store_4point [1]) # (!\timer0|cnt_store_4point [0])))

	.dataa(\timer0|cnt_store_4point [0]),
	.datab(\timer0|en_store_4point~q ),
	.datac(\timer0|cnt_store_4point [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\timer0|en_store_4point~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|en_store_4point~0 .lut_mask = 16'h4C4C;
defparam \timer0|en_store_4point~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneive_lcell_comb \LTC1744_T01_02|Decoder0~3 (
// Equation(s):
// \LTC1744_T01_02|Decoder0~3_combout  = (!\LTC1744_T01_00|Equal3~3_combout  & (!\LTC1744_T01_00|FST3253 [0] & !\LTC1744_T01_00|FST3253 [1]))

	.dataa(gnd),
	.datab(\LTC1744_T01_00|Equal3~3_combout ),
	.datac(\LTC1744_T01_00|FST3253 [0]),
	.datad(\LTC1744_T01_00|FST3253 [1]),
	.cin(gnd),
	.combout(\LTC1744_T01_02|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_02|Decoder0~3 .lut_mask = 16'h0003;
defparam \LTC1744_T01_02|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N30
cycloneive_lcell_comb \LTC1744_T01_00|Selector3~0 (
// Equation(s):
// \LTC1744_T01_00|Selector3~0_combout  = (((\LTC1744_T01_00|Equal0~0_combout  & \LTC1744_T01_00|Equal2~0_combout )) # (!\LTC1744_T01_00|Equal3~3_combout )) # (!\LTC1744_T01_00|Equal4~0_combout )

	.dataa(\LTC1744_T01_00|Equal4~0_combout ),
	.datab(\LTC1744_T01_00|Equal0~0_combout ),
	.datac(\LTC1744_T01_00|Equal3~3_combout ),
	.datad(\LTC1744_T01_00|Equal2~0_combout ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|Selector3~0 .lut_mask = 16'hDF5F;
defparam \LTC1744_T01_00|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N0
cycloneive_lcell_comb \LTC1744_T01_00|Selector3~1 (
// Equation(s):
// \LTC1744_T01_00|Selector3~1_combout  = (\LTC1744_T01_02|Decoder0~3_combout ) # ((\LTC1744_T01_00|en_cnt_one_turn~q  & \LTC1744_T01_00|Selector3~0_combout ))

	.dataa(gnd),
	.datab(\LTC1744_T01_02|Decoder0~3_combout ),
	.datac(\LTC1744_T01_00|en_cnt_one_turn~q ),
	.datad(\LTC1744_T01_00|Selector3~0_combout ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|Selector3~1 .lut_mask = 16'hFCCC;
defparam \LTC1744_T01_00|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N1
dffeas \LTC1744_T01_00|en_cnt_one_turn (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|en_cnt_one_turn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|en_cnt_one_turn .is_wysiwyg = "true";
defparam \LTC1744_T01_00|en_cnt_one_turn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N12
cycloneive_lcell_comb \LTC1744_T01_00|cnt_one_turn_delay[1]~0 (
// Equation(s):
// \LTC1744_T01_00|cnt_one_turn_delay[1]~0_combout  = (\LTC1744_T01_00|en_cnt_one_turn~q  & ((\LTC1744_T01_00|cnt_one_turn_delay [0]) # (\LTC1744_T01_00|cnt_one_turn_delay [1])))

	.dataa(\LTC1744_T01_00|cnt_one_turn_delay [0]),
	.datab(gnd),
	.datac(\LTC1744_T01_00|cnt_one_turn_delay [1]),
	.datad(\LTC1744_T01_00|en_cnt_one_turn~q ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|cnt_one_turn_delay[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|cnt_one_turn_delay[1]~0 .lut_mask = 16'hFA00;
defparam \LTC1744_T01_00|cnt_one_turn_delay[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N13
dffeas \LTC1744_T01_00|cnt_one_turn_delay[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|cnt_one_turn_delay[1]~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|cnt_one_turn_delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|cnt_one_turn_delay[1] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|cnt_one_turn_delay[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N6
cycloneive_lcell_comb \LTC1744_T01_00|cnt_one_turn_delay[0]~1 (
// Equation(s):
// \LTC1744_T01_00|cnt_one_turn_delay[0]~1_combout  = (\LTC1744_T01_00|en_cnt_one_turn~q  & ((\LTC1744_T01_00|cnt_one_turn_delay [1]) # (!\LTC1744_T01_00|cnt_one_turn_delay [0])))

	.dataa(\LTC1744_T01_00|cnt_one_turn_delay [1]),
	.datab(gnd),
	.datac(\LTC1744_T01_00|cnt_one_turn_delay [0]),
	.datad(\LTC1744_T01_00|en_cnt_one_turn~q ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|cnt_one_turn_delay[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|cnt_one_turn_delay[0]~1 .lut_mask = 16'hAF00;
defparam \LTC1744_T01_00|cnt_one_turn_delay[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N7
dffeas \LTC1744_T01_00|cnt_one_turn_delay[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|cnt_one_turn_delay[0]~1_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|cnt_one_turn_delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|cnt_one_turn_delay[0] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|cnt_one_turn_delay[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N2
cycloneive_lcell_comb \LTC1744_T01_00|one_turn~0 (
// Equation(s):
// \LTC1744_T01_00|one_turn~0_combout  = (\LTC1744_T01_00|cnt_one_turn_delay [0] & ((\LTC1744_T01_00|one_turn~q ) # (\LTC1744_T01_00|cnt_one_turn_delay [1]))) # (!\LTC1744_T01_00|cnt_one_turn_delay [0] & (\LTC1744_T01_00|one_turn~q  & 
// \LTC1744_T01_00|cnt_one_turn_delay [1]))

	.dataa(\LTC1744_T01_00|cnt_one_turn_delay [0]),
	.datab(gnd),
	.datac(\LTC1744_T01_00|one_turn~q ),
	.datad(\LTC1744_T01_00|cnt_one_turn_delay [1]),
	.cin(gnd),
	.combout(\LTC1744_T01_00|one_turn~0_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|one_turn~0 .lut_mask = 16'hFAA0;
defparam \LTC1744_T01_00|one_turn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N3
dffeas \LTC1744_T01_00|one_turn (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|one_turn~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|one_turn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|one_turn .is_wysiwyg = "true";
defparam \LTC1744_T01_00|one_turn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N24
cycloneive_lcell_comb \timer0|one_turn_0~feeder (
// Equation(s):
// \timer0|one_turn_0~feeder_combout  = \LTC1744_T01_00|one_turn~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LTC1744_T01_00|one_turn~q ),
	.cin(gnd),
	.combout(\timer0|one_turn_0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|one_turn_0~feeder .lut_mask = 16'hFF00;
defparam \timer0|one_turn_0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N25
dffeas \timer0|one_turn_0 (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|one_turn_0~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|one_turn_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|one_turn_0 .is_wysiwyg = "true";
defparam \timer0|one_turn_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N9
dffeas \timer0|one_turn_1 (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\timer0|one_turn_0~q ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|one_turn_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|one_turn_1 .is_wysiwyg = "true";
defparam \timer0|one_turn_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N3
dffeas \timer0|one_turn_2 (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\timer0|one_turn_1~q ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|one_turn_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|one_turn_2 .is_wysiwyg = "true";
defparam \timer0|one_turn_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneive_lcell_comb \timer0|en_store_4point~1 (
// Equation(s):
// \timer0|en_store_4point~1_combout  = (\timer0|start_store~q  & ((\timer0|en_store_4point~0_combout ) # ((!\timer0|one_turn_2~q  & \timer0|one_turn_1~q ))))

	.dataa(\timer0|en_store_4point~0_combout ),
	.datab(\timer0|one_turn_2~q ),
	.datac(\timer0|start_store~q ),
	.datad(\timer0|one_turn_1~q ),
	.cin(gnd),
	.combout(\timer0|en_store_4point~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|en_store_4point~1 .lut_mask = 16'hB0A0;
defparam \timer0|en_store_4point~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N9
dffeas \timer0|en_store_4point (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|en_store_4point~1_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|en_store_4point~q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|en_store_4point .is_wysiwyg = "true";
defparam \timer0|en_store_4point .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneive_lcell_comb \timer0|cnt_store_4point~0 (
// Equation(s):
// \timer0|cnt_store_4point~0_combout  = (\timer0|start_store~q  & (\timer0|en_store_4point~q  & !\timer0|cnt_store_4point [0]))

	.dataa(\timer0|start_store~q ),
	.datab(\timer0|en_store_4point~q ),
	.datac(\timer0|cnt_store_4point [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\timer0|cnt_store_4point~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|cnt_store_4point~0 .lut_mask = 16'h0808;
defparam \timer0|cnt_store_4point~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N11
dffeas \timer0|cnt_store_4point[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|cnt_store_4point~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|cnt_store_4point [0]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|cnt_store_4point[0] .is_wysiwyg = "true";
defparam \timer0|cnt_store_4point[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneive_lcell_comb \timer0|Add0~0 (
// Equation(s):
// \timer0|Add0~0_combout  = \timer0|one_turn_count [0] $ (VCC)
// \timer0|Add0~1  = CARRY(\timer0|one_turn_count [0])

	.dataa(gnd),
	.datab(\timer0|one_turn_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\timer0|Add0~0_combout ),
	.cout(\timer0|Add0~1 ));
// synopsys translate_off
defparam \timer0|Add0~0 .lut_mask = 16'h33CC;
defparam \timer0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N1
dffeas \timer0|one_turn_count[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer0|one_turn_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|one_turn_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|one_turn_count[0] .is_wysiwyg = "true";
defparam \timer0|one_turn_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneive_lcell_comb \timer0|Add0~2 (
// Equation(s):
// \timer0|Add0~2_combout  = (\timer0|one_turn_count [1] & (!\timer0|Add0~1 )) # (!\timer0|one_turn_count [1] & ((\timer0|Add0~1 ) # (GND)))
// \timer0|Add0~3  = CARRY((!\timer0|Add0~1 ) # (!\timer0|one_turn_count [1]))

	.dataa(gnd),
	.datab(\timer0|one_turn_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~1 ),
	.combout(\timer0|Add0~2_combout ),
	.cout(\timer0|Add0~3 ));
// synopsys translate_off
defparam \timer0|Add0~2 .lut_mask = 16'h3C3F;
defparam \timer0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N3
dffeas \timer0|one_turn_count[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer0|one_turn_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|one_turn_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|one_turn_count[1] .is_wysiwyg = "true";
defparam \timer0|one_turn_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneive_lcell_comb \timer0|Add0~4 (
// Equation(s):
// \timer0|Add0~4_combout  = (\timer0|one_turn_count [2] & (\timer0|Add0~3  $ (GND))) # (!\timer0|one_turn_count [2] & (!\timer0|Add0~3  & VCC))
// \timer0|Add0~5  = CARRY((\timer0|one_turn_count [2] & !\timer0|Add0~3 ))

	.dataa(gnd),
	.datab(\timer0|one_turn_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~3 ),
	.combout(\timer0|Add0~4_combout ),
	.cout(\timer0|Add0~5 ));
// synopsys translate_off
defparam \timer0|Add0~4 .lut_mask = 16'hC30C;
defparam \timer0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N5
dffeas \timer0|one_turn_count[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer0|one_turn_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|one_turn_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|one_turn_count[2] .is_wysiwyg = "true";
defparam \timer0|one_turn_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \find_start_00|Add0~0 (
// Equation(s):
// \find_start_00|Add0~0_combout  = \find_start_00|counter [0] $ (VCC)
// \find_start_00|Add0~1  = CARRY(\find_start_00|counter [0])

	.dataa(\find_start_00|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\find_start_00|Add0~0_combout ),
	.cout(\find_start_00|Add0~1 ));
// synopsys translate_off
defparam \find_start_00|Add0~0 .lut_mask = 16'h55AA;
defparam \find_start_00|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N1
cycloneive_io_ibuf \data0[13]~input (
	.i(data0[13]),
	.ibar(gnd),
	.o(\data0[13]~input_o ));
// synopsys translate_off
defparam \data0[13]~input .bus_hold = "false";
defparam \data0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneive_lcell_comb \LTC1744_T01_00|data_out0[13]~feeder (
// Equation(s):
// \LTC1744_T01_00|data_out0[13]~feeder_combout  = \data0[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[13]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|data_out0[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[13]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_00|data_out0[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \LTC1744_T01_02|Decoder0~2 (
// Equation(s):
// \LTC1744_T01_02|Decoder0~2_combout  = (!\LTC1744_T01_00|Equal3~3_combout  & (\LTC1744_T01_00|FST3253 [0] & \LTC1744_T01_00|FST3253 [1]))

	.dataa(gnd),
	.datab(\LTC1744_T01_00|Equal3~3_combout ),
	.datac(\LTC1744_T01_00|FST3253 [0]),
	.datad(\LTC1744_T01_00|FST3253 [1]),
	.cin(gnd),
	.combout(\LTC1744_T01_02|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_02|Decoder0~2 .lut_mask = 16'h3000;
defparam \LTC1744_T01_02|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N15
dffeas \LTC1744_T01_00|data_out0[13] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|data_out0[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[13] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \find_start_00|data_0[13]~feeder (
// Equation(s):
// \find_start_00|data_0[13]~feeder_combout  = \LTC1744_T01_00|data_out0 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LTC1744_T01_00|data_out0 [13]),
	.cin(gnd),
	.combout(\find_start_00|data_0[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_0[13]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_0[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N5
dffeas \find_start_00|data_0[13] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_0[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_0[13] .is_wysiwyg = "true";
defparam \find_start_00|data_0[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneive_io_ibuf \data0[15]~input (
	.i(data0[15]),
	.ibar(gnd),
	.o(\data0[15]~input_o ));
// synopsys translate_off
defparam \data0[15]~input .bus_hold = "false";
defparam \data0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneive_lcell_comb \LTC1744_T01_00|data_out0[15]~feeder (
// Equation(s):
// \LTC1744_T01_00|data_out0[15]~feeder_combout  = \data0[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[15]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|data_out0[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[15]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_00|data_out0[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N31
dffeas \LTC1744_T01_00|data_out0[15] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|data_out0[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[15] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \find_start_00|data_0[15]~feeder (
// Equation(s):
// \find_start_00|data_0[15]~feeder_combout  = \LTC1744_T01_00|data_out0 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LTC1744_T01_00|data_out0 [15]),
	.cin(gnd),
	.combout(\find_start_00|data_0[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_0[15]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_0[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N1
dffeas \find_start_00|data_0[15] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_0[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_0[15] .is_wysiwyg = "true";
defparam \find_start_00|data_0[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N8
cycloneive_io_ibuf \data0[12]~input (
	.i(data0[12]),
	.ibar(gnd),
	.o(\data0[12]~input_o ));
// synopsys translate_off
defparam \data0[12]~input .bus_hold = "false";
defparam \data0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y18_N27
dffeas \LTC1744_T01_00|data_out0[12] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[12]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[12] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out0[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N31
dffeas \find_start_00|data_0[12] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\LTC1744_T01_00|data_out0 [12]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_0[12] .is_wysiwyg = "true";
defparam \find_start_00|data_0[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cycloneive_io_ibuf \data0[14]~input (
	.i(data0[14]),
	.ibar(gnd),
	.o(\data0[14]~input_o ));
// synopsys translate_off
defparam \data0[14]~input .bus_hold = "false";
defparam \data0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y18_N11
dffeas \LTC1744_T01_00|data_out0[14] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[14]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[14] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \find_start_00|data_0[14]~feeder (
// Equation(s):
// \find_start_00|data_0[14]~feeder_combout  = \LTC1744_T01_00|data_out0 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LTC1744_T01_00|data_out0 [14]),
	.cin(gnd),
	.combout(\find_start_00|data_0[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_0[14]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_0[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N3
dffeas \find_start_00|data_0[14] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_0[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_0[14] .is_wysiwyg = "true";
defparam \find_start_00|data_0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \find_start_00|LessThan3~0 (
// Equation(s):
// \find_start_00|LessThan3~0_combout  = (\find_start_00|data_0 [13]) # ((\find_start_00|data_0 [15]) # ((\find_start_00|data_0 [12]) # (\find_start_00|data_0 [14])))

	.dataa(\find_start_00|data_0 [13]),
	.datab(\find_start_00|data_0 [15]),
	.datac(\find_start_00|data_0 [12]),
	.datad(\find_start_00|data_0 [14]),
	.cin(gnd),
	.combout(\find_start_00|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|LessThan3~0 .lut_mask = 16'hFFFE;
defparam \find_start_00|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N22
cycloneive_io_ibuf \data0[8]~input (
	.i(data0[8]),
	.ibar(gnd),
	.o(\data0[8]~input_o ));
// synopsys translate_off
defparam \data0[8]~input .bus_hold = "false";
defparam \data0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cycloneive_lcell_comb \LTC1744_T01_00|data_out0[8]~feeder (
// Equation(s):
// \LTC1744_T01_00|data_out0[8]~feeder_combout  = \data0[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[8]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|data_out0[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[8]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_00|data_out0[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N5
dffeas \LTC1744_T01_00|data_out0[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|data_out0[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[8] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out0[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N13
dffeas \find_start_00|data_0[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\LTC1744_T01_00|data_out0 [8]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_0[8] .is_wysiwyg = "true";
defparam \find_start_00|data_0[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N22
cycloneive_io_ibuf \data0[10]~input (
	.i(data0[10]),
	.ibar(gnd),
	.o(\data0[10]~input_o ));
// synopsys translate_off
defparam \data0[10]~input .bus_hold = "false";
defparam \data0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y18_N9
dffeas \LTC1744_T01_00|data_out0[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[10]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[10] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out0[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N1
dffeas \find_start_00|data_0[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\LTC1744_T01_00|data_out0 [10]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_0[10] .is_wysiwyg = "true";
defparam \find_start_00|data_0[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N15
cycloneive_io_ibuf \data0[7]~input (
	.i(data0[7]),
	.ibar(gnd),
	.o(\data0[7]~input_o ));
// synopsys translate_off
defparam \data0[7]~input .bus_hold = "false";
defparam \data0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y20_N27
dffeas \LTC1744_T01_00|data_out0[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[7]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[7] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N15
dffeas \find_start_00|data_0[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\LTC1744_T01_00|data_out0 [7]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_0[7] .is_wysiwyg = "true";
defparam \find_start_00|data_0[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N15
cycloneive_io_ibuf \data0[9]~input (
	.i(data0[9]),
	.ibar(gnd),
	.o(\data0[9]~input_o ));
// synopsys translate_off
defparam \data0[9]~input .bus_hold = "false";
defparam \data0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneive_lcell_comb \LTC1744_T01_00|data_out0[9]~feeder (
// Equation(s):
// \LTC1744_T01_00|data_out0[9]~feeder_combout  = \data0[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[9]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|data_out0[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[9]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_00|data_out0[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N19
dffeas \LTC1744_T01_00|data_out0[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|data_out0[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[9] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneive_lcell_comb \find_start_00|data_0[9]~feeder (
// Equation(s):
// \find_start_00|data_0[9]~feeder_combout  = \LTC1744_T01_00|data_out0 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LTC1744_T01_00|data_out0 [9]),
	.cin(gnd),
	.combout(\find_start_00|data_0[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_0[9]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_0[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N19
dffeas \find_start_00|data_0[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_0[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_0[9] .is_wysiwyg = "true";
defparam \find_start_00|data_0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneive_lcell_comb \find_start_00|LessThan3~1 (
// Equation(s):
// \find_start_00|LessThan3~1_combout  = (\find_start_00|data_0 [8] & (\find_start_00|data_0 [10] & (\find_start_00|data_0 [7] & \find_start_00|data_0 [9])))

	.dataa(\find_start_00|data_0 [8]),
	.datab(\find_start_00|data_0 [10]),
	.datac(\find_start_00|data_0 [7]),
	.datad(\find_start_00|data_0 [9]),
	.cin(gnd),
	.combout(\find_start_00|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|LessThan3~1 .lut_mask = 16'h8000;
defparam \find_start_00|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y24_N8
cycloneive_io_ibuf \data0[3]~input (
	.i(data0[3]),
	.ibar(gnd),
	.o(\data0[3]~input_o ));
// synopsys translate_off
defparam \data0[3]~input .bus_hold = "false";
defparam \data0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
cycloneive_lcell_comb \LTC1744_T01_00|data_out0[3]~feeder (
// Equation(s):
// \LTC1744_T01_00|data_out0[3]~feeder_combout  = \data0[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[3]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|data_out0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[3]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_00|data_out0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N7
dffeas \LTC1744_T01_00|data_out0[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|data_out0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[3] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N1
dffeas \find_start_00|data_0[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\LTC1744_T01_00|data_out0 [3]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_0[3] .is_wysiwyg = "true";
defparam \find_start_00|data_0[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y24_N22
cycloneive_io_ibuf \data0[2]~input (
	.i(data0[2]),
	.ibar(gnd),
	.o(\data0[2]~input_o ));
// synopsys translate_off
defparam \data0[2]~input .bus_hold = "false";
defparam \data0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneive_lcell_comb \LTC1744_T01_00|data_out0[2]~feeder (
// Equation(s):
// \LTC1744_T01_00|data_out0[2]~feeder_combout  = \data0[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[2]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|data_out0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[2]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_00|data_out0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N7
dffeas \LTC1744_T01_00|data_out0[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|data_out0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[2] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \find_start_00|data_0[2]~feeder (
// Equation(s):
// \find_start_00|data_0[2]~feeder_combout  = \LTC1744_T01_00|data_out0 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LTC1744_T01_00|data_out0 [2]),
	.cin(gnd),
	.combout(\find_start_00|data_0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_0[2]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N3
dffeas \find_start_00|data_0[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_0[2] .is_wysiwyg = "true";
defparam \find_start_00|data_0[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y24_N8
cycloneive_io_ibuf \data0[0]~input (
	.i(data0[0]),
	.ibar(gnd),
	.o(\data0[0]~input_o ));
// synopsys translate_off
defparam \data0[0]~input .bus_hold = "false";
defparam \data0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y18_N3
dffeas \LTC1744_T01_00|data_out0[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[0]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[0] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N23
dffeas \find_start_00|data_0[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\LTC1744_T01_00|data_out0 [0]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_0[0] .is_wysiwyg = "true";
defparam \find_start_00|data_0[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y24_N1
cycloneive_io_ibuf \data0[1]~input (
	.i(data0[1]),
	.ibar(gnd),
	.o(\data0[1]~input_o ));
// synopsys translate_off
defparam \data0[1]~input .bus_hold = "false";
defparam \data0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y20_N11
dffeas \LTC1744_T01_00|data_out0[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[1]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[1] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \find_start_00|data_0[1]~feeder (
// Equation(s):
// \find_start_00|data_0[1]~feeder_combout  = \LTC1744_T01_00|data_out0 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LTC1744_T01_00|data_out0 [1]),
	.cin(gnd),
	.combout(\find_start_00|data_0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_0[1]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N29
dffeas \find_start_00|data_0[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_0[1] .is_wysiwyg = "true";
defparam \find_start_00|data_0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \find_start_00|LessThan3~2 (
// Equation(s):
// \find_start_00|LessThan3~2_combout  = (\find_start_00|data_0 [3]) # ((\find_start_00|data_0 [2]) # ((\find_start_00|data_0 [0]) # (\find_start_00|data_0 [1])))

	.dataa(\find_start_00|data_0 [3]),
	.datab(\find_start_00|data_0 [2]),
	.datac(\find_start_00|data_0 [0]),
	.datad(\find_start_00|data_0 [1]),
	.cin(gnd),
	.combout(\find_start_00|LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|LessThan3~2 .lut_mask = 16'hFFFE;
defparam \find_start_00|LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N8
cycloneive_io_ibuf \data0[4]~input (
	.i(data0[4]),
	.ibar(gnd),
	.o(\data0[4]~input_o ));
// synopsys translate_off
defparam \data0[4]~input .bus_hold = "false";
defparam \data0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
cycloneive_lcell_comb \LTC1744_T01_00|data_out0[4]~feeder (
// Equation(s):
// \LTC1744_T01_00|data_out0[4]~feeder_combout  = \data0[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[4]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|data_out0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[4]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_00|data_out0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N1
dffeas \LTC1744_T01_00|data_out0[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|data_out0[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[4] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out0[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N7
dffeas \find_start_00|data_0[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\LTC1744_T01_00|data_out0 [4]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_0[4] .is_wysiwyg = "true";
defparam \find_start_00|data_0[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N1
cycloneive_io_ibuf \data0[5]~input (
	.i(data0[5]),
	.ibar(gnd),
	.o(\data0[5]~input_o ));
// synopsys translate_off
defparam \data0[5]~input .bus_hold = "false";
defparam \data0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
cycloneive_lcell_comb \LTC1744_T01_00|data_out0[5]~feeder (
// Equation(s):
// \LTC1744_T01_00|data_out0[5]~feeder_combout  = \data0[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[5]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|data_out0[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[5]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_00|data_out0[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N3
dffeas \LTC1744_T01_00|data_out0[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|data_out0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[5] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out0[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N21
dffeas \find_start_00|data_0[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\LTC1744_T01_00|data_out0 [5]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_0[5] .is_wysiwyg = "true";
defparam \find_start_00|data_0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneive_lcell_comb \find_start_00|LessThan3~3 (
// Equation(s):
// \find_start_00|LessThan3~3_combout  = (\find_start_00|LessThan3~1_combout  & ((\find_start_00|data_0 [5]) # ((\find_start_00|LessThan3~2_combout  & \find_start_00|data_0 [4]))))

	.dataa(\find_start_00|LessThan3~1_combout ),
	.datab(\find_start_00|LessThan3~2_combout ),
	.datac(\find_start_00|data_0 [4]),
	.datad(\find_start_00|data_0 [5]),
	.cin(gnd),
	.combout(\find_start_00|LessThan3~3_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|LessThan3~3 .lut_mask = 16'hAA80;
defparam \find_start_00|LessThan3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y24_N8
cycloneive_io_ibuf \data0[6]~input (
	.i(data0[6]),
	.ibar(gnd),
	.o(\data0[6]~input_o ));
// synopsys translate_off
defparam \data0[6]~input .bus_hold = "false";
defparam \data0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cycloneive_lcell_comb \LTC1744_T01_00|data_out0[6]~feeder (
// Equation(s):
// \LTC1744_T01_00|data_out0[6]~feeder_combout  = \data0[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[6]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|data_out0[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[6]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_00|data_out0[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N27
dffeas \LTC1744_T01_00|data_out0[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|data_out0[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[6] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N19
dffeas \find_start_00|data_0[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\LTC1744_T01_00|data_out0 [6]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_0[6] .is_wysiwyg = "true";
defparam \find_start_00|data_0[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N15
cycloneive_io_ibuf \data0[11]~input (
	.i(data0[11]),
	.ibar(gnd),
	.o(\data0[11]~input_o ));
// synopsys translate_off
defparam \data0[11]~input .bus_hold = "false";
defparam \data0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneive_lcell_comb \LTC1744_T01_00|data_out0[11]~feeder (
// Equation(s):
// \LTC1744_T01_00|data_out0[11]~feeder_combout  = \data0[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[11]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|data_out0[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[11]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_00|data_out0[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N19
dffeas \LTC1744_T01_00|data_out0[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|data_out0[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out0[11] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \find_start_00|data_0[11]~feeder (
// Equation(s):
// \find_start_00|data_0[11]~feeder_combout  = \LTC1744_T01_00|data_out0 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LTC1744_T01_00|data_out0 [11]),
	.cin(gnd),
	.combout(\find_start_00|data_0[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_0[11]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_0[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N1
dffeas \find_start_00|data_0[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_0[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_0[11] .is_wysiwyg = "true";
defparam \find_start_00|data_0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \find_start_00|LessThan3~4 (
// Equation(s):
// \find_start_00|LessThan3~4_combout  = (\find_start_00|LessThan3~0_combout ) # ((\find_start_00|data_0 [11]) # ((\find_start_00|LessThan3~3_combout  & \find_start_00|data_0 [6])))

	.dataa(\find_start_00|LessThan3~0_combout ),
	.datab(\find_start_00|LessThan3~3_combout ),
	.datac(\find_start_00|data_0 [6]),
	.datad(\find_start_00|data_0 [11]),
	.cin(gnd),
	.combout(\find_start_00|LessThan3~4_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|LessThan3~4 .lut_mask = 16'hFFEA;
defparam \find_start_00|LessThan3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \find_start_00|data_1[15]~feeder (
// Equation(s):
// \find_start_00|data_1[15]~feeder_combout  = \find_start_00|data_0 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_0 [15]),
	.cin(gnd),
	.combout(\find_start_00|data_1[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_1[15]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_1[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N17
dffeas \find_start_00|data_1[15] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_1[15] .is_wysiwyg = "true";
defparam \find_start_00|data_1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \find_start_00|data_2[15]~feeder (
// Equation(s):
// \find_start_00|data_2[15]~feeder_combout  = \find_start_00|data_1 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_1 [15]),
	.cin(gnd),
	.combout(\find_start_00|data_2[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_2[15]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_2[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N9
dffeas \find_start_00|data_2[15] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_2[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_2[15] .is_wysiwyg = "true";
defparam \find_start_00|data_2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N25
dffeas \find_start_00|data_3[15] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\find_start_00|data_2 [15]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_3[15] .is_wysiwyg = "true";
defparam \find_start_00|data_3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \find_start_00|data_1[14]~feeder (
// Equation(s):
// \find_start_00|data_1[14]~feeder_combout  = \find_start_00|data_0 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_0 [14]),
	.cin(gnd),
	.combout(\find_start_00|data_1[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_1[14]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_1[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N11
dffeas \find_start_00|data_1[14] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_1[14] .is_wysiwyg = "true";
defparam \find_start_00|data_1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \find_start_00|data_2[14]~feeder (
// Equation(s):
// \find_start_00|data_2[14]~feeder_combout  = \find_start_00|data_1 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_1 [14]),
	.cin(gnd),
	.combout(\find_start_00|data_2[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_2[14]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_2[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N19
dffeas \find_start_00|data_2[14] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_2[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_2[14] .is_wysiwyg = "true";
defparam \find_start_00|data_2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \find_start_00|data_3[14]~feeder (
// Equation(s):
// \find_start_00|data_3[14]~feeder_combout  = \find_start_00|data_2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_2 [14]),
	.cin(gnd),
	.combout(\find_start_00|data_3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_3[14]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N27
dffeas \find_start_00|data_3[14] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_3[14] .is_wysiwyg = "true";
defparam \find_start_00|data_3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N13
dffeas \find_start_00|data_1[13] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\find_start_00|data_0 [13]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_1[13] .is_wysiwyg = "true";
defparam \find_start_00|data_1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \find_start_00|data_2[13]~feeder (
// Equation(s):
// \find_start_00|data_2[13]~feeder_combout  = \find_start_00|data_1 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_1 [13]),
	.cin(gnd),
	.combout(\find_start_00|data_2[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_2[13]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_2[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N21
dffeas \find_start_00|data_2[13] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_2[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_2[13] .is_wysiwyg = "true";
defparam \find_start_00|data_2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \find_start_00|data_3[13]~feeder (
// Equation(s):
// \find_start_00|data_3[13]~feeder_combout  = \find_start_00|data_2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_2 [13]),
	.cin(gnd),
	.combout(\find_start_00|data_3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_3[13]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N29
dffeas \find_start_00|data_3[13] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_3[13] .is_wysiwyg = "true";
defparam \find_start_00|data_3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N15
dffeas \find_start_00|data_1[12] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\find_start_00|data_0 [12]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_1[12] .is_wysiwyg = "true";
defparam \find_start_00|data_1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N23
dffeas \find_start_00|data_2[12] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\find_start_00|data_1 [12]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_2[12] .is_wysiwyg = "true";
defparam \find_start_00|data_2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N7
dffeas \find_start_00|data_3[12] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\find_start_00|data_2 [12]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_3[12] .is_wysiwyg = "true";
defparam \find_start_00|data_3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \find_start_00|data_1[11]~feeder (
// Equation(s):
// \find_start_00|data_1[11]~feeder_combout  = \find_start_00|data_0 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_0 [11]),
	.cin(gnd),
	.combout(\find_start_00|data_1[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_1[11]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_1[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N17
dffeas \find_start_00|data_1[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_1[11] .is_wysiwyg = "true";
defparam \find_start_00|data_1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \find_start_00|data_2[11]~feeder (
// Equation(s):
// \find_start_00|data_2[11]~feeder_combout  = \find_start_00|data_1 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_1 [11]),
	.cin(gnd),
	.combout(\find_start_00|data_2[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_2[11]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_2[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N9
dffeas \find_start_00|data_2[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_2[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_2[11] .is_wysiwyg = "true";
defparam \find_start_00|data_2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N25
dffeas \find_start_00|data_3[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\find_start_00|data_2 [11]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_3[11] .is_wysiwyg = "true";
defparam \find_start_00|data_3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneive_lcell_comb \find_start_00|data_1[10]~feeder (
// Equation(s):
// \find_start_00|data_1[10]~feeder_combout  = \find_start_00|data_0 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_0 [10]),
	.cin(gnd),
	.combout(\find_start_00|data_1[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_1[10]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_1[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N25
dffeas \find_start_00|data_1[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_1[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_1[10] .is_wysiwyg = "true";
defparam \find_start_00|data_1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneive_lcell_comb \find_start_00|data_2[10]~feeder (
// Equation(s):
// \find_start_00|data_2[10]~feeder_combout  = \find_start_00|data_1 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_1 [10]),
	.cin(gnd),
	.combout(\find_start_00|data_2[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_2[10]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_2[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N17
dffeas \find_start_00|data_2[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_2[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_2[10] .is_wysiwyg = "true";
defparam \find_start_00|data_2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneive_lcell_comb \find_start_00|data_3[10]~feeder (
// Equation(s):
// \find_start_00|data_3[10]~feeder_combout  = \find_start_00|data_2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_2 [10]),
	.cin(gnd),
	.combout(\find_start_00|data_3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_3[10]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N9
dffeas \find_start_00|data_3[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_3[10] .is_wysiwyg = "true";
defparam \find_start_00|data_3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneive_lcell_comb \find_start_00|data_1[9]~feeder (
// Equation(s):
// \find_start_00|data_1[9]~feeder_combout  = \find_start_00|data_0 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_0 [9]),
	.cin(gnd),
	.combout(\find_start_00|data_1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_1[9]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N11
dffeas \find_start_00|data_1[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_1[9] .is_wysiwyg = "true";
defparam \find_start_00|data_1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N2
cycloneive_lcell_comb \find_start_00|data_2[9]~feeder (
// Equation(s):
// \find_start_00|data_2[9]~feeder_combout  = \find_start_00|data_1 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_1 [9]),
	.cin(gnd),
	.combout(\find_start_00|data_2[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_2[9]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_2[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N3
dffeas \find_start_00|data_2[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_2[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_2[9] .is_wysiwyg = "true";
defparam \find_start_00|data_2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneive_lcell_comb \find_start_00|data_3[9]~feeder (
// Equation(s):
// \find_start_00|data_3[9]~feeder_combout  = \find_start_00|data_2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_2 [9]),
	.cin(gnd),
	.combout(\find_start_00|data_3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_3[9]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N27
dffeas \find_start_00|data_3[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_3[9] .is_wysiwyg = "true";
defparam \find_start_00|data_3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneive_lcell_comb \find_start_00|data_1[8]~feeder (
// Equation(s):
// \find_start_00|data_1[8]~feeder_combout  = \find_start_00|data_0 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_0 [8]),
	.cin(gnd),
	.combout(\find_start_00|data_1[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_1[8]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_1[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N21
dffeas \find_start_00|data_1[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_1[8] .is_wysiwyg = "true";
defparam \find_start_00|data_1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneive_lcell_comb \find_start_00|data_2[8]~feeder (
// Equation(s):
// \find_start_00|data_2[8]~feeder_combout  = \find_start_00|data_1 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_1 [8]),
	.cin(gnd),
	.combout(\find_start_00|data_2[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_2[8]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_2[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N29
dffeas \find_start_00|data_2[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_2[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_2[8] .is_wysiwyg = "true";
defparam \find_start_00|data_2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneive_lcell_comb \find_start_00|data_3[8]~feeder (
// Equation(s):
// \find_start_00|data_3[8]~feeder_combout  = \find_start_00|data_2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_2 [8]),
	.cin(gnd),
	.combout(\find_start_00|data_3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_3[8]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N5
dffeas \find_start_00|data_3[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_3[8] .is_wysiwyg = "true";
defparam \find_start_00|data_3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N31
dffeas \find_start_00|data_1[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\find_start_00|data_0 [7]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_1[7] .is_wysiwyg = "true";
defparam \find_start_00|data_1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N23
dffeas \find_start_00|data_2[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\find_start_00|data_1 [7]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_2[7] .is_wysiwyg = "true";
defparam \find_start_00|data_2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N7
dffeas \find_start_00|data_3[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\find_start_00|data_2 [7]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_3[7] .is_wysiwyg = "true";
defparam \find_start_00|data_3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \find_start_00|data_1[6]~feeder (
// Equation(s):
// \find_start_00|data_1[6]~feeder_combout  = \find_start_00|data_0 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_0 [6]),
	.cin(gnd),
	.combout(\find_start_00|data_1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_1[6]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N11
dffeas \find_start_00|data_1[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_1[6] .is_wysiwyg = "true";
defparam \find_start_00|data_1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \find_start_00|data_2[6]~feeder (
// Equation(s):
// \find_start_00|data_2[6]~feeder_combout  = \find_start_00|data_1 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_1 [6]),
	.cin(gnd),
	.combout(\find_start_00|data_2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_2[6]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N3
dffeas \find_start_00|data_2[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_2[6] .is_wysiwyg = "true";
defparam \find_start_00|data_2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \find_start_00|data_3[6]~feeder (
// Equation(s):
// \find_start_00|data_3[6]~feeder_combout  = \find_start_00|data_2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_2 [6]),
	.cin(gnd),
	.combout(\find_start_00|data_3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_3[6]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N27
dffeas \find_start_00|data_3[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_3[6] .is_wysiwyg = "true";
defparam \find_start_00|data_3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \find_start_00|data_1[5]~feeder (
// Equation(s):
// \find_start_00|data_1[5]~feeder_combout  = \find_start_00|data_0 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_0 [5]),
	.cin(gnd),
	.combout(\find_start_00|data_1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_1[5]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N5
dffeas \find_start_00|data_1[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_1[5] .is_wysiwyg = "true";
defparam \find_start_00|data_1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N13
dffeas \find_start_00|data_2[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\find_start_00|data_1 [5]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_2[5] .is_wysiwyg = "true";
defparam \find_start_00|data_2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \find_start_00|data_3[5]~feeder (
// Equation(s):
// \find_start_00|data_3[5]~feeder_combout  = \find_start_00|data_2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_2 [5]),
	.cin(gnd),
	.combout(\find_start_00|data_3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_3[5]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N29
dffeas \find_start_00|data_3[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_3[5] .is_wysiwyg = "true";
defparam \find_start_00|data_3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \find_start_00|data_1[4]~feeder (
// Equation(s):
// \find_start_00|data_1[4]~feeder_combout  = \find_start_00|data_0 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_0 [4]),
	.cin(gnd),
	.combout(\find_start_00|data_1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_1[4]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N15
dffeas \find_start_00|data_1[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_1[4] .is_wysiwyg = "true";
defparam \find_start_00|data_1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N23
dffeas \find_start_00|data_2[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\find_start_00|data_1 [4]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_2[4] .is_wysiwyg = "true";
defparam \find_start_00|data_2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N31
dffeas \find_start_00|data_3[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\find_start_00|data_2 [4]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_3[4] .is_wysiwyg = "true";
defparam \find_start_00|data_3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \find_start_00|data_1[3]~feeder (
// Equation(s):
// \find_start_00|data_1[3]~feeder_combout  = \find_start_00|data_0 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_0 [3]),
	.cin(gnd),
	.combout(\find_start_00|data_1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_1[3]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N9
dffeas \find_start_00|data_1[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_1[3] .is_wysiwyg = "true";
defparam \find_start_00|data_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \find_start_00|data_2[3]~feeder (
// Equation(s):
// \find_start_00|data_2[3]~feeder_combout  = \find_start_00|data_1 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_1 [3]),
	.cin(gnd),
	.combout(\find_start_00|data_2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_2[3]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \find_start_00|data_2[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_2[3] .is_wysiwyg = "true";
defparam \find_start_00|data_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \find_start_00|data_3[3]~feeder (
// Equation(s):
// \find_start_00|data_3[3]~feeder_combout  = \find_start_00|data_2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_2 [3]),
	.cin(gnd),
	.combout(\find_start_00|data_3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_3[3]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N25
dffeas \find_start_00|data_3[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_3[3] .is_wysiwyg = "true";
defparam \find_start_00|data_3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \find_start_00|data_1[2]~feeder (
// Equation(s):
// \find_start_00|data_1[2]~feeder_combout  = \find_start_00|data_0 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_0 [2]),
	.cin(gnd),
	.combout(\find_start_00|data_1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_1[2]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N11
dffeas \find_start_00|data_1[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_1[2] .is_wysiwyg = "true";
defparam \find_start_00|data_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \find_start_00|data_2[2]~feeder (
// Equation(s):
// \find_start_00|data_2[2]~feeder_combout  = \find_start_00|data_1 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_1 [2]),
	.cin(gnd),
	.combout(\find_start_00|data_2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_2[2]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N19
dffeas \find_start_00|data_2[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_2[2] .is_wysiwyg = "true";
defparam \find_start_00|data_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \find_start_00|data_3[2]~feeder (
// Equation(s):
// \find_start_00|data_3[2]~feeder_combout  = \find_start_00|data_2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_2 [2]),
	.cin(gnd),
	.combout(\find_start_00|data_3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_3[2]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N27
dffeas \find_start_00|data_3[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_3[2] .is_wysiwyg = "true";
defparam \find_start_00|data_3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \find_start_00|data_1[1]~feeder (
// Equation(s):
// \find_start_00|data_1[1]~feeder_combout  = \find_start_00|data_0 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_0 [1]),
	.cin(gnd),
	.combout(\find_start_00|data_1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_1[1]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N21
dffeas \find_start_00|data_1[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_1[1] .is_wysiwyg = "true";
defparam \find_start_00|data_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \find_start_00|data_2[1]~feeder (
// Equation(s):
// \find_start_00|data_2[1]~feeder_combout  = \find_start_00|data_1 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_1 [1]),
	.cin(gnd),
	.combout(\find_start_00|data_2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_2[1]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \find_start_00|data_2[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_2[1] .is_wysiwyg = "true";
defparam \find_start_00|data_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \find_start_00|data_3[1]~feeder (
// Equation(s):
// \find_start_00|data_3[1]~feeder_combout  = \find_start_00|data_2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_2 [1]),
	.cin(gnd),
	.combout(\find_start_00|data_3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|data_3[1]~feeder .lut_mask = 16'hFF00;
defparam \find_start_00|data_3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \find_start_00|data_3[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|data_3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_3[1] .is_wysiwyg = "true";
defparam \find_start_00|data_3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N15
dffeas \find_start_00|data_1[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\find_start_00|data_0 [0]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_1[0] .is_wysiwyg = "true";
defparam \find_start_00|data_1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N31
dffeas \find_start_00|data_2[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\find_start_00|data_1 [0]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_2[0] .is_wysiwyg = "true";
defparam \find_start_00|data_2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \find_start_00|data_3[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\find_start_00|data_2 [0]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\find_start_00|find_ok~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|data_3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|data_3[0] .is_wysiwyg = "true";
defparam \find_start_00|data_3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \find_start_00|LessThan1~1 (
// Equation(s):
// \find_start_00|LessThan1~1_cout  = CARRY((!\find_start_00|data_3 [0] & \find_start_00|data_1 [0]))

	.dataa(\find_start_00|data_3 [0]),
	.datab(\find_start_00|data_1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\find_start_00|LessThan1~1_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan1~1 .lut_mask = 16'h0044;
defparam \find_start_00|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \find_start_00|LessThan1~3 (
// Equation(s):
// \find_start_00|LessThan1~3_cout  = CARRY((\find_start_00|data_3 [1] & ((!\find_start_00|LessThan1~1_cout ) # (!\find_start_00|data_1 [1]))) # (!\find_start_00|data_3 [1] & (!\find_start_00|data_1 [1] & !\find_start_00|LessThan1~1_cout )))

	.dataa(\find_start_00|data_3 [1]),
	.datab(\find_start_00|data_1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan1~1_cout ),
	.combout(),
	.cout(\find_start_00|LessThan1~3_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan1~3 .lut_mask = 16'h002B;
defparam \find_start_00|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \find_start_00|LessThan1~5 (
// Equation(s):
// \find_start_00|LessThan1~5_cout  = CARRY((\find_start_00|data_3 [2] & (\find_start_00|data_1 [2] & !\find_start_00|LessThan1~3_cout )) # (!\find_start_00|data_3 [2] & ((\find_start_00|data_1 [2]) # (!\find_start_00|LessThan1~3_cout ))))

	.dataa(\find_start_00|data_3 [2]),
	.datab(\find_start_00|data_1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan1~3_cout ),
	.combout(),
	.cout(\find_start_00|LessThan1~5_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan1~5 .lut_mask = 16'h004D;
defparam \find_start_00|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \find_start_00|LessThan1~7 (
// Equation(s):
// \find_start_00|LessThan1~7_cout  = CARRY((\find_start_00|data_3 [3] & ((!\find_start_00|LessThan1~5_cout ) # (!\find_start_00|data_1 [3]))) # (!\find_start_00|data_3 [3] & (!\find_start_00|data_1 [3] & !\find_start_00|LessThan1~5_cout )))

	.dataa(\find_start_00|data_3 [3]),
	.datab(\find_start_00|data_1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan1~5_cout ),
	.combout(),
	.cout(\find_start_00|LessThan1~7_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan1~7 .lut_mask = 16'h002B;
defparam \find_start_00|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \find_start_00|LessThan1~9 (
// Equation(s):
// \find_start_00|LessThan1~9_cout  = CARRY((\find_start_00|data_3 [4] & (\find_start_00|data_1 [4] & !\find_start_00|LessThan1~7_cout )) # (!\find_start_00|data_3 [4] & ((\find_start_00|data_1 [4]) # (!\find_start_00|LessThan1~7_cout ))))

	.dataa(\find_start_00|data_3 [4]),
	.datab(\find_start_00|data_1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan1~7_cout ),
	.combout(),
	.cout(\find_start_00|LessThan1~9_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan1~9 .lut_mask = 16'h004D;
defparam \find_start_00|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \find_start_00|LessThan1~11 (
// Equation(s):
// \find_start_00|LessThan1~11_cout  = CARRY((\find_start_00|data_3 [5] & ((!\find_start_00|LessThan1~9_cout ) # (!\find_start_00|data_1 [5]))) # (!\find_start_00|data_3 [5] & (!\find_start_00|data_1 [5] & !\find_start_00|LessThan1~9_cout )))

	.dataa(\find_start_00|data_3 [5]),
	.datab(\find_start_00|data_1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan1~9_cout ),
	.combout(),
	.cout(\find_start_00|LessThan1~11_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan1~11 .lut_mask = 16'h002B;
defparam \find_start_00|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \find_start_00|LessThan1~13 (
// Equation(s):
// \find_start_00|LessThan1~13_cout  = CARRY((\find_start_00|data_1 [6] & ((!\find_start_00|LessThan1~11_cout ) # (!\find_start_00|data_3 [6]))) # (!\find_start_00|data_1 [6] & (!\find_start_00|data_3 [6] & !\find_start_00|LessThan1~11_cout )))

	.dataa(\find_start_00|data_1 [6]),
	.datab(\find_start_00|data_3 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan1~11_cout ),
	.combout(),
	.cout(\find_start_00|LessThan1~13_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan1~13 .lut_mask = 16'h002B;
defparam \find_start_00|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneive_lcell_comb \find_start_00|LessThan1~15 (
// Equation(s):
// \find_start_00|LessThan1~15_cout  = CARRY((\find_start_00|data_3 [7] & ((!\find_start_00|LessThan1~13_cout ) # (!\find_start_00|data_1 [7]))) # (!\find_start_00|data_3 [7] & (!\find_start_00|data_1 [7] & !\find_start_00|LessThan1~13_cout )))

	.dataa(\find_start_00|data_3 [7]),
	.datab(\find_start_00|data_1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan1~13_cout ),
	.combout(),
	.cout(\find_start_00|LessThan1~15_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan1~15 .lut_mask = 16'h002B;
defparam \find_start_00|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \find_start_00|LessThan1~17 (
// Equation(s):
// \find_start_00|LessThan1~17_cout  = CARRY((\find_start_00|data_1 [8] & ((!\find_start_00|LessThan1~15_cout ) # (!\find_start_00|data_3 [8]))) # (!\find_start_00|data_1 [8] & (!\find_start_00|data_3 [8] & !\find_start_00|LessThan1~15_cout )))

	.dataa(\find_start_00|data_1 [8]),
	.datab(\find_start_00|data_3 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan1~15_cout ),
	.combout(),
	.cout(\find_start_00|LessThan1~17_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan1~17 .lut_mask = 16'h002B;
defparam \find_start_00|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \find_start_00|LessThan1~19 (
// Equation(s):
// \find_start_00|LessThan1~19_cout  = CARRY((\find_start_00|data_1 [9] & (\find_start_00|data_3 [9] & !\find_start_00|LessThan1~17_cout )) # (!\find_start_00|data_1 [9] & ((\find_start_00|data_3 [9]) # (!\find_start_00|LessThan1~17_cout ))))

	.dataa(\find_start_00|data_1 [9]),
	.datab(\find_start_00|data_3 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan1~17_cout ),
	.combout(),
	.cout(\find_start_00|LessThan1~19_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan1~19 .lut_mask = 16'h004D;
defparam \find_start_00|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneive_lcell_comb \find_start_00|LessThan1~21 (
// Equation(s):
// \find_start_00|LessThan1~21_cout  = CARRY((\find_start_00|data_1 [10] & ((!\find_start_00|LessThan1~19_cout ) # (!\find_start_00|data_3 [10]))) # (!\find_start_00|data_1 [10] & (!\find_start_00|data_3 [10] & !\find_start_00|LessThan1~19_cout )))

	.dataa(\find_start_00|data_1 [10]),
	.datab(\find_start_00|data_3 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan1~19_cout ),
	.combout(),
	.cout(\find_start_00|LessThan1~21_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan1~21 .lut_mask = 16'h002B;
defparam \find_start_00|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \find_start_00|LessThan1~23 (
// Equation(s):
// \find_start_00|LessThan1~23_cout  = CARRY((\find_start_00|data_3 [11] & ((!\find_start_00|LessThan1~21_cout ) # (!\find_start_00|data_1 [11]))) # (!\find_start_00|data_3 [11] & (!\find_start_00|data_1 [11] & !\find_start_00|LessThan1~21_cout )))

	.dataa(\find_start_00|data_3 [11]),
	.datab(\find_start_00|data_1 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan1~21_cout ),
	.combout(),
	.cout(\find_start_00|LessThan1~23_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan1~23 .lut_mask = 16'h002B;
defparam \find_start_00|LessThan1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \find_start_00|LessThan1~25 (
// Equation(s):
// \find_start_00|LessThan1~25_cout  = CARRY((\find_start_00|data_1 [12] & ((!\find_start_00|LessThan1~23_cout ) # (!\find_start_00|data_3 [12]))) # (!\find_start_00|data_1 [12] & (!\find_start_00|data_3 [12] & !\find_start_00|LessThan1~23_cout )))

	.dataa(\find_start_00|data_1 [12]),
	.datab(\find_start_00|data_3 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan1~23_cout ),
	.combout(),
	.cout(\find_start_00|LessThan1~25_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan1~25 .lut_mask = 16'h002B;
defparam \find_start_00|LessThan1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneive_lcell_comb \find_start_00|LessThan1~27 (
// Equation(s):
// \find_start_00|LessThan1~27_cout  = CARRY((\find_start_00|data_3 [13] & ((!\find_start_00|LessThan1~25_cout ) # (!\find_start_00|data_1 [13]))) # (!\find_start_00|data_3 [13] & (!\find_start_00|data_1 [13] & !\find_start_00|LessThan1~25_cout )))

	.dataa(\find_start_00|data_3 [13]),
	.datab(\find_start_00|data_1 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan1~25_cout ),
	.combout(),
	.cout(\find_start_00|LessThan1~27_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan1~27 .lut_mask = 16'h002B;
defparam \find_start_00|LessThan1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \find_start_00|LessThan1~29 (
// Equation(s):
// \find_start_00|LessThan1~29_cout  = CARRY((\find_start_00|data_1 [14] & ((!\find_start_00|LessThan1~27_cout ) # (!\find_start_00|data_3 [14]))) # (!\find_start_00|data_1 [14] & (!\find_start_00|data_3 [14] & !\find_start_00|LessThan1~27_cout )))

	.dataa(\find_start_00|data_1 [14]),
	.datab(\find_start_00|data_3 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan1~27_cout ),
	.combout(),
	.cout(\find_start_00|LessThan1~29_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan1~29 .lut_mask = 16'h002B;
defparam \find_start_00|LessThan1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cycloneive_lcell_comb \find_start_00|LessThan1~30 (
// Equation(s):
// \find_start_00|LessThan1~30_combout  = (\find_start_00|data_1 [15] & ((\find_start_00|LessThan1~29_cout ) # (!\find_start_00|data_3 [15]))) # (!\find_start_00|data_1 [15] & (\find_start_00|LessThan1~29_cout  & !\find_start_00|data_3 [15]))

	.dataa(\find_start_00|data_1 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_3 [15]),
	.cin(\find_start_00|LessThan1~29_cout ),
	.combout(\find_start_00|LessThan1~30_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|LessThan1~30 .lut_mask = 16'hA0FA;
defparam \find_start_00|LessThan1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \find_start_00|LessThan2~1 (
// Equation(s):
// \find_start_00|LessThan2~1_cout  = CARRY((\find_start_00|data_2 [0] & !\find_start_00|data_3 [0]))

	.dataa(\find_start_00|data_2 [0]),
	.datab(\find_start_00|data_3 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\find_start_00|LessThan2~1_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan2~1 .lut_mask = 16'h0022;
defparam \find_start_00|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \find_start_00|LessThan2~3 (
// Equation(s):
// \find_start_00|LessThan2~3_cout  = CARRY((\find_start_00|data_2 [1] & (\find_start_00|data_3 [1] & !\find_start_00|LessThan2~1_cout )) # (!\find_start_00|data_2 [1] & ((\find_start_00|data_3 [1]) # (!\find_start_00|LessThan2~1_cout ))))

	.dataa(\find_start_00|data_2 [1]),
	.datab(\find_start_00|data_3 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan2~1_cout ),
	.combout(),
	.cout(\find_start_00|LessThan2~3_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan2~3 .lut_mask = 16'h004D;
defparam \find_start_00|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \find_start_00|LessThan2~5 (
// Equation(s):
// \find_start_00|LessThan2~5_cout  = CARRY((\find_start_00|data_3 [2] & (\find_start_00|data_2 [2] & !\find_start_00|LessThan2~3_cout )) # (!\find_start_00|data_3 [2] & ((\find_start_00|data_2 [2]) # (!\find_start_00|LessThan2~3_cout ))))

	.dataa(\find_start_00|data_3 [2]),
	.datab(\find_start_00|data_2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan2~3_cout ),
	.combout(),
	.cout(\find_start_00|LessThan2~5_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan2~5 .lut_mask = 16'h004D;
defparam \find_start_00|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \find_start_00|LessThan2~7 (
// Equation(s):
// \find_start_00|LessThan2~7_cout  = CARRY((\find_start_00|data_2 [3] & (\find_start_00|data_3 [3] & !\find_start_00|LessThan2~5_cout )) # (!\find_start_00|data_2 [3] & ((\find_start_00|data_3 [3]) # (!\find_start_00|LessThan2~5_cout ))))

	.dataa(\find_start_00|data_2 [3]),
	.datab(\find_start_00|data_3 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan2~5_cout ),
	.combout(),
	.cout(\find_start_00|LessThan2~7_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan2~7 .lut_mask = 16'h004D;
defparam \find_start_00|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \find_start_00|LessThan2~9 (
// Equation(s):
// \find_start_00|LessThan2~9_cout  = CARRY((\find_start_00|data_3 [4] & (\find_start_00|data_2 [4] & !\find_start_00|LessThan2~7_cout )) # (!\find_start_00|data_3 [4] & ((\find_start_00|data_2 [4]) # (!\find_start_00|LessThan2~7_cout ))))

	.dataa(\find_start_00|data_3 [4]),
	.datab(\find_start_00|data_2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan2~7_cout ),
	.combout(),
	.cout(\find_start_00|LessThan2~9_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan2~9 .lut_mask = 16'h004D;
defparam \find_start_00|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \find_start_00|LessThan2~11 (
// Equation(s):
// \find_start_00|LessThan2~11_cout  = CARRY((\find_start_00|data_2 [5] & (\find_start_00|data_3 [5] & !\find_start_00|LessThan2~9_cout )) # (!\find_start_00|data_2 [5] & ((\find_start_00|data_3 [5]) # (!\find_start_00|LessThan2~9_cout ))))

	.dataa(\find_start_00|data_2 [5]),
	.datab(\find_start_00|data_3 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan2~9_cout ),
	.combout(),
	.cout(\find_start_00|LessThan2~11_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan2~11 .lut_mask = 16'h004D;
defparam \find_start_00|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \find_start_00|LessThan2~13 (
// Equation(s):
// \find_start_00|LessThan2~13_cout  = CARRY((\find_start_00|data_3 [6] & (\find_start_00|data_2 [6] & !\find_start_00|LessThan2~11_cout )) # (!\find_start_00|data_3 [6] & ((\find_start_00|data_2 [6]) # (!\find_start_00|LessThan2~11_cout ))))

	.dataa(\find_start_00|data_3 [6]),
	.datab(\find_start_00|data_2 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan2~11_cout ),
	.combout(),
	.cout(\find_start_00|LessThan2~13_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan2~13 .lut_mask = 16'h004D;
defparam \find_start_00|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \find_start_00|LessThan2~15 (
// Equation(s):
// \find_start_00|LessThan2~15_cout  = CARRY((\find_start_00|data_2 [7] & (\find_start_00|data_3 [7] & !\find_start_00|LessThan2~13_cout )) # (!\find_start_00|data_2 [7] & ((\find_start_00|data_3 [7]) # (!\find_start_00|LessThan2~13_cout ))))

	.dataa(\find_start_00|data_2 [7]),
	.datab(\find_start_00|data_3 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan2~13_cout ),
	.combout(),
	.cout(\find_start_00|LessThan2~15_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan2~15 .lut_mask = 16'h004D;
defparam \find_start_00|LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \find_start_00|LessThan2~17 (
// Equation(s):
// \find_start_00|LessThan2~17_cout  = CARRY((\find_start_00|data_2 [8] & ((!\find_start_00|LessThan2~15_cout ) # (!\find_start_00|data_3 [8]))) # (!\find_start_00|data_2 [8] & (!\find_start_00|data_3 [8] & !\find_start_00|LessThan2~15_cout )))

	.dataa(\find_start_00|data_2 [8]),
	.datab(\find_start_00|data_3 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan2~15_cout ),
	.combout(),
	.cout(\find_start_00|LessThan2~17_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan2~17 .lut_mask = 16'h002B;
defparam \find_start_00|LessThan2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \find_start_00|LessThan2~19 (
// Equation(s):
// \find_start_00|LessThan2~19_cout  = CARRY((\find_start_00|data_3 [9] & ((!\find_start_00|LessThan2~17_cout ) # (!\find_start_00|data_2 [9]))) # (!\find_start_00|data_3 [9] & (!\find_start_00|data_2 [9] & !\find_start_00|LessThan2~17_cout )))

	.dataa(\find_start_00|data_3 [9]),
	.datab(\find_start_00|data_2 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan2~17_cout ),
	.combout(),
	.cout(\find_start_00|LessThan2~19_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan2~19 .lut_mask = 16'h002B;
defparam \find_start_00|LessThan2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \find_start_00|LessThan2~21 (
// Equation(s):
// \find_start_00|LessThan2~21_cout  = CARRY((\find_start_00|data_3 [10] & (\find_start_00|data_2 [10] & !\find_start_00|LessThan2~19_cout )) # (!\find_start_00|data_3 [10] & ((\find_start_00|data_2 [10]) # (!\find_start_00|LessThan2~19_cout ))))

	.dataa(\find_start_00|data_3 [10]),
	.datab(\find_start_00|data_2 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan2~19_cout ),
	.combout(),
	.cout(\find_start_00|LessThan2~21_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan2~21 .lut_mask = 16'h004D;
defparam \find_start_00|LessThan2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \find_start_00|LessThan2~23 (
// Equation(s):
// \find_start_00|LessThan2~23_cout  = CARRY((\find_start_00|data_3 [11] & ((!\find_start_00|LessThan2~21_cout ) # (!\find_start_00|data_2 [11]))) # (!\find_start_00|data_3 [11] & (!\find_start_00|data_2 [11] & !\find_start_00|LessThan2~21_cout )))

	.dataa(\find_start_00|data_3 [11]),
	.datab(\find_start_00|data_2 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan2~21_cout ),
	.combout(),
	.cout(\find_start_00|LessThan2~23_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan2~23 .lut_mask = 16'h002B;
defparam \find_start_00|LessThan2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \find_start_00|LessThan2~25 (
// Equation(s):
// \find_start_00|LessThan2~25_cout  = CARRY((\find_start_00|data_3 [12] & (\find_start_00|data_2 [12] & !\find_start_00|LessThan2~23_cout )) # (!\find_start_00|data_3 [12] & ((\find_start_00|data_2 [12]) # (!\find_start_00|LessThan2~23_cout ))))

	.dataa(\find_start_00|data_3 [12]),
	.datab(\find_start_00|data_2 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan2~23_cout ),
	.combout(),
	.cout(\find_start_00|LessThan2~25_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan2~25 .lut_mask = 16'h004D;
defparam \find_start_00|LessThan2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \find_start_00|LessThan2~27 (
// Equation(s):
// \find_start_00|LessThan2~27_cout  = CARRY((\find_start_00|data_2 [13] & (\find_start_00|data_3 [13] & !\find_start_00|LessThan2~25_cout )) # (!\find_start_00|data_2 [13] & ((\find_start_00|data_3 [13]) # (!\find_start_00|LessThan2~25_cout ))))

	.dataa(\find_start_00|data_2 [13]),
	.datab(\find_start_00|data_3 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan2~25_cout ),
	.combout(),
	.cout(\find_start_00|LessThan2~27_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan2~27 .lut_mask = 16'h004D;
defparam \find_start_00|LessThan2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \find_start_00|LessThan2~29 (
// Equation(s):
// \find_start_00|LessThan2~29_cout  = CARRY((\find_start_00|data_2 [14] & ((!\find_start_00|LessThan2~27_cout ) # (!\find_start_00|data_3 [14]))) # (!\find_start_00|data_2 [14] & (!\find_start_00|data_3 [14] & !\find_start_00|LessThan2~27_cout )))

	.dataa(\find_start_00|data_2 [14]),
	.datab(\find_start_00|data_3 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan2~27_cout ),
	.combout(),
	.cout(\find_start_00|LessThan2~29_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan2~29 .lut_mask = 16'h002B;
defparam \find_start_00|LessThan2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb \find_start_00|LessThan2~30 (
// Equation(s):
// \find_start_00|LessThan2~30_combout  = (\find_start_00|data_2 [15] & ((\find_start_00|LessThan2~29_cout ) # (!\find_start_00|data_3 [15]))) # (!\find_start_00|data_2 [15] & (\find_start_00|LessThan2~29_cout  & !\find_start_00|data_3 [15]))

	.dataa(\find_start_00|data_2 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|data_3 [15]),
	.cin(\find_start_00|LessThan2~29_cout ),
	.combout(\find_start_00|LessThan2~30_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|LessThan2~30 .lut_mask = 16'hA0FA;
defparam \find_start_00|LessThan2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \find_start_00|LessThan0~1 (
// Equation(s):
// \find_start_00|LessThan0~1_cout  = CARRY((\find_start_00|data_0 [0] & !\find_start_00|data_3 [0]))

	.dataa(\find_start_00|data_0 [0]),
	.datab(\find_start_00|data_3 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\find_start_00|LessThan0~1_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan0~1 .lut_mask = 16'h0022;
defparam \find_start_00|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \find_start_00|LessThan0~3 (
// Equation(s):
// \find_start_00|LessThan0~3_cout  = CARRY((\find_start_00|data_0 [1] & (\find_start_00|data_3 [1] & !\find_start_00|LessThan0~1_cout )) # (!\find_start_00|data_0 [1] & ((\find_start_00|data_3 [1]) # (!\find_start_00|LessThan0~1_cout ))))

	.dataa(\find_start_00|data_0 [1]),
	.datab(\find_start_00|data_3 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan0~1_cout ),
	.combout(),
	.cout(\find_start_00|LessThan0~3_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan0~3 .lut_mask = 16'h004D;
defparam \find_start_00|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \find_start_00|LessThan0~5 (
// Equation(s):
// \find_start_00|LessThan0~5_cout  = CARRY((\find_start_00|data_3 [2] & (\find_start_00|data_0 [2] & !\find_start_00|LessThan0~3_cout )) # (!\find_start_00|data_3 [2] & ((\find_start_00|data_0 [2]) # (!\find_start_00|LessThan0~3_cout ))))

	.dataa(\find_start_00|data_3 [2]),
	.datab(\find_start_00|data_0 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan0~3_cout ),
	.combout(),
	.cout(\find_start_00|LessThan0~5_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan0~5 .lut_mask = 16'h004D;
defparam \find_start_00|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \find_start_00|LessThan0~7 (
// Equation(s):
// \find_start_00|LessThan0~7_cout  = CARRY((\find_start_00|data_0 [3] & (\find_start_00|data_3 [3] & !\find_start_00|LessThan0~5_cout )) # (!\find_start_00|data_0 [3] & ((\find_start_00|data_3 [3]) # (!\find_start_00|LessThan0~5_cout ))))

	.dataa(\find_start_00|data_0 [3]),
	.datab(\find_start_00|data_3 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan0~5_cout ),
	.combout(),
	.cout(\find_start_00|LessThan0~7_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan0~7 .lut_mask = 16'h004D;
defparam \find_start_00|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \find_start_00|LessThan0~9 (
// Equation(s):
// \find_start_00|LessThan0~9_cout  = CARRY((\find_start_00|data_3 [4] & (\find_start_00|data_0 [4] & !\find_start_00|LessThan0~7_cout )) # (!\find_start_00|data_3 [4] & ((\find_start_00|data_0 [4]) # (!\find_start_00|LessThan0~7_cout ))))

	.dataa(\find_start_00|data_3 [4]),
	.datab(\find_start_00|data_0 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan0~7_cout ),
	.combout(),
	.cout(\find_start_00|LessThan0~9_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan0~9 .lut_mask = 16'h004D;
defparam \find_start_00|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \find_start_00|LessThan0~11 (
// Equation(s):
// \find_start_00|LessThan0~11_cout  = CARRY((\find_start_00|data_3 [5] & ((!\find_start_00|LessThan0~9_cout ) # (!\find_start_00|data_0 [5]))) # (!\find_start_00|data_3 [5] & (!\find_start_00|data_0 [5] & !\find_start_00|LessThan0~9_cout )))

	.dataa(\find_start_00|data_3 [5]),
	.datab(\find_start_00|data_0 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan0~9_cout ),
	.combout(),
	.cout(\find_start_00|LessThan0~11_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan0~11 .lut_mask = 16'h002B;
defparam \find_start_00|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \find_start_00|LessThan0~13 (
// Equation(s):
// \find_start_00|LessThan0~13_cout  = CARRY((\find_start_00|data_3 [6] & (\find_start_00|data_0 [6] & !\find_start_00|LessThan0~11_cout )) # (!\find_start_00|data_3 [6] & ((\find_start_00|data_0 [6]) # (!\find_start_00|LessThan0~11_cout ))))

	.dataa(\find_start_00|data_3 [6]),
	.datab(\find_start_00|data_0 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan0~11_cout ),
	.combout(),
	.cout(\find_start_00|LessThan0~13_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan0~13 .lut_mask = 16'h004D;
defparam \find_start_00|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \find_start_00|LessThan0~15 (
// Equation(s):
// \find_start_00|LessThan0~15_cout  = CARRY((\find_start_00|data_3 [7] & ((!\find_start_00|LessThan0~13_cout ) # (!\find_start_00|data_0 [7]))) # (!\find_start_00|data_3 [7] & (!\find_start_00|data_0 [7] & !\find_start_00|LessThan0~13_cout )))

	.dataa(\find_start_00|data_3 [7]),
	.datab(\find_start_00|data_0 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan0~13_cout ),
	.combout(),
	.cout(\find_start_00|LessThan0~15_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan0~15 .lut_mask = 16'h002B;
defparam \find_start_00|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \find_start_00|LessThan0~17 (
// Equation(s):
// \find_start_00|LessThan0~17_cout  = CARRY((\find_start_00|data_3 [8] & (\find_start_00|data_0 [8] & !\find_start_00|LessThan0~15_cout )) # (!\find_start_00|data_3 [8] & ((\find_start_00|data_0 [8]) # (!\find_start_00|LessThan0~15_cout ))))

	.dataa(\find_start_00|data_3 [8]),
	.datab(\find_start_00|data_0 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan0~15_cout ),
	.combout(),
	.cout(\find_start_00|LessThan0~17_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan0~17 .lut_mask = 16'h004D;
defparam \find_start_00|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \find_start_00|LessThan0~19 (
// Equation(s):
// \find_start_00|LessThan0~19_cout  = CARRY((\find_start_00|data_3 [9] & ((!\find_start_00|LessThan0~17_cout ) # (!\find_start_00|data_0 [9]))) # (!\find_start_00|data_3 [9] & (!\find_start_00|data_0 [9] & !\find_start_00|LessThan0~17_cout )))

	.dataa(\find_start_00|data_3 [9]),
	.datab(\find_start_00|data_0 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan0~17_cout ),
	.combout(),
	.cout(\find_start_00|LessThan0~19_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan0~19 .lut_mask = 16'h002B;
defparam \find_start_00|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \find_start_00|LessThan0~21 (
// Equation(s):
// \find_start_00|LessThan0~21_cout  = CARRY((\find_start_00|data_0 [10] & ((!\find_start_00|LessThan0~19_cout ) # (!\find_start_00|data_3 [10]))) # (!\find_start_00|data_0 [10] & (!\find_start_00|data_3 [10] & !\find_start_00|LessThan0~19_cout )))

	.dataa(\find_start_00|data_0 [10]),
	.datab(\find_start_00|data_3 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan0~19_cout ),
	.combout(),
	.cout(\find_start_00|LessThan0~21_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan0~21 .lut_mask = 16'h002B;
defparam \find_start_00|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \find_start_00|LessThan0~23 (
// Equation(s):
// \find_start_00|LessThan0~23_cout  = CARRY((\find_start_00|data_3 [11] & ((!\find_start_00|LessThan0~21_cout ) # (!\find_start_00|data_0 [11]))) # (!\find_start_00|data_3 [11] & (!\find_start_00|data_0 [11] & !\find_start_00|LessThan0~21_cout )))

	.dataa(\find_start_00|data_3 [11]),
	.datab(\find_start_00|data_0 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan0~21_cout ),
	.combout(),
	.cout(\find_start_00|LessThan0~23_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan0~23 .lut_mask = 16'h002B;
defparam \find_start_00|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \find_start_00|LessThan0~25 (
// Equation(s):
// \find_start_00|LessThan0~25_cout  = CARRY((\find_start_00|data_0 [12] & ((!\find_start_00|LessThan0~23_cout ) # (!\find_start_00|data_3 [12]))) # (!\find_start_00|data_0 [12] & (!\find_start_00|data_3 [12] & !\find_start_00|LessThan0~23_cout )))

	.dataa(\find_start_00|data_0 [12]),
	.datab(\find_start_00|data_3 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan0~23_cout ),
	.combout(),
	.cout(\find_start_00|LessThan0~25_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan0~25 .lut_mask = 16'h002B;
defparam \find_start_00|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \find_start_00|LessThan0~27 (
// Equation(s):
// \find_start_00|LessThan0~27_cout  = CARRY((\find_start_00|data_0 [13] & (\find_start_00|data_3 [13] & !\find_start_00|LessThan0~25_cout )) # (!\find_start_00|data_0 [13] & ((\find_start_00|data_3 [13]) # (!\find_start_00|LessThan0~25_cout ))))

	.dataa(\find_start_00|data_0 [13]),
	.datab(\find_start_00|data_3 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan0~25_cout ),
	.combout(),
	.cout(\find_start_00|LessThan0~27_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan0~27 .lut_mask = 16'h004D;
defparam \find_start_00|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \find_start_00|LessThan0~29 (
// Equation(s):
// \find_start_00|LessThan0~29_cout  = CARRY((\find_start_00|data_3 [14] & (\find_start_00|data_0 [14] & !\find_start_00|LessThan0~27_cout )) # (!\find_start_00|data_3 [14] & ((\find_start_00|data_0 [14]) # (!\find_start_00|LessThan0~27_cout ))))

	.dataa(\find_start_00|data_3 [14]),
	.datab(\find_start_00|data_0 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|LessThan0~27_cout ),
	.combout(),
	.cout(\find_start_00|LessThan0~29_cout ));
// synopsys translate_off
defparam \find_start_00|LessThan0~29 .lut_mask = 16'h004D;
defparam \find_start_00|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \find_start_00|LessThan0~30 (
// Equation(s):
// \find_start_00|LessThan0~30_combout  = (\find_start_00|data_3 [15] & (\find_start_00|LessThan0~29_cout  & \find_start_00|data_0 [15])) # (!\find_start_00|data_3 [15] & ((\find_start_00|LessThan0~29_cout ) # (\find_start_00|data_0 [15])))

	.dataa(gnd),
	.datab(\find_start_00|data_3 [15]),
	.datac(gnd),
	.datad(\find_start_00|data_0 [15]),
	.cin(\find_start_00|LessThan0~29_cout ),
	.combout(\find_start_00|LessThan0~30_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|LessThan0~30 .lut_mask = 16'hF330;
defparam \find_start_00|LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \find_start_00|always1~0 (
// Equation(s):
// \find_start_00|always1~0_combout  = (\find_start_00|LessThan1~30_combout  & (\find_start_00|LessThan2~30_combout  & \find_start_00|LessThan0~30_combout ))

	.dataa(\find_start_00|LessThan1~30_combout ),
	.datab(\find_start_00|LessThan2~30_combout ),
	.datac(\find_start_00|LessThan0~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\find_start_00|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|always1~0 .lut_mask = 16'h8080;
defparam \find_start_00|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneive_lcell_comb \find_start_00|find_ok~0 (
// Equation(s):
// \find_start_00|find_ok~0_combout  = (\find_start_00|find_ok~q ) # ((\find_start_00|LessThan3~4_combout  & \find_start_00|always1~0_combout ))

	.dataa(\find_start_00|LessThan3~4_combout ),
	.datab(gnd),
	.datac(\find_start_00|find_ok~q ),
	.datad(\find_start_00|always1~0_combout ),
	.cin(gnd),
	.combout(\find_start_00|find_ok~0_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|find_ok~0 .lut_mask = 16'hFAF0;
defparam \find_start_00|find_ok~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \find_start_00|find_ok (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|find_ok~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\find_start_00|find_ok~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|find_ok~q ),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|find_ok .is_wysiwyg = "true";
defparam \find_start_00|find_ok .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \find_start_00|always2~0 (
// Equation(s):
// \find_start_00|always2~0_combout  = (\find_start_00|find_ok~q  & !\find_start_00|Samp_en~q )

	.dataa(gnd),
	.datab(\find_start_00|find_ok~q ),
	.datac(gnd),
	.datad(\find_start_00|Samp_en~q ),
	.cin(gnd),
	.combout(\find_start_00|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|always2~0 .lut_mask = 16'h00CC;
defparam \find_start_00|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N13
dffeas \find_start_00|counter[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\find_start_00|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|counter[0] .is_wysiwyg = "true";
defparam \find_start_00|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneive_lcell_comb \find_start_00|Add0~2 (
// Equation(s):
// \find_start_00|Add0~2_combout  = (\find_start_00|counter [1] & (!\find_start_00|Add0~1 )) # (!\find_start_00|counter [1] & ((\find_start_00|Add0~1 ) # (GND)))
// \find_start_00|Add0~3  = CARRY((!\find_start_00|Add0~1 ) # (!\find_start_00|counter [1]))

	.dataa(gnd),
	.datab(\find_start_00|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|Add0~1 ),
	.combout(\find_start_00|Add0~2_combout ),
	.cout(\find_start_00|Add0~3 ));
// synopsys translate_off
defparam \find_start_00|Add0~2 .lut_mask = 16'h3C3F;
defparam \find_start_00|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N15
dffeas \find_start_00|counter[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\find_start_00|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|counter[1] .is_wysiwyg = "true";
defparam \find_start_00|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \find_start_00|Add0~4 (
// Equation(s):
// \find_start_00|Add0~4_combout  = (\find_start_00|counter [2] & (\find_start_00|Add0~3  $ (GND))) # (!\find_start_00|counter [2] & (!\find_start_00|Add0~3  & VCC))
// \find_start_00|Add0~5  = CARRY((\find_start_00|counter [2] & !\find_start_00|Add0~3 ))

	.dataa(gnd),
	.datab(\find_start_00|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|Add0~3 ),
	.combout(\find_start_00|Add0~4_combout ),
	.cout(\find_start_00|Add0~5 ));
// synopsys translate_off
defparam \find_start_00|Add0~4 .lut_mask = 16'hC30C;
defparam \find_start_00|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \find_start_00|counter[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\find_start_00|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|counter[2] .is_wysiwyg = "true";
defparam \find_start_00|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \find_start_00|Add0~6 (
// Equation(s):
// \find_start_00|Add0~6_combout  = (\find_start_00|counter [3] & (!\find_start_00|Add0~5 )) # (!\find_start_00|counter [3] & ((\find_start_00|Add0~5 ) # (GND)))
// \find_start_00|Add0~7  = CARRY((!\find_start_00|Add0~5 ) # (!\find_start_00|counter [3]))

	.dataa(gnd),
	.datab(\find_start_00|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|Add0~5 ),
	.combout(\find_start_00|Add0~6_combout ),
	.cout(\find_start_00|Add0~7 ));
// synopsys translate_off
defparam \find_start_00|Add0~6 .lut_mask = 16'h3C3F;
defparam \find_start_00|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \find_start_00|counter[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\find_start_00|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|counter[3] .is_wysiwyg = "true";
defparam \find_start_00|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \find_start_00|Add0~8 (
// Equation(s):
// \find_start_00|Add0~8_combout  = (\find_start_00|counter [4] & (\find_start_00|Add0~7  $ (GND))) # (!\find_start_00|counter [4] & (!\find_start_00|Add0~7  & VCC))
// \find_start_00|Add0~9  = CARRY((\find_start_00|counter [4] & !\find_start_00|Add0~7 ))

	.dataa(gnd),
	.datab(\find_start_00|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|Add0~7 ),
	.combout(\find_start_00|Add0~8_combout ),
	.cout(\find_start_00|Add0~9 ));
// synopsys translate_off
defparam \find_start_00|Add0~8 .lut_mask = 16'hC30C;
defparam \find_start_00|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \find_start_00|counter~9 (
// Equation(s):
// \find_start_00|counter~9_combout  = (\find_start_00|Add0~8_combout  & !\find_start_00|Equal0~6_combout )

	.dataa(gnd),
	.datab(\find_start_00|Add0~8_combout ),
	.datac(\find_start_00|Equal0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\find_start_00|counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|counter~9 .lut_mask = 16'h0C0C;
defparam \find_start_00|counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N1
dffeas \find_start_00|counter[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|counter~9_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\find_start_00|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|counter[4] .is_wysiwyg = "true";
defparam \find_start_00|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \find_start_00|Add0~10 (
// Equation(s):
// \find_start_00|Add0~10_combout  = (\find_start_00|counter [5] & (!\find_start_00|Add0~9 )) # (!\find_start_00|counter [5] & ((\find_start_00|Add0~9 ) # (GND)))
// \find_start_00|Add0~11  = CARRY((!\find_start_00|Add0~9 ) # (!\find_start_00|counter [5]))

	.dataa(\find_start_00|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|Add0~9 ),
	.combout(\find_start_00|Add0~10_combout ),
	.cout(\find_start_00|Add0~11 ));
// synopsys translate_off
defparam \find_start_00|Add0~10 .lut_mask = 16'h5A5F;
defparam \find_start_00|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \find_start_00|counter~8 (
// Equation(s):
// \find_start_00|counter~8_combout  = (!\find_start_00|Equal0~6_combout  & \find_start_00|Add0~10_combout )

	.dataa(gnd),
	.datab(\find_start_00|Equal0~6_combout ),
	.datac(\find_start_00|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\find_start_00|counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|counter~8 .lut_mask = 16'h3030;
defparam \find_start_00|counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N7
dffeas \find_start_00|counter[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|counter~8_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\find_start_00|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|counter[5] .is_wysiwyg = "true";
defparam \find_start_00|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \find_start_00|Add0~12 (
// Equation(s):
// \find_start_00|Add0~12_combout  = (\find_start_00|counter [6] & (\find_start_00|Add0~11  $ (GND))) # (!\find_start_00|counter [6] & (!\find_start_00|Add0~11  & VCC))
// \find_start_00|Add0~13  = CARRY((\find_start_00|counter [6] & !\find_start_00|Add0~11 ))

	.dataa(gnd),
	.datab(\find_start_00|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|Add0~11 ),
	.combout(\find_start_00|Add0~12_combout ),
	.cout(\find_start_00|Add0~13 ));
// synopsys translate_off
defparam \find_start_00|Add0~12 .lut_mask = 16'hC30C;
defparam \find_start_00|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N25
dffeas \find_start_00|counter[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\find_start_00|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|counter[6] .is_wysiwyg = "true";
defparam \find_start_00|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneive_lcell_comb \find_start_00|Add0~14 (
// Equation(s):
// \find_start_00|Add0~14_combout  = (\find_start_00|counter [7] & (!\find_start_00|Add0~13 )) # (!\find_start_00|counter [7] & ((\find_start_00|Add0~13 ) # (GND)))
// \find_start_00|Add0~15  = CARRY((!\find_start_00|Add0~13 ) # (!\find_start_00|counter [7]))

	.dataa(gnd),
	.datab(\find_start_00|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|Add0~13 ),
	.combout(\find_start_00|Add0~14_combout ),
	.cout(\find_start_00|Add0~15 ));
// synopsys translate_off
defparam \find_start_00|Add0~14 .lut_mask = 16'h3C3F;
defparam \find_start_00|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \find_start_00|counter~7 (
// Equation(s):
// \find_start_00|counter~7_combout  = (!\find_start_00|Equal0~6_combout  & \find_start_00|Add0~14_combout )

	.dataa(gnd),
	.datab(\find_start_00|Equal0~6_combout ),
	.datac(\find_start_00|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\find_start_00|counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|counter~7 .lut_mask = 16'h3030;
defparam \find_start_00|counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N5
dffeas \find_start_00|counter[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|counter~7_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\find_start_00|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|counter[7] .is_wysiwyg = "true";
defparam \find_start_00|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneive_lcell_comb \find_start_00|Add0~16 (
// Equation(s):
// \find_start_00|Add0~16_combout  = (\find_start_00|counter [8] & (\find_start_00|Add0~15  $ (GND))) # (!\find_start_00|counter [8] & (!\find_start_00|Add0~15  & VCC))
// \find_start_00|Add0~17  = CARRY((\find_start_00|counter [8] & !\find_start_00|Add0~15 ))

	.dataa(gnd),
	.datab(\find_start_00|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|Add0~15 ),
	.combout(\find_start_00|Add0~16_combout ),
	.cout(\find_start_00|Add0~17 ));
// synopsys translate_off
defparam \find_start_00|Add0~16 .lut_mask = 16'hC30C;
defparam \find_start_00|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N29
dffeas \find_start_00|counter[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\find_start_00|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|counter[8] .is_wysiwyg = "true";
defparam \find_start_00|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneive_lcell_comb \find_start_00|Add0~18 (
// Equation(s):
// \find_start_00|Add0~18_combout  = (\find_start_00|counter [9] & (!\find_start_00|Add0~17 )) # (!\find_start_00|counter [9] & ((\find_start_00|Add0~17 ) # (GND)))
// \find_start_00|Add0~19  = CARRY((!\find_start_00|Add0~17 ) # (!\find_start_00|counter [9]))

	.dataa(\find_start_00|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|Add0~17 ),
	.combout(\find_start_00|Add0~18_combout ),
	.cout(\find_start_00|Add0~19 ));
// synopsys translate_off
defparam \find_start_00|Add0~18 .lut_mask = 16'h5A5F;
defparam \find_start_00|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \find_start_00|counter~6 (
// Equation(s):
// \find_start_00|counter~6_combout  = (!\find_start_00|Equal0~6_combout  & \find_start_00|Add0~18_combout )

	.dataa(gnd),
	.datab(\find_start_00|Equal0~6_combout ),
	.datac(\find_start_00|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\find_start_00|counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|counter~6 .lut_mask = 16'h3030;
defparam \find_start_00|counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N11
dffeas \find_start_00|counter[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|counter~6_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\find_start_00|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|counter[9] .is_wysiwyg = "true";
defparam \find_start_00|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \find_start_00|Add0~20 (
// Equation(s):
// \find_start_00|Add0~20_combout  = (\find_start_00|counter [10] & (\find_start_00|Add0~19  $ (GND))) # (!\find_start_00|counter [10] & (!\find_start_00|Add0~19  & VCC))
// \find_start_00|Add0~21  = CARRY((\find_start_00|counter [10] & !\find_start_00|Add0~19 ))

	.dataa(\find_start_00|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|Add0~19 ),
	.combout(\find_start_00|Add0~20_combout ),
	.cout(\find_start_00|Add0~21 ));
// synopsys translate_off
defparam \find_start_00|Add0~20 .lut_mask = 16'hA50A;
defparam \find_start_00|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \find_start_00|counter~5 (
// Equation(s):
// \find_start_00|counter~5_combout  = (!\find_start_00|Equal0~6_combout  & \find_start_00|Add0~20_combout )

	.dataa(gnd),
	.datab(\find_start_00|Equal0~6_combout ),
	.datac(\find_start_00|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\find_start_00|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|counter~5 .lut_mask = 16'h3030;
defparam \find_start_00|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \find_start_00|counter[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|counter~5_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\find_start_00|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|counter[10] .is_wysiwyg = "true";
defparam \find_start_00|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \find_start_00|Add0~22 (
// Equation(s):
// \find_start_00|Add0~22_combout  = (\find_start_00|counter [11] & (!\find_start_00|Add0~21 )) # (!\find_start_00|counter [11] & ((\find_start_00|Add0~21 ) # (GND)))
// \find_start_00|Add0~23  = CARRY((!\find_start_00|Add0~21 ) # (!\find_start_00|counter [11]))

	.dataa(\find_start_00|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|Add0~21 ),
	.combout(\find_start_00|Add0~22_combout ),
	.cout(\find_start_00|Add0~23 ));
// synopsys translate_off
defparam \find_start_00|Add0~22 .lut_mask = 16'h5A5F;
defparam \find_start_00|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneive_lcell_comb \find_start_00|counter~4 (
// Equation(s):
// \find_start_00|counter~4_combout  = (\find_start_00|Add0~22_combout  & !\find_start_00|Equal0~6_combout )

	.dataa(\find_start_00|Add0~22_combout ),
	.datab(gnd),
	.datac(\find_start_00|Equal0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\find_start_00|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|counter~4 .lut_mask = 16'h0A0A;
defparam \find_start_00|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N21
dffeas \find_start_00|counter[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|counter~4_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\find_start_00|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|counter[11] .is_wysiwyg = "true";
defparam \find_start_00|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \find_start_00|Add0~24 (
// Equation(s):
// \find_start_00|Add0~24_combout  = (\find_start_00|counter [12] & (\find_start_00|Add0~23  $ (GND))) # (!\find_start_00|counter [12] & (!\find_start_00|Add0~23  & VCC))
// \find_start_00|Add0~25  = CARRY((\find_start_00|counter [12] & !\find_start_00|Add0~23 ))

	.dataa(gnd),
	.datab(\find_start_00|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|Add0~23 ),
	.combout(\find_start_00|Add0~24_combout ),
	.cout(\find_start_00|Add0~25 ));
// synopsys translate_off
defparam \find_start_00|Add0~24 .lut_mask = 16'hC30C;
defparam \find_start_00|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \find_start_00|counter~3 (
// Equation(s):
// \find_start_00|counter~3_combout  = (\find_start_00|Add0~24_combout  & !\find_start_00|Equal0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\find_start_00|Add0~24_combout ),
	.datad(\find_start_00|Equal0~6_combout ),
	.cin(gnd),
	.combout(\find_start_00|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|counter~3 .lut_mask = 16'h00F0;
defparam \find_start_00|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \find_start_00|counter[12] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|counter~3_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\find_start_00|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|counter[12] .is_wysiwyg = "true";
defparam \find_start_00|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \find_start_00|Add0~26 (
// Equation(s):
// \find_start_00|Add0~26_combout  = (\find_start_00|counter [13] & (!\find_start_00|Add0~25 )) # (!\find_start_00|counter [13] & ((\find_start_00|Add0~25 ) # (GND)))
// \find_start_00|Add0~27  = CARRY((!\find_start_00|Add0~25 ) # (!\find_start_00|counter [13]))

	.dataa(\find_start_00|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|Add0~25 ),
	.combout(\find_start_00|Add0~26_combout ),
	.cout(\find_start_00|Add0~27 ));
// synopsys translate_off
defparam \find_start_00|Add0~26 .lut_mask = 16'h5A5F;
defparam \find_start_00|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \find_start_00|counter~2 (
// Equation(s):
// \find_start_00|counter~2_combout  = (\find_start_00|Add0~26_combout  & !\find_start_00|Equal0~6_combout )

	.dataa(\find_start_00|Add0~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|Equal0~6_combout ),
	.cin(gnd),
	.combout(\find_start_00|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|counter~2 .lut_mask = 16'h00AA;
defparam \find_start_00|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \find_start_00|counter[13] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|counter~2_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\find_start_00|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|counter[13] .is_wysiwyg = "true";
defparam \find_start_00|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \find_start_00|Add0~28 (
// Equation(s):
// \find_start_00|Add0~28_combout  = (\find_start_00|counter [14] & (\find_start_00|Add0~27  $ (GND))) # (!\find_start_00|counter [14] & (!\find_start_00|Add0~27  & VCC))
// \find_start_00|Add0~29  = CARRY((\find_start_00|counter [14] & !\find_start_00|Add0~27 ))

	.dataa(gnd),
	.datab(\find_start_00|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|Add0~27 ),
	.combout(\find_start_00|Add0~28_combout ),
	.cout(\find_start_00|Add0~29 ));
// synopsys translate_off
defparam \find_start_00|Add0~28 .lut_mask = 16'hC30C;
defparam \find_start_00|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \find_start_00|counter~1 (
// Equation(s):
// \find_start_00|counter~1_combout  = (\find_start_00|Add0~28_combout  & !\find_start_00|Equal0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\find_start_00|Add0~28_combout ),
	.datad(\find_start_00|Equal0~6_combout ),
	.cin(gnd),
	.combout(\find_start_00|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|counter~1 .lut_mask = 16'h00F0;
defparam \find_start_00|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \find_start_00|counter[14] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|counter~1_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\find_start_00|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|counter[14] .is_wysiwyg = "true";
defparam \find_start_00|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \find_start_00|Add0~30 (
// Equation(s):
// \find_start_00|Add0~30_combout  = (\find_start_00|counter [15] & (!\find_start_00|Add0~29 )) # (!\find_start_00|counter [15] & ((\find_start_00|Add0~29 ) # (GND)))
// \find_start_00|Add0~31  = CARRY((!\find_start_00|Add0~29 ) # (!\find_start_00|counter [15]))

	.dataa(\find_start_00|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|Add0~29 ),
	.combout(\find_start_00|Add0~30_combout ),
	.cout(\find_start_00|Add0~31 ));
// synopsys translate_off
defparam \find_start_00|Add0~30 .lut_mask = 16'h5A5F;
defparam \find_start_00|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \find_start_00|counter~0 (
// Equation(s):
// \find_start_00|counter~0_combout  = (\find_start_00|Add0~30_combout  & !\find_start_00|Equal0~6_combout )

	.dataa(\find_start_00|Add0~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|Equal0~6_combout ),
	.cin(gnd),
	.combout(\find_start_00|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|counter~0 .lut_mask = 16'h00AA;
defparam \find_start_00|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \find_start_00|counter[15] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|counter~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\find_start_00|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|counter[15] .is_wysiwyg = "true";
defparam \find_start_00|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \find_start_00|Add0~32 (
// Equation(s):
// \find_start_00|Add0~32_combout  = (\find_start_00|counter [16] & (\find_start_00|Add0~31  $ (GND))) # (!\find_start_00|counter [16] & (!\find_start_00|Add0~31  & VCC))
// \find_start_00|Add0~33  = CARRY((\find_start_00|counter [16] & !\find_start_00|Add0~31 ))

	.dataa(\find_start_00|counter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|Add0~31 ),
	.combout(\find_start_00|Add0~32_combout ),
	.cout(\find_start_00|Add0~33 ));
// synopsys translate_off
defparam \find_start_00|Add0~32 .lut_mask = 16'hA50A;
defparam \find_start_00|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \find_start_00|counter[16] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|Add0~32_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\find_start_00|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|counter[16] .is_wysiwyg = "true";
defparam \find_start_00|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \find_start_00|Add0~34 (
// Equation(s):
// \find_start_00|Add0~34_combout  = (\find_start_00|counter [17] & (!\find_start_00|Add0~33 )) # (!\find_start_00|counter [17] & ((\find_start_00|Add0~33 ) # (GND)))
// \find_start_00|Add0~35  = CARRY((!\find_start_00|Add0~33 ) # (!\find_start_00|counter [17]))

	.dataa(gnd),
	.datab(\find_start_00|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|Add0~33 ),
	.combout(\find_start_00|Add0~34_combout ),
	.cout(\find_start_00|Add0~35 ));
// synopsys translate_off
defparam \find_start_00|Add0~34 .lut_mask = 16'h3C3F;
defparam \find_start_00|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N15
dffeas \find_start_00|counter[17] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|Add0~34_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\find_start_00|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|counter[17] .is_wysiwyg = "true";
defparam \find_start_00|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \find_start_00|Add0~36 (
// Equation(s):
// \find_start_00|Add0~36_combout  = (\find_start_00|counter [18] & (\find_start_00|Add0~35  $ (GND))) # (!\find_start_00|counter [18] & (!\find_start_00|Add0~35  & VCC))
// \find_start_00|Add0~37  = CARRY((\find_start_00|counter [18] & !\find_start_00|Add0~35 ))

	.dataa(gnd),
	.datab(\find_start_00|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\find_start_00|Add0~35 ),
	.combout(\find_start_00|Add0~36_combout ),
	.cout(\find_start_00|Add0~37 ));
// synopsys translate_off
defparam \find_start_00|Add0~36 .lut_mask = 16'hC30C;
defparam \find_start_00|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \find_start_00|counter[18] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|Add0~36_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\find_start_00|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|counter[18] .is_wysiwyg = "true";
defparam \find_start_00|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \find_start_00|Add0~38 (
// Equation(s):
// \find_start_00|Add0~38_combout  = \find_start_00|Add0~37  $ (\find_start_00|counter [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|counter [19]),
	.cin(\find_start_00|Add0~37 ),
	.combout(\find_start_00|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|Add0~38 .lut_mask = 16'h0FF0;
defparam \find_start_00|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \find_start_00|counter[19] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|Add0~38_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\find_start_00|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|counter[19] .is_wysiwyg = "true";
defparam \find_start_00|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \find_start_00|Equal0~1 (
// Equation(s):
// \find_start_00|Equal0~1_combout  = (!\find_start_00|counter [16] & (!\find_start_00|counter [19] & (!\find_start_00|counter [17] & !\find_start_00|counter [18])))

	.dataa(\find_start_00|counter [16]),
	.datab(\find_start_00|counter [19]),
	.datac(\find_start_00|counter [17]),
	.datad(\find_start_00|counter [18]),
	.cin(gnd),
	.combout(\find_start_00|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|Equal0~1 .lut_mask = 16'h0001;
defparam \find_start_00|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \find_start_00|Equal0~2 (
// Equation(s):
// \find_start_00|Equal0~2_combout  = (\find_start_00|counter [13] & (\find_start_00|counter [14] & (\find_start_00|counter [15] & \find_start_00|counter [12])))

	.dataa(\find_start_00|counter [13]),
	.datab(\find_start_00|counter [14]),
	.datac(\find_start_00|counter [15]),
	.datad(\find_start_00|counter [12]),
	.cin(gnd),
	.combout(\find_start_00|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|Equal0~2 .lut_mask = 16'h8000;
defparam \find_start_00|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \find_start_00|Equal0~0 (
// Equation(s):
// \find_start_00|Equal0~0_combout  = (\find_start_00|counter [0] & (\find_start_00|counter [2] & (\find_start_00|counter [1] & \find_start_00|counter [3])))

	.dataa(\find_start_00|counter [0]),
	.datab(\find_start_00|counter [2]),
	.datac(\find_start_00|counter [1]),
	.datad(\find_start_00|counter [3]),
	.cin(gnd),
	.combout(\find_start_00|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|Equal0~0 .lut_mask = 16'h8000;
defparam \find_start_00|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneive_lcell_comb \find_start_00|Equal0~4 (
// Equation(s):
// \find_start_00|Equal0~4_combout  = (\find_start_00|counter [5] & (!\find_start_00|counter [6] & (\find_start_00|counter [7] & !\find_start_00|counter [4])))

	.dataa(\find_start_00|counter [5]),
	.datab(\find_start_00|counter [6]),
	.datac(\find_start_00|counter [7]),
	.datad(\find_start_00|counter [4]),
	.cin(gnd),
	.combout(\find_start_00|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|Equal0~4 .lut_mask = 16'h0020;
defparam \find_start_00|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \find_start_00|Equal0~3 (
// Equation(s):
// \find_start_00|Equal0~3_combout  = (!\find_start_00|counter [8] & (\find_start_00|counter [9] & (\find_start_00|counter [10] & \find_start_00|counter [11])))

	.dataa(\find_start_00|counter [8]),
	.datab(\find_start_00|counter [9]),
	.datac(\find_start_00|counter [10]),
	.datad(\find_start_00|counter [11]),
	.cin(gnd),
	.combout(\find_start_00|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|Equal0~3 .lut_mask = 16'h4000;
defparam \find_start_00|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \find_start_00|Equal0~5 (
// Equation(s):
// \find_start_00|Equal0~5_combout  = (\find_start_00|Equal0~4_combout  & \find_start_00|Equal0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\find_start_00|Equal0~4_combout ),
	.datad(\find_start_00|Equal0~3_combout ),
	.cin(gnd),
	.combout(\find_start_00|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|Equal0~5 .lut_mask = 16'hF000;
defparam \find_start_00|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \find_start_00|Equal0~6 (
// Equation(s):
// \find_start_00|Equal0~6_combout  = (\find_start_00|Equal0~1_combout  & (\find_start_00|Equal0~2_combout  & (\find_start_00|Equal0~0_combout  & \find_start_00|Equal0~5_combout )))

	.dataa(\find_start_00|Equal0~1_combout ),
	.datab(\find_start_00|Equal0~2_combout ),
	.datac(\find_start_00|Equal0~0_combout ),
	.datad(\find_start_00|Equal0~5_combout ),
	.cin(gnd),
	.combout(\find_start_00|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|Equal0~6 .lut_mask = 16'h8000;
defparam \find_start_00|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \find_start_00|Samp_en~0 (
// Equation(s):
// \find_start_00|Samp_en~0_combout  = (\find_start_00|Equal0~6_combout ) # (\find_start_00|Samp_en~q )

	.dataa(gnd),
	.datab(\find_start_00|Equal0~6_combout ),
	.datac(\find_start_00|Samp_en~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\find_start_00|Samp_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \find_start_00|Samp_en~0 .lut_mask = 16'hFCFC;
defparam \find_start_00|Samp_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \find_start_00|Samp_en (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\find_start_00|Samp_en~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\find_start_00|Samp_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \find_start_00|Samp_en .is_wysiwyg = "true";
defparam \find_start_00|Samp_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneive_lcell_comb \timer0|one_turn_count[4]~1 (
// Equation(s):
// \timer0|one_turn_count[4]~1_combout  = (!\timer0|Equal0~4_combout  & (\timer0|one_turn_1~q  & (!\timer0|one_turn_2~q  & \find_start_00|Samp_en~q )))

	.dataa(\timer0|Equal0~4_combout ),
	.datab(\timer0|one_turn_1~q ),
	.datac(\timer0|one_turn_2~q ),
	.datad(\find_start_00|Samp_en~q ),
	.cin(gnd),
	.combout(\timer0|one_turn_count[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|one_turn_count[4]~1 .lut_mask = 16'h0400;
defparam \timer0|one_turn_count[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneive_lcell_comb \timer0|Add0~6 (
// Equation(s):
// \timer0|Add0~6_combout  = (\timer0|one_turn_count [3] & (!\timer0|Add0~5 )) # (!\timer0|one_turn_count [3] & ((\timer0|Add0~5 ) # (GND)))
// \timer0|Add0~7  = CARRY((!\timer0|Add0~5 ) # (!\timer0|one_turn_count [3]))

	.dataa(\timer0|one_turn_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~5 ),
	.combout(\timer0|Add0~6_combout ),
	.cout(\timer0|Add0~7 ));
// synopsys translate_off
defparam \timer0|Add0~6 .lut_mask = 16'h5A5F;
defparam \timer0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N7
dffeas \timer0|one_turn_count[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer0|one_turn_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|one_turn_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|one_turn_count[3] .is_wysiwyg = "true";
defparam \timer0|one_turn_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneive_lcell_comb \timer0|Add0~8 (
// Equation(s):
// \timer0|Add0~8_combout  = (\timer0|one_turn_count [4] & (\timer0|Add0~7  $ (GND))) # (!\timer0|one_turn_count [4] & (!\timer0|Add0~7  & VCC))
// \timer0|Add0~9  = CARRY((\timer0|one_turn_count [4] & !\timer0|Add0~7 ))

	.dataa(\timer0|one_turn_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~7 ),
	.combout(\timer0|Add0~8_combout ),
	.cout(\timer0|Add0~9 ));
// synopsys translate_off
defparam \timer0|Add0~8 .lut_mask = 16'hA50A;
defparam \timer0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneive_lcell_comb \timer0|Add0~10 (
// Equation(s):
// \timer0|Add0~10_combout  = (\timer0|one_turn_count [5] & (!\timer0|Add0~9 )) # (!\timer0|one_turn_count [5] & ((\timer0|Add0~9 ) # (GND)))
// \timer0|Add0~11  = CARRY((!\timer0|Add0~9 ) # (!\timer0|one_turn_count [5]))

	.dataa(\timer0|one_turn_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~9 ),
	.combout(\timer0|Add0~10_combout ),
	.cout(\timer0|Add0~11 ));
// synopsys translate_off
defparam \timer0|Add0~10 .lut_mask = 16'h5A5F;
defparam \timer0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N11
dffeas \timer0|one_turn_count[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer0|one_turn_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|one_turn_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|one_turn_count[5] .is_wysiwyg = "true";
defparam \timer0|one_turn_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneive_lcell_comb \timer0|Add0~12 (
// Equation(s):
// \timer0|Add0~12_combout  = (\timer0|one_turn_count [6] & (\timer0|Add0~11  $ (GND))) # (!\timer0|one_turn_count [6] & (!\timer0|Add0~11  & VCC))
// \timer0|Add0~13  = CARRY((\timer0|one_turn_count [6] & !\timer0|Add0~11 ))

	.dataa(gnd),
	.datab(\timer0|one_turn_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~11 ),
	.combout(\timer0|Add0~12_combout ),
	.cout(\timer0|Add0~13 ));
// synopsys translate_off
defparam \timer0|Add0~12 .lut_mask = 16'hC30C;
defparam \timer0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneive_lcell_comb \timer0|one_turn_count[6]~4 (
// Equation(s):
// \timer0|one_turn_count[6]~4_combout  = (\timer0|one_turn_count[15]~0_combout  & (\timer0|Add0~12_combout  & ((\timer0|one_turn_count[4]~1_combout )))) # (!\timer0|one_turn_count[15]~0_combout  & ((\timer0|one_turn_count [6]) # ((\timer0|Add0~12_combout  & 
// \timer0|one_turn_count[4]~1_combout ))))

	.dataa(\timer0|one_turn_count[15]~0_combout ),
	.datab(\timer0|Add0~12_combout ),
	.datac(\timer0|one_turn_count [6]),
	.datad(\timer0|one_turn_count[4]~1_combout ),
	.cin(gnd),
	.combout(\timer0|one_turn_count[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|one_turn_count[6]~4 .lut_mask = 16'hDC50;
defparam \timer0|one_turn_count[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N19
dffeas \timer0|one_turn_count[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|one_turn_count[6]~4_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|one_turn_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|one_turn_count[6] .is_wysiwyg = "true";
defparam \timer0|one_turn_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneive_lcell_comb \timer0|Add0~14 (
// Equation(s):
// \timer0|Add0~14_combout  = (\timer0|one_turn_count [7] & (!\timer0|Add0~13 )) # (!\timer0|one_turn_count [7] & ((\timer0|Add0~13 ) # (GND)))
// \timer0|Add0~15  = CARRY((!\timer0|Add0~13 ) # (!\timer0|one_turn_count [7]))

	.dataa(gnd),
	.datab(\timer0|one_turn_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~13 ),
	.combout(\timer0|Add0~14_combout ),
	.cout(\timer0|Add0~15 ));
// synopsys translate_off
defparam \timer0|Add0~14 .lut_mask = 16'h3C3F;
defparam \timer0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N15
dffeas \timer0|one_turn_count[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer0|one_turn_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|one_turn_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|one_turn_count[7] .is_wysiwyg = "true";
defparam \timer0|one_turn_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneive_lcell_comb \timer0|Add0~16 (
// Equation(s):
// \timer0|Add0~16_combout  = (\timer0|one_turn_count [8] & (\timer0|Add0~15  $ (GND))) # (!\timer0|one_turn_count [8] & (!\timer0|Add0~15  & VCC))
// \timer0|Add0~17  = CARRY((\timer0|one_turn_count [8] & !\timer0|Add0~15 ))

	.dataa(\timer0|one_turn_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~15 ),
	.combout(\timer0|Add0~16_combout ),
	.cout(\timer0|Add0~17 ));
// synopsys translate_off
defparam \timer0|Add0~16 .lut_mask = 16'hA50A;
defparam \timer0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneive_lcell_comb \timer0|one_turn_count[8]~3 (
// Equation(s):
// \timer0|one_turn_count[8]~3_combout  = (\timer0|one_turn_count[15]~0_combout  & (\timer0|one_turn_count[4]~1_combout  & ((\timer0|Add0~16_combout )))) # (!\timer0|one_turn_count[15]~0_combout  & ((\timer0|one_turn_count [8]) # 
// ((\timer0|one_turn_count[4]~1_combout  & \timer0|Add0~16_combout ))))

	.dataa(\timer0|one_turn_count[15]~0_combout ),
	.datab(\timer0|one_turn_count[4]~1_combout ),
	.datac(\timer0|one_turn_count [8]),
	.datad(\timer0|Add0~16_combout ),
	.cin(gnd),
	.combout(\timer0|one_turn_count[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|one_turn_count[8]~3 .lut_mask = 16'hDC50;
defparam \timer0|one_turn_count[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N11
dffeas \timer0|one_turn_count[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|one_turn_count[8]~3_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|one_turn_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|one_turn_count[8] .is_wysiwyg = "true";
defparam \timer0|one_turn_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneive_lcell_comb \timer0|Equal0~3 (
// Equation(s):
// \timer0|Equal0~3_combout  = (\timer0|one_turn_count [8] & (\timer0|one_turn_count [6] & (!\timer0|one_turn_count [7] & !\timer0|one_turn_count [4])))

	.dataa(\timer0|one_turn_count [8]),
	.datab(\timer0|one_turn_count [6]),
	.datac(\timer0|one_turn_count [7]),
	.datad(\timer0|one_turn_count [4]),
	.cin(gnd),
	.combout(\timer0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|Equal0~3 .lut_mask = 16'h0008;
defparam \timer0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \timer0|Add0~18 (
// Equation(s):
// \timer0|Add0~18_combout  = (\timer0|one_turn_count [9] & (!\timer0|Add0~17 )) # (!\timer0|one_turn_count [9] & ((\timer0|Add0~17 ) # (GND)))
// \timer0|Add0~19  = CARRY((!\timer0|Add0~17 ) # (!\timer0|one_turn_count [9]))

	.dataa(\timer0|one_turn_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~17 ),
	.combout(\timer0|Add0~18_combout ),
	.cout(\timer0|Add0~19 ));
// synopsys translate_off
defparam \timer0|Add0~18 .lut_mask = 16'h5A5F;
defparam \timer0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneive_lcell_comb \timer0|one_turn_count[9]~7 (
// Equation(s):
// \timer0|one_turn_count[9]~7_combout  = (\timer0|one_turn_count[15]~0_combout  & (\timer0|one_turn_count[4]~1_combout  & ((\timer0|Add0~18_combout )))) # (!\timer0|one_turn_count[15]~0_combout  & ((\timer0|one_turn_count [9]) # 
// ((\timer0|one_turn_count[4]~1_combout  & \timer0|Add0~18_combout ))))

	.dataa(\timer0|one_turn_count[15]~0_combout ),
	.datab(\timer0|one_turn_count[4]~1_combout ),
	.datac(\timer0|one_turn_count [9]),
	.datad(\timer0|Add0~18_combout ),
	.cin(gnd),
	.combout(\timer0|one_turn_count[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|one_turn_count[9]~7 .lut_mask = 16'hDC50;
defparam \timer0|one_turn_count[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N17
dffeas \timer0|one_turn_count[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|one_turn_count[9]~7_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|one_turn_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|one_turn_count[9] .is_wysiwyg = "true";
defparam \timer0|one_turn_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneive_lcell_comb \timer0|Add0~20 (
// Equation(s):
// \timer0|Add0~20_combout  = (\timer0|one_turn_count [10] & (\timer0|Add0~19  $ (GND))) # (!\timer0|one_turn_count [10] & (!\timer0|Add0~19  & VCC))
// \timer0|Add0~21  = CARRY((\timer0|one_turn_count [10] & !\timer0|Add0~19 ))

	.dataa(gnd),
	.datab(\timer0|one_turn_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~19 ),
	.combout(\timer0|Add0~20_combout ),
	.cout(\timer0|Add0~21 ));
// synopsys translate_off
defparam \timer0|Add0~20 .lut_mask = 16'hC30C;
defparam \timer0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N21
dffeas \timer0|one_turn_count[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer0|one_turn_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|one_turn_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|one_turn_count[10] .is_wysiwyg = "true";
defparam \timer0|one_turn_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneive_lcell_comb \timer0|Add0~22 (
// Equation(s):
// \timer0|Add0~22_combout  = (\timer0|one_turn_count [11] & (!\timer0|Add0~21 )) # (!\timer0|one_turn_count [11] & ((\timer0|Add0~21 ) # (GND)))
// \timer0|Add0~23  = CARRY((!\timer0|Add0~21 ) # (!\timer0|one_turn_count [11]))

	.dataa(\timer0|one_turn_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~21 ),
	.combout(\timer0|Add0~22_combout ),
	.cout(\timer0|Add0~23 ));
// synopsys translate_off
defparam \timer0|Add0~22 .lut_mask = 16'h5A5F;
defparam \timer0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N23
dffeas \timer0|one_turn_count[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer0|one_turn_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|one_turn_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|one_turn_count[11] .is_wysiwyg = "true";
defparam \timer0|one_turn_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \timer0|Add0~24 (
// Equation(s):
// \timer0|Add0~24_combout  = (\timer0|one_turn_count [12] & (\timer0|Add0~23  $ (GND))) # (!\timer0|one_turn_count [12] & (!\timer0|Add0~23  & VCC))
// \timer0|Add0~25  = CARRY((\timer0|one_turn_count [12] & !\timer0|Add0~23 ))

	.dataa(gnd),
	.datab(\timer0|one_turn_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~23 ),
	.combout(\timer0|Add0~24_combout ),
	.cout(\timer0|Add0~25 ));
// synopsys translate_off
defparam \timer0|Add0~24 .lut_mask = 16'hC30C;
defparam \timer0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N25
dffeas \timer0|one_turn_count[12] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|Add0~24_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer0|one_turn_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|one_turn_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|one_turn_count[12] .is_wysiwyg = "true";
defparam \timer0|one_turn_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneive_lcell_comb \timer0|Add0~26 (
// Equation(s):
// \timer0|Add0~26_combout  = (\timer0|one_turn_count [13] & (!\timer0|Add0~25 )) # (!\timer0|one_turn_count [13] & ((\timer0|Add0~25 ) # (GND)))
// \timer0|Add0~27  = CARRY((!\timer0|Add0~25 ) # (!\timer0|one_turn_count [13]))

	.dataa(\timer0|one_turn_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~25 ),
	.combout(\timer0|Add0~26_combout ),
	.cout(\timer0|Add0~27 ));
// synopsys translate_off
defparam \timer0|Add0~26 .lut_mask = 16'h5A5F;
defparam \timer0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N27
dffeas \timer0|one_turn_count[13] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|Add0~26_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer0|one_turn_count[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|one_turn_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|one_turn_count[13] .is_wysiwyg = "true";
defparam \timer0|one_turn_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneive_lcell_comb \timer0|always5~0 (
// Equation(s):
// \timer0|always5~0_combout  = (!\timer0|one_turn_count [12] & (!\timer0|one_turn_count [11] & (!\timer0|one_turn_count [13] & !\timer0|one_turn_count [10])))

	.dataa(\timer0|one_turn_count [12]),
	.datab(\timer0|one_turn_count [11]),
	.datac(\timer0|one_turn_count [13]),
	.datad(\timer0|one_turn_count [10]),
	.cin(gnd),
	.combout(\timer0|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|always5~0 .lut_mask = 16'h0001;
defparam \timer0|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneive_lcell_comb \timer0|Add0~28 (
// Equation(s):
// \timer0|Add0~28_combout  = (\timer0|one_turn_count [14] & (\timer0|Add0~27  $ (GND))) # (!\timer0|one_turn_count [14] & (!\timer0|Add0~27  & VCC))
// \timer0|Add0~29  = CARRY((\timer0|one_turn_count [14] & !\timer0|Add0~27 ))

	.dataa(\timer0|one_turn_count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~27 ),
	.combout(\timer0|Add0~28_combout ),
	.cout(\timer0|Add0~29 ));
// synopsys translate_off
defparam \timer0|Add0~28 .lut_mask = 16'hA50A;
defparam \timer0|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneive_lcell_comb \timer0|one_turn_count[14]~6 (
// Equation(s):
// \timer0|one_turn_count[14]~6_combout  = (\timer0|one_turn_count[15]~0_combout  & (\timer0|one_turn_count[4]~1_combout  & ((\timer0|Add0~28_combout )))) # (!\timer0|one_turn_count[15]~0_combout  & ((\timer0|one_turn_count [14]) # 
// ((\timer0|one_turn_count[4]~1_combout  & \timer0|Add0~28_combout ))))

	.dataa(\timer0|one_turn_count[15]~0_combout ),
	.datab(\timer0|one_turn_count[4]~1_combout ),
	.datac(\timer0|one_turn_count [14]),
	.datad(\timer0|Add0~28_combout ),
	.cin(gnd),
	.combout(\timer0|one_turn_count[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|one_turn_count[14]~6 .lut_mask = 16'hDC50;
defparam \timer0|one_turn_count[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N27
dffeas \timer0|one_turn_count[14] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|one_turn_count[14]~6_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|one_turn_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|one_turn_count[14] .is_wysiwyg = "true";
defparam \timer0|one_turn_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneive_lcell_comb \timer0|Add0~30 (
// Equation(s):
// \timer0|Add0~30_combout  = \timer0|Add0~29  $ (\timer0|one_turn_count [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\timer0|one_turn_count [15]),
	.cin(\timer0|Add0~29 ),
	.combout(\timer0|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|Add0~30 .lut_mask = 16'h0FF0;
defparam \timer0|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneive_lcell_comb \timer0|one_turn_count[15]~2 (
// Equation(s):
// \timer0|one_turn_count[15]~2_combout  = (\timer0|Add0~30_combout  & ((\timer0|one_turn_count[4]~1_combout ) # ((\timer0|one_turn_count [15] & !\timer0|one_turn_count[15]~0_combout )))) # (!\timer0|Add0~30_combout  & (((\timer0|one_turn_count [15] & 
// !\timer0|one_turn_count[15]~0_combout ))))

	.dataa(\timer0|Add0~30_combout ),
	.datab(\timer0|one_turn_count[4]~1_combout ),
	.datac(\timer0|one_turn_count [15]),
	.datad(\timer0|one_turn_count[15]~0_combout ),
	.cin(gnd),
	.combout(\timer0|one_turn_count[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|one_turn_count[15]~2 .lut_mask = 16'h88F8;
defparam \timer0|one_turn_count[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N13
dffeas \timer0|one_turn_count[15] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|one_turn_count[15]~2_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|one_turn_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|one_turn_count[15] .is_wysiwyg = "true";
defparam \timer0|one_turn_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneive_lcell_comb \timer0|Equal0~0 (
// Equation(s):
// \timer0|Equal0~0_combout  = (\timer0|one_turn_count [15] & (\timer0|one_turn_count [9] & (\timer0|one_turn_count [14] & \timer0|one_turn_count [3])))

	.dataa(\timer0|one_turn_count [15]),
	.datab(\timer0|one_turn_count [9]),
	.datac(\timer0|one_turn_count [14]),
	.datad(\timer0|one_turn_count [3]),
	.cin(gnd),
	.combout(\timer0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|Equal0~0 .lut_mask = 16'h8000;
defparam \timer0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneive_lcell_comb \timer0|Equal0~1 (
// Equation(s):
// \timer0|Equal0~1_combout  = (\timer0|one_turn_count [0] & \timer0|one_turn_count [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\timer0|one_turn_count [0]),
	.datad(\timer0|one_turn_count [1]),
	.cin(gnd),
	.combout(\timer0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|Equal0~1 .lut_mask = 16'hF000;
defparam \timer0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneive_lcell_comb \timer0|Equal0~2 (
// Equation(s):
// \timer0|Equal0~2_combout  = (!\timer0|one_turn_count [5] & (\timer0|always5~0_combout  & (\timer0|Equal0~0_combout  & \timer0|Equal0~1_combout )))

	.dataa(\timer0|one_turn_count [5]),
	.datab(\timer0|always5~0_combout ),
	.datac(\timer0|Equal0~0_combout ),
	.datad(\timer0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\timer0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|Equal0~2 .lut_mask = 16'h4000;
defparam \timer0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cycloneive_lcell_comb \timer0|Equal0~4 (
// Equation(s):
// \timer0|Equal0~4_combout  = (\timer0|one_turn_count [2] & (\timer0|Equal0~3_combout  & \timer0|Equal0~2_combout ))

	.dataa(\timer0|one_turn_count [2]),
	.datab(gnd),
	.datac(\timer0|Equal0~3_combout ),
	.datad(\timer0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\timer0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|Equal0~4 .lut_mask = 16'hA000;
defparam \timer0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneive_lcell_comb \timer0|one_turn_count[15]~0 (
// Equation(s):
// \timer0|one_turn_count[15]~0_combout  = (\find_start_00|Samp_en~q  & ((\timer0|Equal0~4_combout ) # ((!\timer0|one_turn_2~q  & \timer0|one_turn_1~q ))))

	.dataa(\timer0|Equal0~4_combout ),
	.datab(\timer0|one_turn_2~q ),
	.datac(\timer0|one_turn_1~q ),
	.datad(\find_start_00|Samp_en~q ),
	.cin(gnd),
	.combout(\timer0|one_turn_count[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|one_turn_count[15]~0 .lut_mask = 16'hBA00;
defparam \timer0|one_turn_count[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneive_lcell_comb \timer0|one_turn_count[4]~5 (
// Equation(s):
// \timer0|one_turn_count[4]~5_combout  = (\timer0|one_turn_count[15]~0_combout  & (\timer0|Add0~8_combout  & ((\timer0|one_turn_count[4]~1_combout )))) # (!\timer0|one_turn_count[15]~0_combout  & ((\timer0|one_turn_count [4]) # ((\timer0|Add0~8_combout  & 
// \timer0|one_turn_count[4]~1_combout ))))

	.dataa(\timer0|one_turn_count[15]~0_combout ),
	.datab(\timer0|Add0~8_combout ),
	.datac(\timer0|one_turn_count [4]),
	.datad(\timer0|one_turn_count[4]~1_combout ),
	.cin(gnd),
	.combout(\timer0|one_turn_count[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|one_turn_count[4]~5 .lut_mask = 16'hDC50;
defparam \timer0|one_turn_count[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N15
dffeas \timer0|one_turn_count[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|one_turn_count[4]~5_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|one_turn_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|one_turn_count[4] .is_wysiwyg = "true";
defparam \timer0|one_turn_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cycloneive_lcell_comb \timer0|Equal6~0 (
// Equation(s):
// \timer0|Equal6~0_combout  = (!\timer0|one_turn_count [6] & (!\timer0|one_turn_count [8] & !\timer0|one_turn_count [2]))

	.dataa(gnd),
	.datab(\timer0|one_turn_count [6]),
	.datac(\timer0|one_turn_count [8]),
	.datad(\timer0|one_turn_count [2]),
	.cin(gnd),
	.combout(\timer0|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|Equal6~0 .lut_mask = 16'h0003;
defparam \timer0|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneive_lcell_comb \timer0|Equal6~1 (
// Equation(s):
// \timer0|Equal6~1_combout  = (\timer0|one_turn_count [4] & (\timer0|Equal6~0_combout  & (\timer0|one_turn_count [7] & \timer0|Equal0~2_combout )))

	.dataa(\timer0|one_turn_count [4]),
	.datab(\timer0|Equal6~0_combout ),
	.datac(\timer0|one_turn_count [7]),
	.datad(\timer0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\timer0|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|Equal6~1 .lut_mask = 16'h8000;
defparam \timer0|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneive_lcell_comb \timer0|always5~2 (
// Equation(s):
// \timer0|always5~2_combout  = (!\timer0|one_turn_count [14] & (!\timer0|one_turn_count [9] & (!\timer0|one_turn_count [7] & !\timer0|one_turn_count [4])))

	.dataa(\timer0|one_turn_count [14]),
	.datab(\timer0|one_turn_count [9]),
	.datac(\timer0|one_turn_count [7]),
	.datad(\timer0|one_turn_count [4]),
	.cin(gnd),
	.combout(\timer0|always5~2_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|always5~2 .lut_mask = 16'h0001;
defparam \timer0|always5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cycloneive_lcell_comb \timer0|always5~1 (
// Equation(s):
// \timer0|always5~1_combout  = (!\timer0|one_turn_count [15] & (!\timer0|one_turn_count [6] & (!\timer0|one_turn_count [8] & !\timer0|one_turn_count [2])))

	.dataa(\timer0|one_turn_count [15]),
	.datab(\timer0|one_turn_count [6]),
	.datac(\timer0|one_turn_count [8]),
	.datad(\timer0|one_turn_count [2]),
	.cin(gnd),
	.combout(\timer0|always5~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|always5~1 .lut_mask = 16'h0001;
defparam \timer0|always5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneive_lcell_comb \timer0|always5~3 (
// Equation(s):
// \timer0|always5~3_combout  = (\timer0|always5~2_combout  & (\timer0|always5~0_combout  & (\timer0|always5~1_combout  & !\timer0|one_turn_count [5])))

	.dataa(\timer0|always5~2_combout ),
	.datab(\timer0|always5~0_combout ),
	.datac(\timer0|always5~1_combout ),
	.datad(\timer0|one_turn_count [5]),
	.cin(gnd),
	.combout(\timer0|always5~3_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|always5~3 .lut_mask = 16'h0080;
defparam \timer0|always5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneive_lcell_comb \timer0|always5~4 (
// Equation(s):
// \timer0|always5~4_combout  = (!\timer0|one_turn_count [1] & (!\timer0|one_turn_count [3] & (!\timer0|one_turn_count [0] & \timer0|always5~3_combout )))

	.dataa(\timer0|one_turn_count [1]),
	.datab(\timer0|one_turn_count [3]),
	.datac(\timer0|one_turn_count [0]),
	.datad(\timer0|always5~3_combout ),
	.cin(gnd),
	.combout(\timer0|always5~4_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|always5~4 .lut_mask = 16'h0100;
defparam \timer0|always5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneive_lcell_comb \timer0|Selector1~0 (
// Equation(s):
// \timer0|Selector1~0_combout  = (\timer0|Equal6~1_combout  & (!\timer0|cnt_start_store [1] & (!\timer0|cnt_start_store [0]))) # (!\timer0|Equal6~1_combout  & (((\timer0|cnt_start_store [0] & !\timer0|always5~4_combout ))))

	.dataa(\timer0|Equal6~1_combout ),
	.datab(\timer0|cnt_start_store [1]),
	.datac(\timer0|cnt_start_store [0]),
	.datad(\timer0|always5~4_combout ),
	.cin(gnd),
	.combout(\timer0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|Selector1~0 .lut_mask = 16'h0252;
defparam \timer0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N17
dffeas \timer0|cnt_start_store[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|cnt_start_store [0]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|cnt_start_store[0] .is_wysiwyg = "true";
defparam \timer0|cnt_start_store[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneive_lcell_comb \timer0|Selector0~0 (
// Equation(s):
// \timer0|Selector0~0_combout  = (\timer0|Equal6~1_combout  & (\timer0|cnt_start_store [0] $ ((\timer0|cnt_start_store [1])))) # (!\timer0|Equal6~1_combout  & (((\timer0|cnt_start_store [1] & !\timer0|always5~4_combout ))))

	.dataa(\timer0|cnt_start_store [0]),
	.datab(\timer0|Equal6~1_combout ),
	.datac(\timer0|cnt_start_store [1]),
	.datad(\timer0|always5~4_combout ),
	.cin(gnd),
	.combout(\timer0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|Selector0~0 .lut_mask = 16'h4878;
defparam \timer0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N19
dffeas \timer0|cnt_start_store[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|cnt_start_store [1]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|cnt_start_store[1] .is_wysiwyg = "true";
defparam \timer0|cnt_start_store[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneive_lcell_comb \timer0|start_store~0 (
// Equation(s):
// \timer0|start_store~0_combout  = (\timer0|start_store~q ) # ((!\timer0|cnt_start_store [1] & \timer0|cnt_start_store [0]))

	.dataa(gnd),
	.datab(\timer0|cnt_start_store [1]),
	.datac(\timer0|start_store~q ),
	.datad(\timer0|cnt_start_store [0]),
	.cin(gnd),
	.combout(\timer0|start_store~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|start_store~0 .lut_mask = 16'hF3F0;
defparam \timer0|start_store~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneive_lcell_comb \timer0|start_store~1 (
// Equation(s):
// \timer0|start_store~1_combout  = (\timer0|start_store~0_combout  & (((!\timer0|always5~4_combout ) # (!\timer0|cnt_store_4point [1])) # (!\timer0|cnt_store_4point [0])))

	.dataa(\timer0|cnt_store_4point [0]),
	.datab(\timer0|start_store~0_combout ),
	.datac(\timer0|cnt_store_4point [1]),
	.datad(\timer0|always5~4_combout ),
	.cin(gnd),
	.combout(\timer0|start_store~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|start_store~1 .lut_mask = 16'h4CCC;
defparam \timer0|start_store~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N31
dffeas \timer0|start_store (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|start_store~1_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|start_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|start_store .is_wysiwyg = "true";
defparam \timer0|start_store .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N29
dffeas \timer0|start_store0 (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\timer0|start_store~q ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|start_store0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|start_store0 .is_wysiwyg = "true";
defparam \timer0|start_store0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cycloneive_lcell_comb \timer0|start_store1~feeder (
// Equation(s):
// \timer0|start_store1~feeder_combout  = \timer0|start_store0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\timer0|start_store0~q ),
	.cin(gnd),
	.combout(\timer0|start_store1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|start_store1~feeder .lut_mask = 16'hFF00;
defparam \timer0|start_store1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N3
dffeas \timer0|start_store1 (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|start_store1~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|start_store1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|start_store1 .is_wysiwyg = "true";
defparam \timer0|start_store1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneive_lcell_comb \timer0|start_store_nege (
// Equation(s):
// \timer0|start_store_nege~combout  = (!\timer0|start_store0~q  & \timer0|start_store1~q )

	.dataa(gnd),
	.datab(\timer0|start_store0~q ),
	.datac(gnd),
	.datad(\timer0|start_store1~q ),
	.cin(gnd),
	.combout(\timer0|start_store_nege~combout ),
	.cout());
// synopsys translate_off
defparam \timer0|start_store_nege .lut_mask = 16'h3300;
defparam \timer0|start_store_nege .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N25
dffeas \timer0|start_send (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|start_store_nege~combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|start_send~q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|start_send .is_wysiwyg = "true";
defparam \timer0|start_send .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N31
dffeas \spi_master0|start_send_0 (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\timer0|start_send~q ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|start_send_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|start_send_0 .is_wysiwyg = "true";
defparam \spi_master0|start_send_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N13
dffeas \spi_master0|start_send_1 (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_master0|start_send_0~q ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|start_send_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|start_send_1 .is_wysiwyg = "true";
defparam \spi_master0|start_send_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \spi_master0|start_send_pose~0 (
// Equation(s):
// \spi_master0|start_send_pose~0_combout  = (\spi_master0|start_send_0~q  & !\spi_master0|start_send_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\spi_master0|start_send_0~q ),
	.datad(\spi_master0|start_send_1~q ),
	.cin(gnd),
	.combout(\spi_master0|start_send_pose~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|start_send_pose~0 .lut_mask = 16'h00F0;
defparam \spi_master0|start_send_pose~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneive_lcell_comb \spi_master0|cnt_send_words[0]~12 (
// Equation(s):
// \spi_master0|cnt_send_words[0]~12_combout  = !\spi_master0|cnt_send_words [0]
// \spi_master0|cnt_send_words[0]~13  = CARRY(!\spi_master0|cnt_send_words [0])

	.dataa(gnd),
	.datab(\spi_master0|cnt_send_words [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi_master0|cnt_send_words[0]~12_combout ),
	.cout(\spi_master0|cnt_send_words[0]~13 ));
// synopsys translate_off
defparam \spi_master0|cnt_send_words[0]~12 .lut_mask = 16'h3333;
defparam \spi_master0|cnt_send_words[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneive_lcell_comb \spi_master0|cnt_send_words[1]~16 (
// Equation(s):
// \spi_master0|cnt_send_words[1]~16_combout  = (\spi_master0|cnt_send_words [1] & ((GND) # (!\spi_master0|cnt_send_words[0]~13 ))) # (!\spi_master0|cnt_send_words [1] & (\spi_master0|cnt_send_words[0]~13  $ (GND)))
// \spi_master0|cnt_send_words[1]~17  = CARRY((\spi_master0|cnt_send_words [1]) # (!\spi_master0|cnt_send_words[0]~13 ))

	.dataa(gnd),
	.datab(\spi_master0|cnt_send_words [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_send_words[0]~13 ),
	.combout(\spi_master0|cnt_send_words[1]~16_combout ),
	.cout(\spi_master0|cnt_send_words[1]~17 ));
// synopsys translate_off
defparam \spi_master0|cnt_send_words[1]~16 .lut_mask = 16'h3CCF;
defparam \spi_master0|cnt_send_words[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \spi_master0|cnt_send_bit[0]~5 (
// Equation(s):
// \spi_master0|cnt_send_bit[0]~5_combout  = \spi_master0|cnt_send_bit [0] $ (VCC)
// \spi_master0|cnt_send_bit[0]~6  = CARRY(\spi_master0|cnt_send_bit [0])

	.dataa(\spi_master0|cnt_send_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\spi_master0|cnt_send_bit[0]~5_combout ),
	.cout(\spi_master0|cnt_send_bit[0]~6 ));
// synopsys translate_off
defparam \spi_master0|cnt_send_bit[0]~5 .lut_mask = 16'h55AA;
defparam \spi_master0|cnt_send_bit[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \spi_master0|cnt_send_bit[2]~10 (
// Equation(s):
// \spi_master0|cnt_send_bit[2]~10_combout  = (\spi_master0|cnt_send_bit [2] & (\spi_master0|cnt_send_bit[1]~8  $ (GND))) # (!\spi_master0|cnt_send_bit [2] & (!\spi_master0|cnt_send_bit[1]~8  & VCC))
// \spi_master0|cnt_send_bit[2]~11  = CARRY((\spi_master0|cnt_send_bit [2] & !\spi_master0|cnt_send_bit[1]~8 ))

	.dataa(\spi_master0|cnt_send_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_send_bit[1]~8 ),
	.combout(\spi_master0|cnt_send_bit[2]~10_combout ),
	.cout(\spi_master0|cnt_send_bit[2]~11 ));
// synopsys translate_off
defparam \spi_master0|cnt_send_bit[2]~10 .lut_mask = 16'hA50A;
defparam \spi_master0|cnt_send_bit[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \spi_master0|cnt_send_bit[3]~12 (
// Equation(s):
// \spi_master0|cnt_send_bit[3]~12_combout  = (\spi_master0|cnt_send_bit [3] & (!\spi_master0|cnt_send_bit[2]~11 )) # (!\spi_master0|cnt_send_bit [3] & ((\spi_master0|cnt_send_bit[2]~11 ) # (GND)))
// \spi_master0|cnt_send_bit[3]~13  = CARRY((!\spi_master0|cnt_send_bit[2]~11 ) # (!\spi_master0|cnt_send_bit [3]))

	.dataa(gnd),
	.datab(\spi_master0|cnt_send_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_send_bit[2]~11 ),
	.combout(\spi_master0|cnt_send_bit[3]~12_combout ),
	.cout(\spi_master0|cnt_send_bit[3]~13 ));
// synopsys translate_off
defparam \spi_master0|cnt_send_bit[3]~12 .lut_mask = 16'h3C3F;
defparam \spi_master0|cnt_send_bit[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
cycloneive_lcell_comb \spi_master0|cnt_table_clk[0]~12 (
// Equation(s):
// \spi_master0|cnt_table_clk[0]~12_combout  = \spi_master0|cnt_table_clk [0] $ (VCC)
// \spi_master0|cnt_table_clk[0]~13  = CARRY(\spi_master0|cnt_table_clk [0])

	.dataa(gnd),
	.datab(\spi_master0|cnt_table_clk [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\spi_master0|cnt_table_clk[0]~12_combout ),
	.cout(\spi_master0|cnt_table_clk[0]~13 ));
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[0]~12 .lut_mask = 16'h33CC;
defparam \spi_master0|cnt_table_clk[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
cycloneive_lcell_comb \spi_master0|cnt_Cs_n_35us[0]~16 (
// Equation(s):
// \spi_master0|cnt_Cs_n_35us[0]~16_combout  = \spi_master0|cnt_Cs_n_35us [0] $ (VCC)
// \spi_master0|cnt_Cs_n_35us[0]~17  = CARRY(\spi_master0|cnt_Cs_n_35us [0])

	.dataa(gnd),
	.datab(\spi_master0|cnt_Cs_n_35us [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\spi_master0|cnt_Cs_n_35us[0]~16_combout ),
	.cout(\spi_master0|cnt_Cs_n_35us[0]~17 ));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[0]~16 .lut_mask = 16'h33CC;
defparam \spi_master0|cnt_Cs_n_35us[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N1
dffeas \spi_master0|cnt_Cs_n_35us[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_Cs_n_35us[0]~16_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|end_cnt_Cs_n_35us~combout ),
	.sload(gnd),
	.ena(\spi_master0|Cs_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_Cs_n_35us [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[0] .is_wysiwyg = "true";
defparam \spi_master0|cnt_Cs_n_35us[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N2
cycloneive_lcell_comb \spi_master0|cnt_Cs_n_35us[1]~18 (
// Equation(s):
// \spi_master0|cnt_Cs_n_35us[1]~18_combout  = (\spi_master0|cnt_Cs_n_35us [1] & (!\spi_master0|cnt_Cs_n_35us[0]~17 )) # (!\spi_master0|cnt_Cs_n_35us [1] & ((\spi_master0|cnt_Cs_n_35us[0]~17 ) # (GND)))
// \spi_master0|cnt_Cs_n_35us[1]~19  = CARRY((!\spi_master0|cnt_Cs_n_35us[0]~17 ) # (!\spi_master0|cnt_Cs_n_35us [1]))

	.dataa(gnd),
	.datab(\spi_master0|cnt_Cs_n_35us [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_Cs_n_35us[0]~17 ),
	.combout(\spi_master0|cnt_Cs_n_35us[1]~18_combout ),
	.cout(\spi_master0|cnt_Cs_n_35us[1]~19 ));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[1]~18 .lut_mask = 16'h3C3F;
defparam \spi_master0|cnt_Cs_n_35us[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N3
dffeas \spi_master0|cnt_Cs_n_35us[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_Cs_n_35us[1]~18_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|end_cnt_Cs_n_35us~combout ),
	.sload(gnd),
	.ena(\spi_master0|Cs_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_Cs_n_35us [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[1] .is_wysiwyg = "true";
defparam \spi_master0|cnt_Cs_n_35us[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N4
cycloneive_lcell_comb \spi_master0|cnt_Cs_n_35us[2]~20 (
// Equation(s):
// \spi_master0|cnt_Cs_n_35us[2]~20_combout  = (\spi_master0|cnt_Cs_n_35us [2] & (\spi_master0|cnt_Cs_n_35us[1]~19  $ (GND))) # (!\spi_master0|cnt_Cs_n_35us [2] & (!\spi_master0|cnt_Cs_n_35us[1]~19  & VCC))
// \spi_master0|cnt_Cs_n_35us[2]~21  = CARRY((\spi_master0|cnt_Cs_n_35us [2] & !\spi_master0|cnt_Cs_n_35us[1]~19 ))

	.dataa(gnd),
	.datab(\spi_master0|cnt_Cs_n_35us [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_Cs_n_35us[1]~19 ),
	.combout(\spi_master0|cnt_Cs_n_35us[2]~20_combout ),
	.cout(\spi_master0|cnt_Cs_n_35us[2]~21 ));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[2]~20 .lut_mask = 16'hC30C;
defparam \spi_master0|cnt_Cs_n_35us[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N5
dffeas \spi_master0|cnt_Cs_n_35us[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_Cs_n_35us[2]~20_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|end_cnt_Cs_n_35us~combout ),
	.sload(gnd),
	.ena(\spi_master0|Cs_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_Cs_n_35us [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[2] .is_wysiwyg = "true";
defparam \spi_master0|cnt_Cs_n_35us[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N6
cycloneive_lcell_comb \spi_master0|cnt_Cs_n_35us[3]~22 (
// Equation(s):
// \spi_master0|cnt_Cs_n_35us[3]~22_combout  = (\spi_master0|cnt_Cs_n_35us [3] & (!\spi_master0|cnt_Cs_n_35us[2]~21 )) # (!\spi_master0|cnt_Cs_n_35us [3] & ((\spi_master0|cnt_Cs_n_35us[2]~21 ) # (GND)))
// \spi_master0|cnt_Cs_n_35us[3]~23  = CARRY((!\spi_master0|cnt_Cs_n_35us[2]~21 ) # (!\spi_master0|cnt_Cs_n_35us [3]))

	.dataa(\spi_master0|cnt_Cs_n_35us [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_Cs_n_35us[2]~21 ),
	.combout(\spi_master0|cnt_Cs_n_35us[3]~22_combout ),
	.cout(\spi_master0|cnt_Cs_n_35us[3]~23 ));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[3]~22 .lut_mask = 16'h5A5F;
defparam \spi_master0|cnt_Cs_n_35us[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N7
dffeas \spi_master0|cnt_Cs_n_35us[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_Cs_n_35us[3]~22_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|end_cnt_Cs_n_35us~combout ),
	.sload(gnd),
	.ena(\spi_master0|Cs_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_Cs_n_35us [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[3] .is_wysiwyg = "true";
defparam \spi_master0|cnt_Cs_n_35us[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N8
cycloneive_lcell_comb \spi_master0|cnt_Cs_n_35us[4]~24 (
// Equation(s):
// \spi_master0|cnt_Cs_n_35us[4]~24_combout  = (\spi_master0|cnt_Cs_n_35us [4] & (\spi_master0|cnt_Cs_n_35us[3]~23  $ (GND))) # (!\spi_master0|cnt_Cs_n_35us [4] & (!\spi_master0|cnt_Cs_n_35us[3]~23  & VCC))
// \spi_master0|cnt_Cs_n_35us[4]~25  = CARRY((\spi_master0|cnt_Cs_n_35us [4] & !\spi_master0|cnt_Cs_n_35us[3]~23 ))

	.dataa(gnd),
	.datab(\spi_master0|cnt_Cs_n_35us [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_Cs_n_35us[3]~23 ),
	.combout(\spi_master0|cnt_Cs_n_35us[4]~24_combout ),
	.cout(\spi_master0|cnt_Cs_n_35us[4]~25 ));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[4]~24 .lut_mask = 16'hC30C;
defparam \spi_master0|cnt_Cs_n_35us[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N9
dffeas \spi_master0|cnt_Cs_n_35us[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_Cs_n_35us[4]~24_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|end_cnt_Cs_n_35us~combout ),
	.sload(gnd),
	.ena(\spi_master0|Cs_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_Cs_n_35us [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[4] .is_wysiwyg = "true";
defparam \spi_master0|cnt_Cs_n_35us[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N10
cycloneive_lcell_comb \spi_master0|cnt_Cs_n_35us[5]~26 (
// Equation(s):
// \spi_master0|cnt_Cs_n_35us[5]~26_combout  = (\spi_master0|cnt_Cs_n_35us [5] & (!\spi_master0|cnt_Cs_n_35us[4]~25 )) # (!\spi_master0|cnt_Cs_n_35us [5] & ((\spi_master0|cnt_Cs_n_35us[4]~25 ) # (GND)))
// \spi_master0|cnt_Cs_n_35us[5]~27  = CARRY((!\spi_master0|cnt_Cs_n_35us[4]~25 ) # (!\spi_master0|cnt_Cs_n_35us [5]))

	.dataa(\spi_master0|cnt_Cs_n_35us [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_Cs_n_35us[4]~25 ),
	.combout(\spi_master0|cnt_Cs_n_35us[5]~26_combout ),
	.cout(\spi_master0|cnt_Cs_n_35us[5]~27 ));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[5]~26 .lut_mask = 16'h5A5F;
defparam \spi_master0|cnt_Cs_n_35us[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N11
dffeas \spi_master0|cnt_Cs_n_35us[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_Cs_n_35us[5]~26_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|end_cnt_Cs_n_35us~combout ),
	.sload(gnd),
	.ena(\spi_master0|Cs_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_Cs_n_35us [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[5] .is_wysiwyg = "true";
defparam \spi_master0|cnt_Cs_n_35us[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N12
cycloneive_lcell_comb \spi_master0|cnt_Cs_n_35us[6]~28 (
// Equation(s):
// \spi_master0|cnt_Cs_n_35us[6]~28_combout  = (\spi_master0|cnt_Cs_n_35us [6] & (\spi_master0|cnt_Cs_n_35us[5]~27  $ (GND))) # (!\spi_master0|cnt_Cs_n_35us [6] & (!\spi_master0|cnt_Cs_n_35us[5]~27  & VCC))
// \spi_master0|cnt_Cs_n_35us[6]~29  = CARRY((\spi_master0|cnt_Cs_n_35us [6] & !\spi_master0|cnt_Cs_n_35us[5]~27 ))

	.dataa(\spi_master0|cnt_Cs_n_35us [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_Cs_n_35us[5]~27 ),
	.combout(\spi_master0|cnt_Cs_n_35us[6]~28_combout ),
	.cout(\spi_master0|cnt_Cs_n_35us[6]~29 ));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[6]~28 .lut_mask = 16'hA50A;
defparam \spi_master0|cnt_Cs_n_35us[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N13
dffeas \spi_master0|cnt_Cs_n_35us[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_Cs_n_35us[6]~28_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|end_cnt_Cs_n_35us~combout ),
	.sload(gnd),
	.ena(\spi_master0|Cs_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_Cs_n_35us [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[6] .is_wysiwyg = "true";
defparam \spi_master0|cnt_Cs_n_35us[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N14
cycloneive_lcell_comb \spi_master0|cnt_Cs_n_35us[7]~30 (
// Equation(s):
// \spi_master0|cnt_Cs_n_35us[7]~30_combout  = (\spi_master0|cnt_Cs_n_35us [7] & (!\spi_master0|cnt_Cs_n_35us[6]~29 )) # (!\spi_master0|cnt_Cs_n_35us [7] & ((\spi_master0|cnt_Cs_n_35us[6]~29 ) # (GND)))
// \spi_master0|cnt_Cs_n_35us[7]~31  = CARRY((!\spi_master0|cnt_Cs_n_35us[6]~29 ) # (!\spi_master0|cnt_Cs_n_35us [7]))

	.dataa(gnd),
	.datab(\spi_master0|cnt_Cs_n_35us [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_Cs_n_35us[6]~29 ),
	.combout(\spi_master0|cnt_Cs_n_35us[7]~30_combout ),
	.cout(\spi_master0|cnt_Cs_n_35us[7]~31 ));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[7]~30 .lut_mask = 16'h3C3F;
defparam \spi_master0|cnt_Cs_n_35us[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N15
dffeas \spi_master0|cnt_Cs_n_35us[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_Cs_n_35us[7]~30_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|end_cnt_Cs_n_35us~combout ),
	.sload(gnd),
	.ena(\spi_master0|Cs_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_Cs_n_35us [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[7] .is_wysiwyg = "true";
defparam \spi_master0|cnt_Cs_n_35us[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N16
cycloneive_lcell_comb \spi_master0|cnt_Cs_n_35us[8]~32 (
// Equation(s):
// \spi_master0|cnt_Cs_n_35us[8]~32_combout  = (\spi_master0|cnt_Cs_n_35us [8] & (\spi_master0|cnt_Cs_n_35us[7]~31  $ (GND))) # (!\spi_master0|cnt_Cs_n_35us [8] & (!\spi_master0|cnt_Cs_n_35us[7]~31  & VCC))
// \spi_master0|cnt_Cs_n_35us[8]~33  = CARRY((\spi_master0|cnt_Cs_n_35us [8] & !\spi_master0|cnt_Cs_n_35us[7]~31 ))

	.dataa(gnd),
	.datab(\spi_master0|cnt_Cs_n_35us [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_Cs_n_35us[7]~31 ),
	.combout(\spi_master0|cnt_Cs_n_35us[8]~32_combout ),
	.cout(\spi_master0|cnt_Cs_n_35us[8]~33 ));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[8]~32 .lut_mask = 16'hC30C;
defparam \spi_master0|cnt_Cs_n_35us[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N17
dffeas \spi_master0|cnt_Cs_n_35us[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_Cs_n_35us[8]~32_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|end_cnt_Cs_n_35us~combout ),
	.sload(gnd),
	.ena(\spi_master0|Cs_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_Cs_n_35us [8]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[8] .is_wysiwyg = "true";
defparam \spi_master0|cnt_Cs_n_35us[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N18
cycloneive_lcell_comb \spi_master0|cnt_Cs_n_35us[9]~34 (
// Equation(s):
// \spi_master0|cnt_Cs_n_35us[9]~34_combout  = (\spi_master0|cnt_Cs_n_35us [9] & (!\spi_master0|cnt_Cs_n_35us[8]~33 )) # (!\spi_master0|cnt_Cs_n_35us [9] & ((\spi_master0|cnt_Cs_n_35us[8]~33 ) # (GND)))
// \spi_master0|cnt_Cs_n_35us[9]~35  = CARRY((!\spi_master0|cnt_Cs_n_35us[8]~33 ) # (!\spi_master0|cnt_Cs_n_35us [9]))

	.dataa(gnd),
	.datab(\spi_master0|cnt_Cs_n_35us [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_Cs_n_35us[8]~33 ),
	.combout(\spi_master0|cnt_Cs_n_35us[9]~34_combout ),
	.cout(\spi_master0|cnt_Cs_n_35us[9]~35 ));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[9]~34 .lut_mask = 16'h3C3F;
defparam \spi_master0|cnt_Cs_n_35us[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N19
dffeas \spi_master0|cnt_Cs_n_35us[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_Cs_n_35us[9]~34_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|end_cnt_Cs_n_35us~combout ),
	.sload(gnd),
	.ena(\spi_master0|Cs_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_Cs_n_35us [9]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[9] .is_wysiwyg = "true";
defparam \spi_master0|cnt_Cs_n_35us[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N20
cycloneive_lcell_comb \spi_master0|cnt_Cs_n_35us[10]~36 (
// Equation(s):
// \spi_master0|cnt_Cs_n_35us[10]~36_combout  = (\spi_master0|cnt_Cs_n_35us [10] & (\spi_master0|cnt_Cs_n_35us[9]~35  $ (GND))) # (!\spi_master0|cnt_Cs_n_35us [10] & (!\spi_master0|cnt_Cs_n_35us[9]~35  & VCC))
// \spi_master0|cnt_Cs_n_35us[10]~37  = CARRY((\spi_master0|cnt_Cs_n_35us [10] & !\spi_master0|cnt_Cs_n_35us[9]~35 ))

	.dataa(gnd),
	.datab(\spi_master0|cnt_Cs_n_35us [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_Cs_n_35us[9]~35 ),
	.combout(\spi_master0|cnt_Cs_n_35us[10]~36_combout ),
	.cout(\spi_master0|cnt_Cs_n_35us[10]~37 ));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[10]~36 .lut_mask = 16'hC30C;
defparam \spi_master0|cnt_Cs_n_35us[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N21
dffeas \spi_master0|cnt_Cs_n_35us[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_Cs_n_35us[10]~36_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|end_cnt_Cs_n_35us~combout ),
	.sload(gnd),
	.ena(\spi_master0|Cs_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_Cs_n_35us [10]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[10] .is_wysiwyg = "true";
defparam \spi_master0|cnt_Cs_n_35us[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
cycloneive_lcell_comb \spi_master0|end_cnt_Cs_n_35us~2 (
// Equation(s):
// \spi_master0|end_cnt_Cs_n_35us~2_combout  = (!\spi_master0|cnt_Cs_n_35us [7] & (\spi_master0|cnt_Cs_n_35us [9] & (!\spi_master0|cnt_Cs_n_35us [10] & \spi_master0|cnt_Cs_n_35us [8])))

	.dataa(\spi_master0|cnt_Cs_n_35us [7]),
	.datab(\spi_master0|cnt_Cs_n_35us [9]),
	.datac(\spi_master0|cnt_Cs_n_35us [10]),
	.datad(\spi_master0|cnt_Cs_n_35us [8]),
	.cin(gnd),
	.combout(\spi_master0|end_cnt_Cs_n_35us~2_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|end_cnt_Cs_n_35us~2 .lut_mask = 16'h0400;
defparam \spi_master0|end_cnt_Cs_n_35us~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
cycloneive_lcell_comb \spi_master0|end_cnt_Cs_n_35us~1 (
// Equation(s):
// \spi_master0|end_cnt_Cs_n_35us~1_combout  = (!\spi_master0|cnt_Cs_n_35us [3] & (!\spi_master0|cnt_Cs_n_35us [5] & (\spi_master0|cnt_Cs_n_35us [4] & \spi_master0|cnt_Cs_n_35us [6])))

	.dataa(\spi_master0|cnt_Cs_n_35us [3]),
	.datab(\spi_master0|cnt_Cs_n_35us [5]),
	.datac(\spi_master0|cnt_Cs_n_35us [4]),
	.datad(\spi_master0|cnt_Cs_n_35us [6]),
	.cin(gnd),
	.combout(\spi_master0|end_cnt_Cs_n_35us~1_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|end_cnt_Cs_n_35us~1 .lut_mask = 16'h1000;
defparam \spi_master0|end_cnt_Cs_n_35us~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N14
cycloneive_lcell_comb \spi_master0|end_cnt_Cs_n_35us~0 (
// Equation(s):
// \spi_master0|end_cnt_Cs_n_35us~0_combout  = (\spi_master0|cnt_Cs_n_35us [0] & (\spi_master0|cnt_Cs_n_35us [1] & (\spi_master0|Cs_n~q  & \spi_master0|cnt_Cs_n_35us [2])))

	.dataa(\spi_master0|cnt_Cs_n_35us [0]),
	.datab(\spi_master0|cnt_Cs_n_35us [1]),
	.datac(\spi_master0|Cs_n~q ),
	.datad(\spi_master0|cnt_Cs_n_35us [2]),
	.cin(gnd),
	.combout(\spi_master0|end_cnt_Cs_n_35us~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|end_cnt_Cs_n_35us~0 .lut_mask = 16'h8000;
defparam \spi_master0|end_cnt_Cs_n_35us~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N22
cycloneive_lcell_comb \spi_master0|cnt_Cs_n_35us[11]~38 (
// Equation(s):
// \spi_master0|cnt_Cs_n_35us[11]~38_combout  = (\spi_master0|cnt_Cs_n_35us [11] & (!\spi_master0|cnt_Cs_n_35us[10]~37 )) # (!\spi_master0|cnt_Cs_n_35us [11] & ((\spi_master0|cnt_Cs_n_35us[10]~37 ) # (GND)))
// \spi_master0|cnt_Cs_n_35us[11]~39  = CARRY((!\spi_master0|cnt_Cs_n_35us[10]~37 ) # (!\spi_master0|cnt_Cs_n_35us [11]))

	.dataa(\spi_master0|cnt_Cs_n_35us [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_Cs_n_35us[10]~37 ),
	.combout(\spi_master0|cnt_Cs_n_35us[11]~38_combout ),
	.cout(\spi_master0|cnt_Cs_n_35us[11]~39 ));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[11]~38 .lut_mask = 16'h5A5F;
defparam \spi_master0|cnt_Cs_n_35us[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N23
dffeas \spi_master0|cnt_Cs_n_35us[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_Cs_n_35us[11]~38_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|end_cnt_Cs_n_35us~combout ),
	.sload(gnd),
	.ena(\spi_master0|Cs_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_Cs_n_35us [11]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[11] .is_wysiwyg = "true";
defparam \spi_master0|cnt_Cs_n_35us[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N24
cycloneive_lcell_comb \spi_master0|cnt_Cs_n_35us[12]~40 (
// Equation(s):
// \spi_master0|cnt_Cs_n_35us[12]~40_combout  = (\spi_master0|cnt_Cs_n_35us [12] & (\spi_master0|cnt_Cs_n_35us[11]~39  $ (GND))) # (!\spi_master0|cnt_Cs_n_35us [12] & (!\spi_master0|cnt_Cs_n_35us[11]~39  & VCC))
// \spi_master0|cnt_Cs_n_35us[12]~41  = CARRY((\spi_master0|cnt_Cs_n_35us [12] & !\spi_master0|cnt_Cs_n_35us[11]~39 ))

	.dataa(gnd),
	.datab(\spi_master0|cnt_Cs_n_35us [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_Cs_n_35us[11]~39 ),
	.combout(\spi_master0|cnt_Cs_n_35us[12]~40_combout ),
	.cout(\spi_master0|cnt_Cs_n_35us[12]~41 ));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[12]~40 .lut_mask = 16'hC30C;
defparam \spi_master0|cnt_Cs_n_35us[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N25
dffeas \spi_master0|cnt_Cs_n_35us[12] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_Cs_n_35us[12]~40_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|end_cnt_Cs_n_35us~combout ),
	.sload(gnd),
	.ena(\spi_master0|Cs_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_Cs_n_35us [12]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[12] .is_wysiwyg = "true";
defparam \spi_master0|cnt_Cs_n_35us[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N26
cycloneive_lcell_comb \spi_master0|cnt_Cs_n_35us[13]~42 (
// Equation(s):
// \spi_master0|cnt_Cs_n_35us[13]~42_combout  = (\spi_master0|cnt_Cs_n_35us [13] & (!\spi_master0|cnt_Cs_n_35us[12]~41 )) # (!\spi_master0|cnt_Cs_n_35us [13] & ((\spi_master0|cnt_Cs_n_35us[12]~41 ) # (GND)))
// \spi_master0|cnt_Cs_n_35us[13]~43  = CARRY((!\spi_master0|cnt_Cs_n_35us[12]~41 ) # (!\spi_master0|cnt_Cs_n_35us [13]))

	.dataa(\spi_master0|cnt_Cs_n_35us [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_Cs_n_35us[12]~41 ),
	.combout(\spi_master0|cnt_Cs_n_35us[13]~42_combout ),
	.cout(\spi_master0|cnt_Cs_n_35us[13]~43 ));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[13]~42 .lut_mask = 16'h5A5F;
defparam \spi_master0|cnt_Cs_n_35us[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N27
dffeas \spi_master0|cnt_Cs_n_35us[13] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_Cs_n_35us[13]~42_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|end_cnt_Cs_n_35us~combout ),
	.sload(gnd),
	.ena(\spi_master0|Cs_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_Cs_n_35us [13]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[13] .is_wysiwyg = "true";
defparam \spi_master0|cnt_Cs_n_35us[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N28
cycloneive_lcell_comb \spi_master0|cnt_Cs_n_35us[14]~44 (
// Equation(s):
// \spi_master0|cnt_Cs_n_35us[14]~44_combout  = (\spi_master0|cnt_Cs_n_35us [14] & (\spi_master0|cnt_Cs_n_35us[13]~43  $ (GND))) # (!\spi_master0|cnt_Cs_n_35us [14] & (!\spi_master0|cnt_Cs_n_35us[13]~43  & VCC))
// \spi_master0|cnt_Cs_n_35us[14]~45  = CARRY((\spi_master0|cnt_Cs_n_35us [14] & !\spi_master0|cnt_Cs_n_35us[13]~43 ))

	.dataa(gnd),
	.datab(\spi_master0|cnt_Cs_n_35us [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_Cs_n_35us[13]~43 ),
	.combout(\spi_master0|cnt_Cs_n_35us[14]~44_combout ),
	.cout(\spi_master0|cnt_Cs_n_35us[14]~45 ));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[14]~44 .lut_mask = 16'hC30C;
defparam \spi_master0|cnt_Cs_n_35us[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N29
dffeas \spi_master0|cnt_Cs_n_35us[14] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_Cs_n_35us[14]~44_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|end_cnt_Cs_n_35us~combout ),
	.sload(gnd),
	.ena(\spi_master0|Cs_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_Cs_n_35us [14]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[14] .is_wysiwyg = "true";
defparam \spi_master0|cnt_Cs_n_35us[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N28
cycloneive_lcell_comb \spi_master0|end_cnt_Cs_n_35us~3 (
// Equation(s):
// \spi_master0|end_cnt_Cs_n_35us~3_combout  = (\spi_master0|cnt_Cs_n_35us [12] & (!\spi_master0|cnt_Cs_n_35us [14] & (\spi_master0|cnt_Cs_n_35us [11] & !\spi_master0|cnt_Cs_n_35us [13])))

	.dataa(\spi_master0|cnt_Cs_n_35us [12]),
	.datab(\spi_master0|cnt_Cs_n_35us [14]),
	.datac(\spi_master0|cnt_Cs_n_35us [11]),
	.datad(\spi_master0|cnt_Cs_n_35us [13]),
	.cin(gnd),
	.combout(\spi_master0|end_cnt_Cs_n_35us~3_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|end_cnt_Cs_n_35us~3 .lut_mask = 16'h0020;
defparam \spi_master0|end_cnt_Cs_n_35us~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N22
cycloneive_lcell_comb \spi_master0|end_cnt_Cs_n_35us~4 (
// Equation(s):
// \spi_master0|end_cnt_Cs_n_35us~4_combout  = (\spi_master0|end_cnt_Cs_n_35us~2_combout  & (\spi_master0|end_cnt_Cs_n_35us~1_combout  & (\spi_master0|end_cnt_Cs_n_35us~0_combout  & \spi_master0|end_cnt_Cs_n_35us~3_combout )))

	.dataa(\spi_master0|end_cnt_Cs_n_35us~2_combout ),
	.datab(\spi_master0|end_cnt_Cs_n_35us~1_combout ),
	.datac(\spi_master0|end_cnt_Cs_n_35us~0_combout ),
	.datad(\spi_master0|end_cnt_Cs_n_35us~3_combout ),
	.cin(gnd),
	.combout(\spi_master0|end_cnt_Cs_n_35us~4_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|end_cnt_Cs_n_35us~4 .lut_mask = 16'h8000;
defparam \spi_master0|end_cnt_Cs_n_35us~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N30
cycloneive_lcell_comb \spi_master0|cnt_Cs_n_35us[15]~46 (
// Equation(s):
// \spi_master0|cnt_Cs_n_35us[15]~46_combout  = \spi_master0|cnt_Cs_n_35us [15] $ (\spi_master0|cnt_Cs_n_35us[14]~45 )

	.dataa(\spi_master0|cnt_Cs_n_35us [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\spi_master0|cnt_Cs_n_35us[14]~45 ),
	.combout(\spi_master0|cnt_Cs_n_35us[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[15]~46 .lut_mask = 16'h5A5A;
defparam \spi_master0|cnt_Cs_n_35us[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N31
dffeas \spi_master0|cnt_Cs_n_35us[15] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_Cs_n_35us[15]~46_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|end_cnt_Cs_n_35us~combout ),
	.sload(gnd),
	.ena(\spi_master0|Cs_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_Cs_n_35us [15]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_Cs_n_35us[15] .is_wysiwyg = "true";
defparam \spi_master0|cnt_Cs_n_35us[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
cycloneive_lcell_comb \spi_master0|end_cnt_Cs_n_35us (
// Equation(s):
// \spi_master0|end_cnt_Cs_n_35us~combout  = (\spi_master0|flag_Clk_out~q ) # ((\spi_master0|end_cnt_Cs_n_35us~4_combout  & !\spi_master0|cnt_Cs_n_35us [15]))

	.dataa(\spi_master0|end_cnt_Cs_n_35us~4_combout ),
	.datab(gnd),
	.datac(\spi_master0|flag_Clk_out~q ),
	.datad(\spi_master0|cnt_Cs_n_35us [15]),
	.cin(gnd),
	.combout(\spi_master0|end_cnt_Cs_n_35us~combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|end_cnt_Cs_n_35us .lut_mask = 16'hF0FA;
defparam \spi_master0|end_cnt_Cs_n_35us .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N1
dffeas \spi_master0|flag_Clk_out (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|end_cnt_Cs_n_35us~combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\spi_master0|Cs_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|flag_Clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|flag_Clk_out .is_wysiwyg = "true";
defparam \spi_master0|flag_Clk_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N4
cycloneive_lcell_comb \spi_master0|cnt_table_clk[11]~17 (
// Equation(s):
// \spi_master0|cnt_table_clk[11]~17_combout  = (\spi_master0|flag_Clk_out~q ) # (!\spi_master0|Cs_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\spi_master0|Cs_n~q ),
	.datad(\spi_master0|flag_Clk_out~q ),
	.cin(gnd),
	.combout(\spi_master0|cnt_table_clk[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[11]~17 .lut_mask = 16'hFF0F;
defparam \spi_master0|cnt_table_clk[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N1
dffeas \spi_master0|cnt_table_clk[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_table_clk[0]~12_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|cnt_table_clk[11]~16_combout ),
	.sload(gnd),
	.ena(\spi_master0|cnt_table_clk[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_table_clk [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[0] .is_wysiwyg = "true";
defparam \spi_master0|cnt_table_clk[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N2
cycloneive_lcell_comb \spi_master0|cnt_table_clk[1]~14 (
// Equation(s):
// \spi_master0|cnt_table_clk[1]~14_combout  = (\spi_master0|cnt_table_clk [1] & (!\spi_master0|cnt_table_clk[0]~13 )) # (!\spi_master0|cnt_table_clk [1] & ((\spi_master0|cnt_table_clk[0]~13 ) # (GND)))
// \spi_master0|cnt_table_clk[1]~15  = CARRY((!\spi_master0|cnt_table_clk[0]~13 ) # (!\spi_master0|cnt_table_clk [1]))

	.dataa(gnd),
	.datab(\spi_master0|cnt_table_clk [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_table_clk[0]~13 ),
	.combout(\spi_master0|cnt_table_clk[1]~14_combout ),
	.cout(\spi_master0|cnt_table_clk[1]~15 ));
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[1]~14 .lut_mask = 16'h3C3F;
defparam \spi_master0|cnt_table_clk[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N3
dffeas \spi_master0|cnt_table_clk[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_table_clk[1]~14_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|cnt_table_clk[11]~16_combout ),
	.sload(gnd),
	.ena(\spi_master0|cnt_table_clk[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_table_clk [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[1] .is_wysiwyg = "true";
defparam \spi_master0|cnt_table_clk[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N4
cycloneive_lcell_comb \spi_master0|cnt_table_clk[2]~18 (
// Equation(s):
// \spi_master0|cnt_table_clk[2]~18_combout  = (\spi_master0|cnt_table_clk [2] & (\spi_master0|cnt_table_clk[1]~15  $ (GND))) # (!\spi_master0|cnt_table_clk [2] & (!\spi_master0|cnt_table_clk[1]~15  & VCC))
// \spi_master0|cnt_table_clk[2]~19  = CARRY((\spi_master0|cnt_table_clk [2] & !\spi_master0|cnt_table_clk[1]~15 ))

	.dataa(gnd),
	.datab(\spi_master0|cnt_table_clk [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_table_clk[1]~15 ),
	.combout(\spi_master0|cnt_table_clk[2]~18_combout ),
	.cout(\spi_master0|cnt_table_clk[2]~19 ));
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[2]~18 .lut_mask = 16'hC30C;
defparam \spi_master0|cnt_table_clk[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N5
dffeas \spi_master0|cnt_table_clk[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_table_clk[2]~18_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|cnt_table_clk[11]~16_combout ),
	.sload(gnd),
	.ena(\spi_master0|cnt_table_clk[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_table_clk [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[2] .is_wysiwyg = "true";
defparam \spi_master0|cnt_table_clk[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N6
cycloneive_lcell_comb \spi_master0|cnt_table_clk[3]~20 (
// Equation(s):
// \spi_master0|cnt_table_clk[3]~20_combout  = (\spi_master0|cnt_table_clk [3] & (!\spi_master0|cnt_table_clk[2]~19 )) # (!\spi_master0|cnt_table_clk [3] & ((\spi_master0|cnt_table_clk[2]~19 ) # (GND)))
// \spi_master0|cnt_table_clk[3]~21  = CARRY((!\spi_master0|cnt_table_clk[2]~19 ) # (!\spi_master0|cnt_table_clk [3]))

	.dataa(\spi_master0|cnt_table_clk [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_table_clk[2]~19 ),
	.combout(\spi_master0|cnt_table_clk[3]~20_combout ),
	.cout(\spi_master0|cnt_table_clk[3]~21 ));
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[3]~20 .lut_mask = 16'h5A5F;
defparam \spi_master0|cnt_table_clk[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N7
dffeas \spi_master0|cnt_table_clk[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_table_clk[3]~20_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|cnt_table_clk[11]~16_combout ),
	.sload(gnd),
	.ena(\spi_master0|cnt_table_clk[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_table_clk [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[3] .is_wysiwyg = "true";
defparam \spi_master0|cnt_table_clk[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N12
cycloneive_lcell_comb \spi_master0|Equal3~3 (
// Equation(s):
// \spi_master0|Equal3~3_combout  = (!\spi_master0|cnt_table_clk [2] & (\spi_master0|cnt_table_clk [0] & \spi_master0|cnt_table_clk [3]))

	.dataa(gnd),
	.datab(\spi_master0|cnt_table_clk [2]),
	.datac(\spi_master0|cnt_table_clk [0]),
	.datad(\spi_master0|cnt_table_clk [3]),
	.cin(gnd),
	.combout(\spi_master0|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Equal3~3 .lut_mask = 16'h3000;
defparam \spi_master0|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
cycloneive_lcell_comb \spi_master0|cnt_table_clk[4]~22 (
// Equation(s):
// \spi_master0|cnt_table_clk[4]~22_combout  = (\spi_master0|cnt_table_clk [4] & (\spi_master0|cnt_table_clk[3]~21  $ (GND))) # (!\spi_master0|cnt_table_clk [4] & (!\spi_master0|cnt_table_clk[3]~21  & VCC))
// \spi_master0|cnt_table_clk[4]~23  = CARRY((\spi_master0|cnt_table_clk [4] & !\spi_master0|cnt_table_clk[3]~21 ))

	.dataa(gnd),
	.datab(\spi_master0|cnt_table_clk [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_table_clk[3]~21 ),
	.combout(\spi_master0|cnt_table_clk[4]~22_combout ),
	.cout(\spi_master0|cnt_table_clk[4]~23 ));
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[4]~22 .lut_mask = 16'hC30C;
defparam \spi_master0|cnt_table_clk[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N9
dffeas \spi_master0|cnt_table_clk[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_table_clk[4]~22_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|cnt_table_clk[11]~16_combout ),
	.sload(gnd),
	.ena(\spi_master0|cnt_table_clk[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_table_clk [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[4] .is_wysiwyg = "true";
defparam \spi_master0|cnt_table_clk[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cycloneive_lcell_comb \spi_master0|cnt_table_clk[5]~24 (
// Equation(s):
// \spi_master0|cnt_table_clk[5]~24_combout  = (\spi_master0|cnt_table_clk [5] & (!\spi_master0|cnt_table_clk[4]~23 )) # (!\spi_master0|cnt_table_clk [5] & ((\spi_master0|cnt_table_clk[4]~23 ) # (GND)))
// \spi_master0|cnt_table_clk[5]~25  = CARRY((!\spi_master0|cnt_table_clk[4]~23 ) # (!\spi_master0|cnt_table_clk [5]))

	.dataa(\spi_master0|cnt_table_clk [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_table_clk[4]~23 ),
	.combout(\spi_master0|cnt_table_clk[5]~24_combout ),
	.cout(\spi_master0|cnt_table_clk[5]~25 ));
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[5]~24 .lut_mask = 16'h5A5F;
defparam \spi_master0|cnt_table_clk[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N11
dffeas \spi_master0|cnt_table_clk[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_table_clk[5]~24_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|cnt_table_clk[11]~16_combout ),
	.sload(gnd),
	.ena(\spi_master0|cnt_table_clk[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_table_clk [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[5] .is_wysiwyg = "true";
defparam \spi_master0|cnt_table_clk[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cycloneive_lcell_comb \spi_master0|cnt_table_clk[6]~26 (
// Equation(s):
// \spi_master0|cnt_table_clk[6]~26_combout  = (\spi_master0|cnt_table_clk [6] & (\spi_master0|cnt_table_clk[5]~25  $ (GND))) # (!\spi_master0|cnt_table_clk [6] & (!\spi_master0|cnt_table_clk[5]~25  & VCC))
// \spi_master0|cnt_table_clk[6]~27  = CARRY((\spi_master0|cnt_table_clk [6] & !\spi_master0|cnt_table_clk[5]~25 ))

	.dataa(\spi_master0|cnt_table_clk [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_table_clk[5]~25 ),
	.combout(\spi_master0|cnt_table_clk[6]~26_combout ),
	.cout(\spi_master0|cnt_table_clk[6]~27 ));
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[6]~26 .lut_mask = 16'hA50A;
defparam \spi_master0|cnt_table_clk[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N13
dffeas \spi_master0|cnt_table_clk[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_table_clk[6]~26_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|cnt_table_clk[11]~16_combout ),
	.sload(gnd),
	.ena(\spi_master0|cnt_table_clk[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_table_clk [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[6] .is_wysiwyg = "true";
defparam \spi_master0|cnt_table_clk[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N14
cycloneive_lcell_comb \spi_master0|cnt_table_clk[7]~28 (
// Equation(s):
// \spi_master0|cnt_table_clk[7]~28_combout  = (\spi_master0|cnt_table_clk [7] & (!\spi_master0|cnt_table_clk[6]~27 )) # (!\spi_master0|cnt_table_clk [7] & ((\spi_master0|cnt_table_clk[6]~27 ) # (GND)))
// \spi_master0|cnt_table_clk[7]~29  = CARRY((!\spi_master0|cnt_table_clk[6]~27 ) # (!\spi_master0|cnt_table_clk [7]))

	.dataa(gnd),
	.datab(\spi_master0|cnt_table_clk [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_table_clk[6]~27 ),
	.combout(\spi_master0|cnt_table_clk[7]~28_combout ),
	.cout(\spi_master0|cnt_table_clk[7]~29 ));
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[7]~28 .lut_mask = 16'h3C3F;
defparam \spi_master0|cnt_table_clk[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N15
dffeas \spi_master0|cnt_table_clk[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_table_clk[7]~28_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|cnt_table_clk[11]~16_combout ),
	.sload(gnd),
	.ena(\spi_master0|cnt_table_clk[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_table_clk [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[7] .is_wysiwyg = "true";
defparam \spi_master0|cnt_table_clk[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N16
cycloneive_lcell_comb \spi_master0|cnt_table_clk[8]~30 (
// Equation(s):
// \spi_master0|cnt_table_clk[8]~30_combout  = (\spi_master0|cnt_table_clk [8] & (\spi_master0|cnt_table_clk[7]~29  $ (GND))) # (!\spi_master0|cnt_table_clk [8] & (!\spi_master0|cnt_table_clk[7]~29  & VCC))
// \spi_master0|cnt_table_clk[8]~31  = CARRY((\spi_master0|cnt_table_clk [8] & !\spi_master0|cnt_table_clk[7]~29 ))

	.dataa(gnd),
	.datab(\spi_master0|cnt_table_clk [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_table_clk[7]~29 ),
	.combout(\spi_master0|cnt_table_clk[8]~30_combout ),
	.cout(\spi_master0|cnt_table_clk[8]~31 ));
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[8]~30 .lut_mask = 16'hC30C;
defparam \spi_master0|cnt_table_clk[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N17
dffeas \spi_master0|cnt_table_clk[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_table_clk[8]~30_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|cnt_table_clk[11]~16_combout ),
	.sload(gnd),
	.ena(\spi_master0|cnt_table_clk[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_table_clk [8]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[8] .is_wysiwyg = "true";
defparam \spi_master0|cnt_table_clk[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N6
cycloneive_lcell_comb \spi_master0|cnt_table_clk_max[1]~feeder (
// Equation(s):
// \spi_master0|cnt_table_clk_max[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi_master0|cnt_table_clk_max[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|cnt_table_clk_max[1]~feeder .lut_mask = 16'hFFFF;
defparam \spi_master0|cnt_table_clk_max[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N7
dffeas \spi_master0|cnt_table_clk_max[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_table_clk_max[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_table_clk_max [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_table_clk_max[1] .is_wysiwyg = "true";
defparam \spi_master0|cnt_table_clk_max[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N24
cycloneive_lcell_comb \spi_master0|Equal3~1 (
// Equation(s):
// \spi_master0|Equal3~1_combout  = (\spi_master0|cnt_table_clk [6] & (\spi_master0|cnt_table_clk [8] & (\spi_master0|cnt_table_clk [7] & !\spi_master0|cnt_table_clk_max [1]))) # (!\spi_master0|cnt_table_clk [6] & (!\spi_master0|cnt_table_clk [8] & 
// (!\spi_master0|cnt_table_clk [7] & \spi_master0|cnt_table_clk_max [1])))

	.dataa(\spi_master0|cnt_table_clk [6]),
	.datab(\spi_master0|cnt_table_clk [8]),
	.datac(\spi_master0|cnt_table_clk [7]),
	.datad(\spi_master0|cnt_table_clk_max [1]),
	.cin(gnd),
	.combout(\spi_master0|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Equal3~1 .lut_mask = 16'h0180;
defparam \spi_master0|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cycloneive_lcell_comb \spi_master0|cnt_table_clk[9]~32 (
// Equation(s):
// \spi_master0|cnt_table_clk[9]~32_combout  = (\spi_master0|cnt_table_clk [9] & (!\spi_master0|cnt_table_clk[8]~31 )) # (!\spi_master0|cnt_table_clk [9] & ((\spi_master0|cnt_table_clk[8]~31 ) # (GND)))
// \spi_master0|cnt_table_clk[9]~33  = CARRY((!\spi_master0|cnt_table_clk[8]~31 ) # (!\spi_master0|cnt_table_clk [9]))

	.dataa(\spi_master0|cnt_table_clk [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_table_clk[8]~31 ),
	.combout(\spi_master0|cnt_table_clk[9]~32_combout ),
	.cout(\spi_master0|cnt_table_clk[9]~33 ));
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[9]~32 .lut_mask = 16'h5A5F;
defparam \spi_master0|cnt_table_clk[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N19
dffeas \spi_master0|cnt_table_clk[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_table_clk[9]~32_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|cnt_table_clk[11]~16_combout ),
	.sload(gnd),
	.ena(\spi_master0|cnt_table_clk[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_table_clk [9]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[9] .is_wysiwyg = "true";
defparam \spi_master0|cnt_table_clk[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
cycloneive_lcell_comb \spi_master0|cnt_table_clk[10]~34 (
// Equation(s):
// \spi_master0|cnt_table_clk[10]~34_combout  = (\spi_master0|cnt_table_clk [10] & (\spi_master0|cnt_table_clk[9]~33  $ (GND))) # (!\spi_master0|cnt_table_clk [10] & (!\spi_master0|cnt_table_clk[9]~33  & VCC))
// \spi_master0|cnt_table_clk[10]~35  = CARRY((\spi_master0|cnt_table_clk [10] & !\spi_master0|cnt_table_clk[9]~33 ))

	.dataa(gnd),
	.datab(\spi_master0|cnt_table_clk [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_table_clk[9]~33 ),
	.combout(\spi_master0|cnt_table_clk[10]~34_combout ),
	.cout(\spi_master0|cnt_table_clk[10]~35 ));
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[10]~34 .lut_mask = 16'hC30C;
defparam \spi_master0|cnt_table_clk[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N21
dffeas \spi_master0|cnt_table_clk[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_table_clk[10]~34_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|cnt_table_clk[11]~16_combout ),
	.sload(gnd),
	.ena(\spi_master0|cnt_table_clk[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_table_clk [10]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[10] .is_wysiwyg = "true";
defparam \spi_master0|cnt_table_clk[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
cycloneive_lcell_comb \spi_master0|cnt_table_clk[11]~36 (
// Equation(s):
// \spi_master0|cnt_table_clk[11]~36_combout  = \spi_master0|cnt_table_clk [11] $ (\spi_master0|cnt_table_clk[10]~35 )

	.dataa(\spi_master0|cnt_table_clk [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\spi_master0|cnt_table_clk[10]~35 ),
	.combout(\spi_master0|cnt_table_clk[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[11]~36 .lut_mask = 16'h5A5A;
defparam \spi_master0|cnt_table_clk[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N23
dffeas \spi_master0|cnt_table_clk[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_table_clk[11]~36_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|cnt_table_clk[11]~16_combout ),
	.sload(gnd),
	.ena(\spi_master0|cnt_table_clk[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_table_clk [11]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[11] .is_wysiwyg = "true";
defparam \spi_master0|cnt_table_clk[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N26
cycloneive_lcell_comb \spi_master0|Equal3~2 (
// Equation(s):
// \spi_master0|Equal3~2_combout  = (\spi_master0|cnt_table_clk_max [1] & (!\spi_master0|cnt_table_clk [11] & (!\spi_master0|cnt_table_clk [9] & !\spi_master0|cnt_table_clk [10])))

	.dataa(\spi_master0|cnt_table_clk_max [1]),
	.datab(\spi_master0|cnt_table_clk [11]),
	.datac(\spi_master0|cnt_table_clk [9]),
	.datad(\spi_master0|cnt_table_clk [10]),
	.cin(gnd),
	.combout(\spi_master0|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Equal3~2 .lut_mask = 16'h0002;
defparam \spi_master0|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N16
cycloneive_lcell_comb \spi_master0|Equal3~0 (
// Equation(s):
// \spi_master0|Equal3~0_combout  = (\spi_master0|cnt_table_clk [5] & (\spi_master0|cnt_table_clk [4] & (\spi_master0|cnt_table_clk [1] & !\spi_master0|cnt_table_clk_max [1]))) # (!\spi_master0|cnt_table_clk [5] & (!\spi_master0|cnt_table_clk [4] & 
// (!\spi_master0|cnt_table_clk [1] & \spi_master0|cnt_table_clk_max [1])))

	.dataa(\spi_master0|cnt_table_clk [5]),
	.datab(\spi_master0|cnt_table_clk [4]),
	.datac(\spi_master0|cnt_table_clk [1]),
	.datad(\spi_master0|cnt_table_clk_max [1]),
	.cin(gnd),
	.combout(\spi_master0|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Equal3~0 .lut_mask = 16'h0180;
defparam \spi_master0|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N30
cycloneive_lcell_comb \spi_master0|Equal3~4 (
// Equation(s):
// \spi_master0|Equal3~4_combout  = (\spi_master0|Equal3~3_combout  & (\spi_master0|Equal3~1_combout  & (\spi_master0|Equal3~2_combout  & \spi_master0|Equal3~0_combout )))

	.dataa(\spi_master0|Equal3~3_combout ),
	.datab(\spi_master0|Equal3~1_combout ),
	.datac(\spi_master0|Equal3~2_combout ),
	.datad(\spi_master0|Equal3~0_combout ),
	.cin(gnd),
	.combout(\spi_master0|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Equal3~4 .lut_mask = 16'h8000;
defparam \spi_master0|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N2
cycloneive_lcell_comb \spi_master0|cnt_table_clk[11]~16 (
// Equation(s):
// \spi_master0|cnt_table_clk[11]~16_combout  = ((\spi_master0|Equal3~4_combout  & \spi_master0|flag_Clk_out~q )) # (!\spi_master0|Cs_n~q )

	.dataa(\spi_master0|Equal3~4_combout ),
	.datab(gnd),
	.datac(\spi_master0|Cs_n~q ),
	.datad(\spi_master0|flag_Clk_out~q ),
	.cin(gnd),
	.combout(\spi_master0|cnt_table_clk[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|cnt_table_clk[11]~16 .lut_mask = 16'hAF0F;
defparam \spi_master0|cnt_table_clk[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N13
dffeas \spi_master0|cnt_send_bit[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_send_bit[3]~12_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|cnt_send_bit[2]~9_combout ),
	.sload(gnd),
	.ena(\spi_master0|cnt_table_clk[11]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_send_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_send_bit[3] .is_wysiwyg = "true";
defparam \spi_master0|cnt_send_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \spi_master0|add_cnt_send_words~0 (
// Equation(s):
// \spi_master0|add_cnt_send_words~0_combout  = (\spi_master0|cnt_send_bit [0] & (\spi_master0|cnt_send_bit [3] & (\spi_master0|cnt_send_bit [1] & \spi_master0|flag_Clk_out~q )))

	.dataa(\spi_master0|cnt_send_bit [0]),
	.datab(\spi_master0|cnt_send_bit [3]),
	.datac(\spi_master0|cnt_send_bit [1]),
	.datad(\spi_master0|flag_Clk_out~q ),
	.cin(gnd),
	.combout(\spi_master0|add_cnt_send_words~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|add_cnt_send_words~0 .lut_mask = 16'h8000;
defparam \spi_master0|add_cnt_send_words~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \spi_master0|cnt_send_bit[4]~14 (
// Equation(s):
// \spi_master0|cnt_send_bit[4]~14_combout  = \spi_master0|cnt_send_bit [4] $ (!\spi_master0|cnt_send_bit[3]~13 )

	.dataa(gnd),
	.datab(\spi_master0|cnt_send_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\spi_master0|cnt_send_bit[3]~13 ),
	.combout(\spi_master0|cnt_send_bit[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|cnt_send_bit[4]~14 .lut_mask = 16'hC3C3;
defparam \spi_master0|cnt_send_bit[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N15
dffeas \spi_master0|cnt_send_bit[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_send_bit[4]~14_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|cnt_send_bit[2]~9_combout ),
	.sload(gnd),
	.ena(\spi_master0|cnt_table_clk[11]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_send_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_send_bit[4] .is_wysiwyg = "true";
defparam \spi_master0|cnt_send_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \spi_master0|cnt_send_bit[2]~9 (
// Equation(s):
// \spi_master0|cnt_send_bit[2]~9_combout  = ((\spi_master0|cnt_send_bit [2] & (\spi_master0|add_cnt_send_words~0_combout  & !\spi_master0|cnt_send_bit [4]))) # (!\spi_master0|Cs_n~q )

	.dataa(\spi_master0|cnt_send_bit [2]),
	.datab(\spi_master0|add_cnt_send_words~0_combout ),
	.datac(\spi_master0|cnt_send_bit [4]),
	.datad(\spi_master0|Cs_n~q ),
	.cin(gnd),
	.combout(\spi_master0|cnt_send_bit[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|cnt_send_bit[2]~9 .lut_mask = 16'h08FF;
defparam \spi_master0|cnt_send_bit[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N7
dffeas \spi_master0|cnt_send_bit[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_send_bit[0]~5_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|cnt_send_bit[2]~9_combout ),
	.sload(gnd),
	.ena(\spi_master0|cnt_table_clk[11]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_send_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_send_bit[0] .is_wysiwyg = "true";
defparam \spi_master0|cnt_send_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \spi_master0|cnt_send_bit[1]~7 (
// Equation(s):
// \spi_master0|cnt_send_bit[1]~7_combout  = (\spi_master0|cnt_send_bit [1] & (!\spi_master0|cnt_send_bit[0]~6 )) # (!\spi_master0|cnt_send_bit [1] & ((\spi_master0|cnt_send_bit[0]~6 ) # (GND)))
// \spi_master0|cnt_send_bit[1]~8  = CARRY((!\spi_master0|cnt_send_bit[0]~6 ) # (!\spi_master0|cnt_send_bit [1]))

	.dataa(gnd),
	.datab(\spi_master0|cnt_send_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_send_bit[0]~6 ),
	.combout(\spi_master0|cnt_send_bit[1]~7_combout ),
	.cout(\spi_master0|cnt_send_bit[1]~8 ));
// synopsys translate_off
defparam \spi_master0|cnt_send_bit[1]~7 .lut_mask = 16'h3C3F;
defparam \spi_master0|cnt_send_bit[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N9
dffeas \spi_master0|cnt_send_bit[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_send_bit[1]~7_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|cnt_send_bit[2]~9_combout ),
	.sload(gnd),
	.ena(\spi_master0|cnt_table_clk[11]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_send_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_send_bit[1] .is_wysiwyg = "true";
defparam \spi_master0|cnt_send_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N11
dffeas \spi_master0|cnt_send_bit[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_send_bit[2]~10_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(\spi_master0|cnt_send_bit[2]~9_combout ),
	.sload(gnd),
	.ena(\spi_master0|cnt_table_clk[11]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_send_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_send_bit[2] .is_wysiwyg = "true";
defparam \spi_master0|cnt_send_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \spi_master0|add_cnt_send_words (
// Equation(s):
// \spi_master0|add_cnt_send_words~combout  = (\spi_master0|cnt_send_bit [2] & (\spi_master0|add_cnt_send_words~0_combout  & (!\spi_master0|cnt_send_bit [4] & \spi_master0|Equal3~4_combout )))

	.dataa(\spi_master0|cnt_send_bit [2]),
	.datab(\spi_master0|add_cnt_send_words~0_combout ),
	.datac(\spi_master0|cnt_send_bit [4]),
	.datad(\spi_master0|Equal3~4_combout ),
	.cin(gnd),
	.combout(\spi_master0|add_cnt_send_words~combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|add_cnt_send_words .lut_mask = 16'h0800;
defparam \spi_master0|add_cnt_send_words .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \spi_master0|cnt_send_words[8]~15 (
// Equation(s):
// \spi_master0|cnt_send_words[8]~15_combout  = (\spi_master0|add_cnt_send_words~combout ) # (!\spi_master0|Cs_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\spi_master0|add_cnt_send_words~combout ),
	.datad(\spi_master0|Cs_n~q ),
	.cin(gnd),
	.combout(\spi_master0|cnt_send_words[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|cnt_send_words[8]~15 .lut_mask = 16'hF0FF;
defparam \spi_master0|cnt_send_words[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N5
dffeas \spi_master0|cnt_send_words[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_send_words[1]~16_combout ),
	.asdata(\spi_master0|Cs_n~q ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi_master0|cnt_send_words[8]~14_combout ),
	.ena(\spi_master0|cnt_send_words[8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_send_words [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_send_words[1] .is_wysiwyg = "true";
defparam \spi_master0|cnt_send_words[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneive_lcell_comb \spi_master0|cnt_send_words[2]~18 (
// Equation(s):
// \spi_master0|cnt_send_words[2]~18_combout  = (\spi_master0|cnt_send_words [2] & (\spi_master0|cnt_send_words[1]~17  & VCC)) # (!\spi_master0|cnt_send_words [2] & (!\spi_master0|cnt_send_words[1]~17 ))
// \spi_master0|cnt_send_words[2]~19  = CARRY((!\spi_master0|cnt_send_words [2] & !\spi_master0|cnt_send_words[1]~17 ))

	.dataa(\spi_master0|cnt_send_words [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_send_words[1]~17 ),
	.combout(\spi_master0|cnt_send_words[2]~18_combout ),
	.cout(\spi_master0|cnt_send_words[2]~19 ));
// synopsys translate_off
defparam \spi_master0|cnt_send_words[2]~18 .lut_mask = 16'hA505;
defparam \spi_master0|cnt_send_words[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N7
dffeas \spi_master0|cnt_send_words[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_send_words[2]~18_combout ),
	.asdata(\spi_master0|Cs_n~q ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi_master0|cnt_send_words[8]~14_combout ),
	.ena(\spi_master0|cnt_send_words[8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_send_words [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_send_words[2] .is_wysiwyg = "true";
defparam \spi_master0|cnt_send_words[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneive_lcell_comb \spi_master0|cnt_send_words[3]~20 (
// Equation(s):
// \spi_master0|cnt_send_words[3]~20_combout  = (\spi_master0|cnt_send_words [3] & ((GND) # (!\spi_master0|cnt_send_words[2]~19 ))) # (!\spi_master0|cnt_send_words [3] & (\spi_master0|cnt_send_words[2]~19  $ (GND)))
// \spi_master0|cnt_send_words[3]~21  = CARRY((\spi_master0|cnt_send_words [3]) # (!\spi_master0|cnt_send_words[2]~19 ))

	.dataa(gnd),
	.datab(\spi_master0|cnt_send_words [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_send_words[2]~19 ),
	.combout(\spi_master0|cnt_send_words[3]~20_combout ),
	.cout(\spi_master0|cnt_send_words[3]~21 ));
// synopsys translate_off
defparam \spi_master0|cnt_send_words[3]~20 .lut_mask = 16'h3CCF;
defparam \spi_master0|cnt_send_words[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N9
dffeas \spi_master0|cnt_send_words[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_send_words[3]~20_combout ),
	.asdata(\spi_master0|Cs_n~q ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi_master0|cnt_send_words[8]~14_combout ),
	.ena(\spi_master0|cnt_send_words[8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_send_words [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_send_words[3] .is_wysiwyg = "true";
defparam \spi_master0|cnt_send_words[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneive_lcell_comb \spi_master0|cnt_send_words[4]~22 (
// Equation(s):
// \spi_master0|cnt_send_words[4]~22_combout  = (\spi_master0|cnt_send_words [4] & (\spi_master0|cnt_send_words[3]~21  & VCC)) # (!\spi_master0|cnt_send_words [4] & (!\spi_master0|cnt_send_words[3]~21 ))
// \spi_master0|cnt_send_words[4]~23  = CARRY((!\spi_master0|cnt_send_words [4] & !\spi_master0|cnt_send_words[3]~21 ))

	.dataa(\spi_master0|cnt_send_words [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_send_words[3]~21 ),
	.combout(\spi_master0|cnt_send_words[4]~22_combout ),
	.cout(\spi_master0|cnt_send_words[4]~23 ));
// synopsys translate_off
defparam \spi_master0|cnt_send_words[4]~22 .lut_mask = 16'hA505;
defparam \spi_master0|cnt_send_words[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N11
dffeas \spi_master0|cnt_send_words[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_send_words[4]~22_combout ),
	.asdata(\spi_master0|Cs_n~q ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi_master0|cnt_send_words[8]~14_combout ),
	.ena(\spi_master0|cnt_send_words[8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_send_words [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_send_words[4] .is_wysiwyg = "true";
defparam \spi_master0|cnt_send_words[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \spi_master0|cnt_send_words[5]~24 (
// Equation(s):
// \spi_master0|cnt_send_words[5]~24_combout  = (\spi_master0|cnt_send_words [5] & ((GND) # (!\spi_master0|cnt_send_words[4]~23 ))) # (!\spi_master0|cnt_send_words [5] & (\spi_master0|cnt_send_words[4]~23  $ (GND)))
// \spi_master0|cnt_send_words[5]~25  = CARRY((\spi_master0|cnt_send_words [5]) # (!\spi_master0|cnt_send_words[4]~23 ))

	.dataa(\spi_master0|cnt_send_words [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_send_words[4]~23 ),
	.combout(\spi_master0|cnt_send_words[5]~24_combout ),
	.cout(\spi_master0|cnt_send_words[5]~25 ));
// synopsys translate_off
defparam \spi_master0|cnt_send_words[5]~24 .lut_mask = 16'h5AAF;
defparam \spi_master0|cnt_send_words[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N13
dffeas \spi_master0|cnt_send_words[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_send_words[5]~24_combout ),
	.asdata(\spi_master0|Cs_n~q ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi_master0|cnt_send_words[8]~14_combout ),
	.ena(\spi_master0|cnt_send_words[8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_send_words [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_send_words[5] .is_wysiwyg = "true";
defparam \spi_master0|cnt_send_words[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneive_lcell_comb \spi_master0|cnt_send_words[6]~26 (
// Equation(s):
// \spi_master0|cnt_send_words[6]~26_combout  = (\spi_master0|cnt_send_words [6] & (\spi_master0|cnt_send_words[5]~25  & VCC)) # (!\spi_master0|cnt_send_words [6] & (!\spi_master0|cnt_send_words[5]~25 ))
// \spi_master0|cnt_send_words[6]~27  = CARRY((!\spi_master0|cnt_send_words [6] & !\spi_master0|cnt_send_words[5]~25 ))

	.dataa(gnd),
	.datab(\spi_master0|cnt_send_words [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_send_words[5]~25 ),
	.combout(\spi_master0|cnt_send_words[6]~26_combout ),
	.cout(\spi_master0|cnt_send_words[6]~27 ));
// synopsys translate_off
defparam \spi_master0|cnt_send_words[6]~26 .lut_mask = 16'hC303;
defparam \spi_master0|cnt_send_words[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N15
dffeas \spi_master0|cnt_send_words[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_send_words[6]~26_combout ),
	.asdata(\spi_master0|Cs_n~q ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi_master0|cnt_send_words[8]~14_combout ),
	.ena(\spi_master0|cnt_send_words[8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_send_words [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_send_words[6] .is_wysiwyg = "true";
defparam \spi_master0|cnt_send_words[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneive_lcell_comb \spi_master0|always10~0 (
// Equation(s):
// \spi_master0|always10~0_combout  = (!\spi_master0|cnt_send_words [5] & (!\spi_master0|cnt_send_words [6] & !\spi_master0|cnt_send_words [4]))

	.dataa(\spi_master0|cnt_send_words [5]),
	.datab(gnd),
	.datac(\spi_master0|cnt_send_words [6]),
	.datad(\spi_master0|cnt_send_words [4]),
	.cin(gnd),
	.combout(\spi_master0|always10~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|always10~0 .lut_mask = 16'h0005;
defparam \spi_master0|always10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \spi_master0|cnt_send_words[7]~28 (
// Equation(s):
// \spi_master0|cnt_send_words[7]~28_combout  = (\spi_master0|cnt_send_words [7] & ((GND) # (!\spi_master0|cnt_send_words[6]~27 ))) # (!\spi_master0|cnt_send_words [7] & (\spi_master0|cnt_send_words[6]~27  $ (GND)))
// \spi_master0|cnt_send_words[7]~29  = CARRY((\spi_master0|cnt_send_words [7]) # (!\spi_master0|cnt_send_words[6]~27 ))

	.dataa(gnd),
	.datab(\spi_master0|cnt_send_words [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_send_words[6]~27 ),
	.combout(\spi_master0|cnt_send_words[7]~28_combout ),
	.cout(\spi_master0|cnt_send_words[7]~29 ));
// synopsys translate_off
defparam \spi_master0|cnt_send_words[7]~28 .lut_mask = 16'h3CCF;
defparam \spi_master0|cnt_send_words[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N17
dffeas \spi_master0|cnt_send_words[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_send_words[7]~28_combout ),
	.asdata(\spi_master0|Cs_n~q ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi_master0|cnt_send_words[8]~14_combout ),
	.ena(\spi_master0|cnt_send_words[8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_send_words [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_send_words[7] .is_wysiwyg = "true";
defparam \spi_master0|cnt_send_words[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \spi_master0|cnt_send_words[8]~30 (
// Equation(s):
// \spi_master0|cnt_send_words[8]~30_combout  = (\spi_master0|cnt_send_words [8] & (\spi_master0|cnt_send_words[7]~29  & VCC)) # (!\spi_master0|cnt_send_words [8] & (!\spi_master0|cnt_send_words[7]~29 ))
// \spi_master0|cnt_send_words[8]~31  = CARRY((!\spi_master0|cnt_send_words [8] & !\spi_master0|cnt_send_words[7]~29 ))

	.dataa(\spi_master0|cnt_send_words [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_send_words[7]~29 ),
	.combout(\spi_master0|cnt_send_words[8]~30_combout ),
	.cout(\spi_master0|cnt_send_words[8]~31 ));
// synopsys translate_off
defparam \spi_master0|cnt_send_words[8]~30 .lut_mask = 16'hA505;
defparam \spi_master0|cnt_send_words[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N19
dffeas \spi_master0|cnt_send_words[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_send_words[8]~30_combout ),
	.asdata(\spi_master0|Cs_n~q ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi_master0|cnt_send_words[8]~14_combout ),
	.ena(\spi_master0|cnt_send_words[8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_send_words [8]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_send_words[8] .is_wysiwyg = "true";
defparam \spi_master0|cnt_send_words[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \spi_master0|cnt_send_words[9]~32 (
// Equation(s):
// \spi_master0|cnt_send_words[9]~32_combout  = (\spi_master0|cnt_send_words [9] & ((GND) # (!\spi_master0|cnt_send_words[8]~31 ))) # (!\spi_master0|cnt_send_words [9] & (\spi_master0|cnt_send_words[8]~31  $ (GND)))
// \spi_master0|cnt_send_words[9]~33  = CARRY((\spi_master0|cnt_send_words [9]) # (!\spi_master0|cnt_send_words[8]~31 ))

	.dataa(gnd),
	.datab(\spi_master0|cnt_send_words [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_send_words[8]~31 ),
	.combout(\spi_master0|cnt_send_words[9]~32_combout ),
	.cout(\spi_master0|cnt_send_words[9]~33 ));
// synopsys translate_off
defparam \spi_master0|cnt_send_words[9]~32 .lut_mask = 16'h3CCF;
defparam \spi_master0|cnt_send_words[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N21
dffeas \spi_master0|cnt_send_words[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_send_words[9]~32_combout ),
	.asdata(\spi_master0|Cs_n~q ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi_master0|cnt_send_words[8]~14_combout ),
	.ena(\spi_master0|cnt_send_words[8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_send_words [9]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_send_words[9] .is_wysiwyg = "true";
defparam \spi_master0|cnt_send_words[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneive_lcell_comb \spi_master0|cnt_send_words[10]~34 (
// Equation(s):
// \spi_master0|cnt_send_words[10]~34_combout  = (\spi_master0|cnt_send_words [10] & (\spi_master0|cnt_send_words[9]~33  & VCC)) # (!\spi_master0|cnt_send_words [10] & (!\spi_master0|cnt_send_words[9]~33 ))
// \spi_master0|cnt_send_words[10]~35  = CARRY((!\spi_master0|cnt_send_words [10] & !\spi_master0|cnt_send_words[9]~33 ))

	.dataa(\spi_master0|cnt_send_words [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\spi_master0|cnt_send_words[9]~33 ),
	.combout(\spi_master0|cnt_send_words[10]~34_combout ),
	.cout(\spi_master0|cnt_send_words[10]~35 ));
// synopsys translate_off
defparam \spi_master0|cnt_send_words[10]~34 .lut_mask = 16'hA505;
defparam \spi_master0|cnt_send_words[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N23
dffeas \spi_master0|cnt_send_words[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_send_words[10]~34_combout ),
	.asdata(\spi_master0|Cs_n~q ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi_master0|cnt_send_words[8]~14_combout ),
	.ena(\spi_master0|cnt_send_words[8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_send_words [10]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_send_words[10] .is_wysiwyg = "true";
defparam \spi_master0|cnt_send_words[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \spi_master0|cnt_send_words[11]~36 (
// Equation(s):
// \spi_master0|cnt_send_words[11]~36_combout  = \spi_master0|cnt_send_words[10]~35  $ (\spi_master0|cnt_send_words [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi_master0|cnt_send_words [11]),
	.cin(\spi_master0|cnt_send_words[10]~35 ),
	.combout(\spi_master0|cnt_send_words[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|cnt_send_words[11]~36 .lut_mask = 16'h0FF0;
defparam \spi_master0|cnt_send_words[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N25
dffeas \spi_master0|cnt_send_words[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_send_words[11]~36_combout ),
	.asdata(\spi_master0|Cs_n~q ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi_master0|cnt_send_words[8]~14_combout ),
	.ena(\spi_master0|cnt_send_words[8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_send_words [11]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_send_words[11] .is_wysiwyg = "true";
defparam \spi_master0|cnt_send_words[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneive_lcell_comb \spi_master0|rdreq2~0 (
// Equation(s):
// \spi_master0|rdreq2~0_combout  = (\spi_master0|cnt_send_words [8] & (\spi_master0|cnt_send_words [9] & (\spi_master0|cnt_send_words [10] & \spi_master0|cnt_send_words [7])))

	.dataa(\spi_master0|cnt_send_words [8]),
	.datab(\spi_master0|cnt_send_words [9]),
	.datac(\spi_master0|cnt_send_words [10]),
	.datad(\spi_master0|cnt_send_words [7]),
	.cin(gnd),
	.combout(\spi_master0|rdreq2~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|rdreq2~0 .lut_mask = 16'h8000;
defparam \spi_master0|rdreq2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \spi_master0|Equal0~0 (
// Equation(s):
// \spi_master0|Equal0~0_combout  = (\spi_master0|always10~0_combout  & (!\spi_master0|cnt_send_words [11] & (\spi_master0|rdreq2~0_combout  & \spi_master0|cnt_send_words [3])))

	.dataa(\spi_master0|always10~0_combout ),
	.datab(\spi_master0|cnt_send_words [11]),
	.datac(\spi_master0|rdreq2~0_combout ),
	.datad(\spi_master0|cnt_send_words [3]),
	.cin(gnd),
	.combout(\spi_master0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Equal0~0 .lut_mask = 16'h2000;
defparam \spi_master0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \spi_master0|Equal0~1 (
// Equation(s):
// \spi_master0|Equal0~1_combout  = (!\spi_master0|cnt_send_words [2] & (\spi_master0|cnt_send_words [1] & \spi_master0|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\spi_master0|cnt_send_words [2]),
	.datac(\spi_master0|cnt_send_words [1]),
	.datad(\spi_master0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\spi_master0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Equal0~1 .lut_mask = 16'h3000;
defparam \spi_master0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \spi_master0|cnt_send_words[8]~14 (
// Equation(s):
// \spi_master0|cnt_send_words[8]~14_combout  = ((\spi_master0|Equal0~1_combout  & (!\spi_master0|cnt_send_words [0] & \spi_master0|flag_Clk_out~q ))) # (!\spi_master0|Cs_n~q )

	.dataa(\spi_master0|Cs_n~q ),
	.datab(\spi_master0|Equal0~1_combout ),
	.datac(\spi_master0|cnt_send_words [0]),
	.datad(\spi_master0|flag_Clk_out~q ),
	.cin(gnd),
	.combout(\spi_master0|cnt_send_words[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|cnt_send_words[8]~14 .lut_mask = 16'h5D55;
defparam \spi_master0|cnt_send_words[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N3
dffeas \spi_master0|cnt_send_words[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|cnt_send_words[0]~12_combout ),
	.asdata(\spi_master0|Cs_n~q ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi_master0|cnt_send_words[8]~14_combout ),
	.ena(\spi_master0|cnt_send_words[8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|cnt_send_words [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|cnt_send_words[0] .is_wysiwyg = "true";
defparam \spi_master0|cnt_send_words[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \spi_master0|finish_n~0 (
// Equation(s):
// \spi_master0|finish_n~0_combout  = (\spi_master0|start_send_pose~0_combout ) # ((\spi_master0|finish_n~q  & ((!\spi_master0|Equal0~1_combout ) # (!\spi_master0|cnt_send_words [0]))))

	.dataa(\spi_master0|start_send_pose~0_combout ),
	.datab(\spi_master0|cnt_send_words [0]),
	.datac(\spi_master0|finish_n~q ),
	.datad(\spi_master0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\spi_master0|finish_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|finish_n~0 .lut_mask = 16'hBAFA;
defparam \spi_master0|finish_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N19
dffeas \spi_master0|finish_n (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|finish_n~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|finish_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|finish_n .is_wysiwyg = "true";
defparam \spi_master0|finish_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \spi_master0|Cs_n~0 (
// Equation(s):
// \spi_master0|Cs_n~0_combout  = (\spi_master0|start_send_0~q  & (((\spi_master0|finish_n~q  & \spi_master0|Cs_n~q )) # (!\spi_master0|start_send_1~q ))) # (!\spi_master0|start_send_0~q  & (\spi_master0|finish_n~q  & (\spi_master0|Cs_n~q )))

	.dataa(\spi_master0|start_send_0~q ),
	.datab(\spi_master0|finish_n~q ),
	.datac(\spi_master0|Cs_n~q ),
	.datad(\spi_master0|start_send_1~q ),
	.cin(gnd),
	.combout(\spi_master0|Cs_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Cs_n~0 .lut_mask = 16'hC0EA;
defparam \spi_master0|Cs_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N1
dffeas \spi_master0|Cs_n (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|Cs_n~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|Cs_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|Cs_n .is_wysiwyg = "true";
defparam \spi_master0|Cs_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N26
cycloneive_lcell_comb \spi_master0|Equal3~5 (
// Equation(s):
// \spi_master0|Equal3~5_combout  = (!\spi_master0|cnt_table_clk [9] & (!\spi_master0|cnt_table_clk [10] & (!\spi_master0|cnt_table_clk [11] & !\spi_master0|cnt_table_clk [5])))

	.dataa(\spi_master0|cnt_table_clk [9]),
	.datab(\spi_master0|cnt_table_clk [10]),
	.datac(\spi_master0|cnt_table_clk [11]),
	.datad(\spi_master0|cnt_table_clk [5]),
	.cin(gnd),
	.combout(\spi_master0|Equal3~5_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Equal3~5 .lut_mask = 16'h0001;
defparam \spi_master0|Equal3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N28
cycloneive_lcell_comb \spi_master0|Equal3~6 (
// Equation(s):
// \spi_master0|Equal3~6_combout  = (\spi_master0|cnt_table_clk_max [1] & (!\spi_master0|cnt_table_clk [8] & (!\spi_master0|cnt_table_clk [4] & !\spi_master0|cnt_table_clk [1])))

	.dataa(\spi_master0|cnt_table_clk_max [1]),
	.datab(\spi_master0|cnt_table_clk [8]),
	.datac(\spi_master0|cnt_table_clk [4]),
	.datad(\spi_master0|cnt_table_clk [1]),
	.cin(gnd),
	.combout(\spi_master0|Equal3~6_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Equal3~6 .lut_mask = 16'h0002;
defparam \spi_master0|Equal3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N30
cycloneive_lcell_comb \spi_master0|Equal3~7 (
// Equation(s):
// \spi_master0|Equal3~7_combout  = (\spi_master0|Equal3~5_combout  & (\spi_master0|Equal3~6_combout  & (!\spi_master0|cnt_table_clk [7] & !\spi_master0|cnt_table_clk [6])))

	.dataa(\spi_master0|Equal3~5_combout ),
	.datab(\spi_master0|Equal3~6_combout ),
	.datac(\spi_master0|cnt_table_clk [7]),
	.datad(\spi_master0|cnt_table_clk [6]),
	.cin(gnd),
	.combout(\spi_master0|Equal3~7_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Equal3~7 .lut_mask = 16'h0008;
defparam \spi_master0|Equal3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N24
cycloneive_lcell_comb \spi_master0|Equal4~0 (
// Equation(s):
// \spi_master0|Equal4~0_combout  = (!\spi_master0|cnt_table_clk [3] & (\spi_master0|cnt_table_clk [2] & (!\spi_master0|cnt_table_clk [0] & \spi_master0|Equal3~7_combout )))

	.dataa(\spi_master0|cnt_table_clk [3]),
	.datab(\spi_master0|cnt_table_clk [2]),
	.datac(\spi_master0|cnt_table_clk [0]),
	.datad(\spi_master0|Equal3~7_combout ),
	.cin(gnd),
	.combout(\spi_master0|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Equal4~0 .lut_mask = 16'h0400;
defparam \spi_master0|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
cycloneive_lcell_comb \spi_master0|Clk_out~0 (
// Equation(s):
// \spi_master0|Clk_out~0_combout  = (\spi_master0|flag_Clk_out~q  & (\spi_master0|Clk_out~q  $ (((\spi_master0|Equal3~4_combout ) # (\spi_master0|Equal4~0_combout )))))

	.dataa(\spi_master0|Equal3~4_combout ),
	.datab(\spi_master0|Equal4~0_combout ),
	.datac(\spi_master0|Clk_out~q ),
	.datad(\spi_master0|flag_Clk_out~q ),
	.cin(gnd),
	.combout(\spi_master0|Clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Clk_out~0 .lut_mask = 16'h1E00;
defparam \spi_master0|Clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N19
dffeas \spi_master0|Clk_out (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|Clk_out~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|Clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|Clk_out .is_wysiwyg = "true";
defparam \spi_master0|Clk_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneive_lcell_comb \timer2|Samp_en_0~feeder (
// Equation(s):
// \timer2|Samp_en_0~feeder_combout  = \find_start_00|Samp_en~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\find_start_00|Samp_en~q ),
	.cin(gnd),
	.combout(\timer2|Samp_en_0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|Samp_en_0~feeder .lut_mask = 16'hFF00;
defparam \timer2|Samp_en_0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N25
dffeas \timer2|Samp_en_0 (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer2|Samp_en_0~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer2|Samp_en_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer2|Samp_en_0 .is_wysiwyg = "true";
defparam \timer2|Samp_en_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \timer2|Samp_en_1~feeder (
// Equation(s):
// \timer2|Samp_en_1~feeder_combout  = \timer2|Samp_en_0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\timer2|Samp_en_0~q ),
	.cin(gnd),
	.combout(\timer2|Samp_en_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|Samp_en_1~feeder .lut_mask = 16'hFF00;
defparam \timer2|Samp_en_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N9
dffeas \timer2|Samp_en_1 (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer2|Samp_en_1~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer2|Samp_en_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer2|Samp_en_1 .is_wysiwyg = "true";
defparam \timer2|Samp_en_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneive_lcell_comb \timer0|wrreq_fifo~0 (
// Equation(s):
// \timer0|wrreq_fifo~0_combout  = (\timer0|start_store~q  & ((\timer0|en_store_4point~q ) # ((!\timer2|Samp_en_1~q  & \timer2|Samp_en_0~q )))) # (!\timer0|start_store~q  & (!\timer2|Samp_en_1~q  & (\timer2|Samp_en_0~q )))

	.dataa(\timer0|start_store~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer2|Samp_en_0~q ),
	.datad(\timer0|en_store_4point~q ),
	.cin(gnd),
	.combout(\timer0|wrreq_fifo~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|wrreq_fifo~0 .lut_mask = 16'hBA30;
defparam \timer0|wrreq_fifo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N17
dffeas \timer0|wrreq_fifo (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|wrreq_fifo~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|wrreq_fifo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|wrreq_fifo .is_wysiwyg = "true";
defparam \timer0|wrreq_fifo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \spi_master0|Equal7~0 (
// Equation(s):
// \spi_master0|Equal7~0_combout  = (!\spi_master0|cnt_send_words [1] & !\spi_master0|cnt_send_words [0])

	.dataa(gnd),
	.datab(\spi_master0|cnt_send_words [1]),
	.datac(\spi_master0|cnt_send_words [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi_master0|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Equal7~0 .lut_mask = 16'h0303;
defparam \spi_master0|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \spi_master0|Equal10~0 (
// Equation(s):
// \spi_master0|Equal10~0_combout  = (\spi_master0|cnt_send_words [5]) # ((\spi_master0|cnt_send_words [9]) # ((\spi_master0|cnt_send_words [10]) # (\spi_master0|cnt_send_words [4])))

	.dataa(\spi_master0|cnt_send_words [5]),
	.datab(\spi_master0|cnt_send_words [9]),
	.datac(\spi_master0|cnt_send_words [10]),
	.datad(\spi_master0|cnt_send_words [4]),
	.cin(gnd),
	.combout(\spi_master0|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Equal10~0 .lut_mask = 16'hFFFE;
defparam \spi_master0|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \spi_master0|Equal10~1 (
// Equation(s):
// \spi_master0|Equal10~1_combout  = (\spi_master0|cnt_send_words [8]) # ((\spi_master0|cnt_send_words [11]) # ((\spi_master0|cnt_send_words [2]) # (\spi_master0|cnt_send_words [3])))

	.dataa(\spi_master0|cnt_send_words [8]),
	.datab(\spi_master0|cnt_send_words [11]),
	.datac(\spi_master0|cnt_send_words [2]),
	.datad(\spi_master0|cnt_send_words [3]),
	.cin(gnd),
	.combout(\spi_master0|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Equal10~1 .lut_mask = 16'hFFFE;
defparam \spi_master0|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneive_lcell_comb \spi_master0|Equal10~2 (
// Equation(s):
// \spi_master0|Equal10~2_combout  = (!\spi_master0|cnt_send_words [6] & !\spi_master0|cnt_send_words [7])

	.dataa(\spi_master0|cnt_send_words [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi_master0|cnt_send_words [7]),
	.cin(gnd),
	.combout(\spi_master0|Equal10~2_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Equal10~2 .lut_mask = 16'h0055;
defparam \spi_master0|Equal10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \spi_master0|Equal10~3 (
// Equation(s):
// \spi_master0|Equal10~3_combout  = ((\spi_master0|Equal10~0_combout ) # ((\spi_master0|Equal10~1_combout ) # (!\spi_master0|Equal10~2_combout ))) # (!\spi_master0|Equal7~0_combout )

	.dataa(\spi_master0|Equal7~0_combout ),
	.datab(\spi_master0|Equal10~0_combout ),
	.datac(\spi_master0|Equal10~1_combout ),
	.datad(\spi_master0|Equal10~2_combout ),
	.cin(gnd),
	.combout(\spi_master0|Equal10~3_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Equal10~3 .lut_mask = 16'hFDFF;
defparam \spi_master0|Equal10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N30
cycloneive_lcell_comb \spi_master0|LessThan5~0 (
// Equation(s):
// \spi_master0|LessThan5~0_combout  = (\spi_master0|cnt_send_words [8] & (((\spi_master0|cnt_send_words [5] & \spi_master0|cnt_send_words [4])) # (!\spi_master0|Equal10~2_combout )))

	.dataa(\spi_master0|cnt_send_words [5]),
	.datab(\spi_master0|cnt_send_words [8]),
	.datac(\spi_master0|cnt_send_words [4]),
	.datad(\spi_master0|Equal10~2_combout ),
	.cin(gnd),
	.combout(\spi_master0|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|LessThan5~0 .lut_mask = 16'h80CC;
defparam \spi_master0|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneive_lcell_comb \spi_master0|rdreq0~0 (
// Equation(s):
// \spi_master0|rdreq0~0_combout  = (\spi_master0|cnt_send_words [11] & (\spi_master0|cnt_send_words [10] & ((\spi_master0|cnt_send_words [9]) # (\spi_master0|LessThan5~0_combout ))))

	.dataa(\spi_master0|cnt_send_words [9]),
	.datab(\spi_master0|cnt_send_words [11]),
	.datac(\spi_master0|LessThan5~0_combout ),
	.datad(\spi_master0|cnt_send_words [10]),
	.cin(gnd),
	.combout(\spi_master0|rdreq0~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|rdreq0~0 .lut_mask = 16'hC800;
defparam \spi_master0|rdreq0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneive_lcell_comb \spi_master0|rdreq0~1 (
// Equation(s):
// \spi_master0|rdreq0~1_combout  = (\spi_master0|add_cnt_send_words~combout  & ((\spi_master0|rdreq0~0_combout ) # (!\spi_master0|Equal10~3_combout )))

	.dataa(\spi_master0|Equal10~3_combout ),
	.datab(\spi_master0|rdreq0~0_combout ),
	.datac(gnd),
	.datad(\spi_master0|add_cnt_send_words~combout ),
	.cin(gnd),
	.combout(\spi_master0|rdreq0~1_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|rdreq0~1 .lut_mask = 16'hDD00;
defparam \spi_master0|rdreq0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N13
dffeas \spi_master0|rdreq0 (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|rdreq0~1_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|rdreq0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|rdreq0 .is_wysiwyg = "true";
defparam \spi_master0|rdreq0 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N1
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N26
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|_~6 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|_~6_combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((\dpram0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))) # (!\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) # 
// (!\dpram0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (((\dpram0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|_~6 .lut_mask = 16'hF572;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N27
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N0
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # (!\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (!\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N8
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|_~10 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|_~10_combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|full_dff~q  & (((\spi_master0|rdreq0~q  & \dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q )))) # 
// (!\dpram0|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\timer0|wrreq_fifo~q  $ (((\spi_master0|rdreq0~q  & \dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q )))))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(\timer0|wrreq_fifo~q ),
	.datac(\spi_master0|rdreq0~q ),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|_~10 .lut_mask = 16'hB444;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N1
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N2
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # (!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT 
//  & ((\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # ((GND))))
// \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # 
// (!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N3
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N4
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ((VCC)))) # (!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY((!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (!\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N5
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N6
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (((\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # (!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT 
//  & ((\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # ((GND))))
// \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY((\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # 
// (!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N7
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N8
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ((VCC)))) # (!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (((VCC) # (!\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY((!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (!\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N9
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N10
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (((\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # (!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT 
//  & ((\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # ((GND))))
// \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY((\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # 
// (!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h5A6F;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N11
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N12
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & ((VCC)))) # (!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (((VCC) # (!\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY((!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (!\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hA509;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N13
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N14
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & 
// (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ (((\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # (!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT 
//  & ((\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]) # ((GND))))
// \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY((\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ (\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # 
// (!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 16'h5A6F;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N15
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N16
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  & 
// (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & ((VCC)))) # (!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  & 
// (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] $ (((VCC) # (!\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  = CARRY((!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  & 
// (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] $ (!\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 16'hA509;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N17
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N18
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout  = \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  $ 
// (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .lut_mask = 16'h0FF0;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y7_N19
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N28
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|_~8 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|_~8_combout  = (!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & (!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & 
// (!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & !\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9])))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|_~8 .lut_mask = 16'h0001;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N22
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|_~8_combout  & (!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.datac(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 16'h0C00;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N26
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|_~7 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|_~7_combout  = (!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & !\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|_~7 .lut_mask = 16'h0001;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N12
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )) # 
// (!\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (((\dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  & \dpram0|scfifo_component|auto_generated|dpfifo|_~7_combout ))))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datac(\dpram0|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 16'hAAC0;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N0
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((\dpram0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))) # (!\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout )))) # 
// (!\dpram0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout )) # 
// (!\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\dpram0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .lut_mask = 16'hD1B8;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N20
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|_~11 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|_~11_combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|_~6_combout  & ((\dpram0|scfifo_component|auto_generated|dpfifo|full_dff~q ) # 
// ((!\dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ) # (!\timer0|wrreq_fifo~q ))))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(\timer0|wrreq_fifo~q ),
	.datac(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|_~11 .lut_mask = 16'hBF00;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N21
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|_~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N14
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\spi_master0|rdreq0~q  & \dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\spi_master0|rdreq0~q ),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hF000;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N30
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|_~3_combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8])))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 16'h8000;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N20
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|_~2_combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & \dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 16'h8000;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N24
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|_~4_combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & 
// (\dpram0|scfifo_component|auto_generated|dpfifo|_~3_combout  & \dpram0|scfifo_component|auto_generated|dpfifo|_~2_combout )))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datac(\dpram0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 16'h8000;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N24
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|_~5_combout  = (!\dpram0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((\dpram0|scfifo_component|auto_generated|dpfifo|full_dff~q ) # ((\timer0|wrreq_fifo~q  & 
// \dpram0|scfifo_component|auto_generated|dpfifo|_~4_combout ))))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\timer0|wrreq_fifo~q ),
	.datac(\dpram0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 16'h5450;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N25
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N18
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (\timer0|wrreq_fifo~q  & !\dpram0|scfifo_component|auto_generated|dpfifo|full_dff~q )

	.dataa(gnd),
	.datab(\timer0|wrreq_fifo~q ),
	.datac(gnd),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h00CC;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneive_lcell_comb \LTC1744_T01_02|Decoder0~0 (
// Equation(s):
// \LTC1744_T01_02|Decoder0~0_combout  = (!\LTC1744_T01_00|Equal3~3_combout  & (!\LTC1744_T01_00|FST3253 [0] & \LTC1744_T01_00|FST3253 [1]))

	.dataa(gnd),
	.datab(\LTC1744_T01_00|Equal3~3_combout ),
	.datac(\LTC1744_T01_00|FST3253 [0]),
	.datad(\LTC1744_T01_00|FST3253 [1]),
	.cin(gnd),
	.combout(\LTC1744_T01_02|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_02|Decoder0~0 .lut_mask = 16'h0300;
defparam \LTC1744_T01_02|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N25
dffeas \LTC1744_T01_00|data_out1[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[0]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out1[0] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneive_lcell_comb \timer0|data_out~45 (
// Equation(s):
// \timer0|data_out~45_combout  = (\timer0|cnt_store_4point [0] & (((\LTC1744_T01_00|data_out1 [0]) # (\timer0|cnt_store_4point [1])))) # (!\timer0|cnt_store_4point [0] & (\LTC1744_T01_00|data_out0 [0] & ((!\timer0|cnt_store_4point [1]))))

	.dataa(\timer0|cnt_store_4point [0]),
	.datab(\LTC1744_T01_00|data_out0 [0]),
	.datac(\LTC1744_T01_00|data_out1 [0]),
	.datad(\timer0|cnt_store_4point [1]),
	.cin(gnd),
	.combout(\timer0|data_out~45_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~45 .lut_mask = 16'hAAE4;
defparam \timer0|data_out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N9
dffeas \LTC1744_T01_00|data_out3[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[0]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out3[0] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cycloneive_lcell_comb \LTC1744_T01_00|data_out2[0]~feeder (
// Equation(s):
// \LTC1744_T01_00|data_out2[0]~feeder_combout  = \data0[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[0]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|data_out2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|data_out2[0]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_00|data_out2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \LTC1744_T01_02|Decoder0~1 (
// Equation(s):
// \LTC1744_T01_02|Decoder0~1_combout  = (!\LTC1744_T01_00|Equal3~3_combout  & (\LTC1744_T01_00|FST3253 [0] & !\LTC1744_T01_00|FST3253 [1]))

	.dataa(gnd),
	.datab(\LTC1744_T01_00|Equal3~3_combout ),
	.datac(\LTC1744_T01_00|FST3253 [0]),
	.datad(\LTC1744_T01_00|FST3253 [1]),
	.cin(gnd),
	.combout(\LTC1744_T01_02|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_02|Decoder0~1 .lut_mask = 16'h0030;
defparam \LTC1744_T01_02|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N11
dffeas \LTC1744_T01_00|data_out2[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|data_out2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out2[0] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneive_lcell_comb \timer0|data_out~46 (
// Equation(s):
// \timer0|data_out~46_combout  = (\timer0|cnt_store_4point [1] & ((\timer0|data_out~45_combout  & (\LTC1744_T01_00|data_out3 [0])) # (!\timer0|data_out~45_combout  & ((\LTC1744_T01_00|data_out2 [0]))))) # (!\timer0|cnt_store_4point [1] & 
// (\timer0|data_out~45_combout ))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\timer0|data_out~45_combout ),
	.datac(\LTC1744_T01_00|data_out3 [0]),
	.datad(\LTC1744_T01_00|data_out2 [0]),
	.cin(gnd),
	.combout(\timer0|data_out~46_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~46 .lut_mask = 16'hE6C4;
defparam \timer0|data_out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneive_lcell_comb \timer0|data_out~47 (
// Equation(s):
// \timer0|data_out~47_combout  = (\timer0|data_out~46_combout  & (\timer0|start_store~q  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer0|data_out~46_combout ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer0|start_store~q ),
	.datad(\timer2|Samp_en_0~q ),
	.cin(gnd),
	.combout(\timer0|data_out~47_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~47 .lut_mask = 16'h80A0;
defparam \timer0|data_out~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N19
dffeas \timer0|data_out[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|data_out~47_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|data_out[0] .is_wysiwyg = "true";
defparam \timer0|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N1
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & (!\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # 
// (!\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & ((\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (!\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N3
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & (\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # 
// (!\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & (!\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & !\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N5
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & (!\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # 
// (!\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & ((\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (!\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N7
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & (\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # 
// (!\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & (!\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & !\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N9
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & (!\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # 
// (!\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & ((\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (!\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N11
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & (\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # 
// (!\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & (!\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & !\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N13
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & (!\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # 
// (!\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & ((\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (!\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N15
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & (\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  $ (GND))) # 
// (!\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & (!\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  & VCC))
// \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY((\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & !\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ))

	.dataa(gnd),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N17
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout  = \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  $ (\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 16'h0FF0;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N19
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N2
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = !\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h0F0F;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N3
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N17
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N16
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\spi_master0|rdreq0~q  & ((\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (!\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) # 
// (!\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [0]))))) # (!\spi_master0|rdreq0~q  & (((\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [0]))))

	.dataa(\spi_master0|rdreq0~q ),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'h72F0;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ (VCC)
// \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N30
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|_~9 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|_~9_combout  = (!\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & (\spi_master0|rdreq0~q  & \dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q ))

	.dataa(gnd),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\spi_master0|rdreq0~q ),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|_~9 .lut_mask = 16'h3000;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N11
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N1
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N0
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\spi_master0|rdreq0~q  & ((\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # 
// (!\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [1]))))) # (!\spi_master0|rdreq0~q  & (((\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [1]))))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datab(\spi_master0|rdreq0~q ),
	.datac(\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hB8F0;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N12
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & (!\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) 
// # (!\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ((\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY((!\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (!\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [1]))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y7_N13
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N3
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N2
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\spi_master0|rdreq0~q  & ((\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) # 
// (!\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [2]))))) # (!\spi_master0|rdreq0~q  & (((\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [2]))))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datab(\spi_master0|rdreq0~q ),
	.datac(\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hB8F0;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N14
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & (\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  $ 
// (GND))) # (!\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & (!\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  & VCC))
// \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY((\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & !\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT 
// ))

	.dataa(gnd),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y7_N15
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N5
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N4
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\spi_master0|rdreq0~q  & (\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # 
// (!\spi_master0|rdreq0~q  & ((\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))) # (!\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datad(\spi_master0|rdreq0~q ),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hD8F0;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N7
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N16
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & (!\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT )) 
// # (!\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ((\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (GND)))
// \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY((!\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (!\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [3]))

	.dataa(gnd),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y7_N17
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N6
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\spi_master0|rdreq0~q  & ((\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))) # 
// (!\spi_master0|rdreq0~q  & (\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [4])))) # (!\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [4]))))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\spi_master0|rdreq0~q ),
	.datac(\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 16'hF870;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N9
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N18
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & (\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  $ 
// (GND))) # (!\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & (!\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  & VCC))
// \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY((\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & !\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT 
// ))

	.dataa(gnd),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y7_N19
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N8
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\spi_master0|rdreq0~q  & ((\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]))) # 
// (!\spi_master0|rdreq0~q  & (\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [5])))) # (!\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [5]))))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\spi_master0|rdreq0~q ),
	.datac(\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 16'hF870;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N29
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N20
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & (!\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT )) 
// # (!\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ((\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # (GND)))
// \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY((!\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # (!\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [5]))

	.dataa(gnd),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y7_N21
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N28
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\spi_master0|rdreq0~q  & ((\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))) # 
// (!\spi_master0|rdreq0~q  & (\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [6])))) # (!\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [6]))))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\spi_master0|rdreq0~q ),
	.datac(\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 16'hF870;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N22
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & (\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  $ 
// (GND))) # (!\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & (!\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  & VCC))
// \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY((\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & !\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT 
// ))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y7_N23
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N31
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N30
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = (\spi_master0|rdreq0~q  & ((\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6])) # 
// (!\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [7]))))) # (!\spi_master0|rdreq0~q  & (((\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [7]))))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datab(\spi_master0|rdreq0~q ),
	.datac(\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 16'hB8F0;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N29
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N24
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout  = (\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & (!\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT )) 
// # (!\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & ((\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ) # (GND)))
// \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  = CARRY((!\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ) # (!\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [7]))

	.dataa(gnd),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.cout(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y7_N25
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N28
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = (\spi_master0|rdreq0~q  & ((\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]))) # 
// (!\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [8])))) # (!\spi_master0|rdreq0~q  & (((\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [8]))))

	.dataa(\spi_master0|rdreq0~q ),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 16'hF870;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N23
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[9] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|low_addressa[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N26
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout  = \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] $ (!\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT )

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .lut_mask = 16'hA5A5;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y7_N27
dffeas \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram0|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N22
cycloneive_lcell_comb \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 (
// Equation(s):
// \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  = (\spi_master0|rdreq0~q  & ((\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]))) # 
// (!\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [9])))) # (!\spi_master0|rdreq0~q  & (((\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [9]))))

	.dataa(\spi_master0|rdreq0~q ),
	.datab(\dpram0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\dpram0|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .lut_mask = 16'hF870;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N25
dffeas \LTC1744_T01_00|data_out2[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[1]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out2[1] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cycloneive_lcell_comb \timer0|data_out~39 (
// Equation(s):
// \timer0|data_out~39_combout  = (\timer0|cnt_store_4point [0] & (((\timer0|cnt_store_4point [1])))) # (!\timer0|cnt_store_4point [0] & ((\timer0|cnt_store_4point [1] & ((\LTC1744_T01_00|data_out2 [1]))) # (!\timer0|cnt_store_4point [1] & 
// (\LTC1744_T01_00|data_out0 [1]))))

	.dataa(\timer0|cnt_store_4point [0]),
	.datab(\LTC1744_T01_00|data_out0 [1]),
	.datac(\LTC1744_T01_00|data_out2 [1]),
	.datad(\timer0|cnt_store_4point [1]),
	.cin(gnd),
	.combout(\timer0|data_out~39_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~39 .lut_mask = 16'hFA44;
defparam \timer0|data_out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N7
dffeas \LTC1744_T01_00|data_out3[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[1]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out3[1] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N13
dffeas \LTC1744_T01_00|data_out1[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[1]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out1[1] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
cycloneive_lcell_comb \timer0|data_out~40 (
// Equation(s):
// \timer0|data_out~40_combout  = (\timer0|data_out~39_combout  & (((\LTC1744_T01_00|data_out3 [1])) # (!\timer0|cnt_store_4point [0]))) # (!\timer0|data_out~39_combout  & (\timer0|cnt_store_4point [0] & ((\LTC1744_T01_00|data_out1 [1]))))

	.dataa(\timer0|data_out~39_combout ),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_00|data_out3 [1]),
	.datad(\LTC1744_T01_00|data_out1 [1]),
	.cin(gnd),
	.combout(\timer0|data_out~40_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~40 .lut_mask = 16'hE6A2;
defparam \timer0|data_out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneive_lcell_comb \timer0|data_out~41 (
// Equation(s):
// \timer0|data_out~41_combout  = (\timer0|data_out~40_combout  & (\timer0|start_store~q  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer0|data_out~40_combout ),
	.datab(\timer0|start_store~q ),
	.datac(\timer2|Samp_en_1~q ),
	.datad(\timer2|Samp_en_0~q ),
	.cin(gnd),
	.combout(\timer0|data_out~41_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~41 .lut_mask = 16'h8088;
defparam \timer0|data_out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N25
dffeas \timer0|data_out[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|data_out~41_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|data_out[1] .is_wysiwyg = "true";
defparam \timer0|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N21
dffeas \LTC1744_T01_00|data_out2[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[2]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out2[2] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N23
dffeas \LTC1744_T01_00|data_out3[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[2]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out3[2] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N5
dffeas \LTC1744_T01_00|data_out1[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[2]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out1[2] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneive_lcell_comb \timer0|data_out~36 (
// Equation(s):
// \timer0|data_out~36_combout  = (\timer0|cnt_store_4point [0] & (((\LTC1744_T01_00|data_out1 [2]) # (\timer0|cnt_store_4point [1])))) # (!\timer0|cnt_store_4point [0] & (\LTC1744_T01_00|data_out0 [2] & ((!\timer0|cnt_store_4point [1]))))

	.dataa(\LTC1744_T01_00|data_out0 [2]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_00|data_out1 [2]),
	.datad(\timer0|cnt_store_4point [1]),
	.cin(gnd),
	.combout(\timer0|data_out~36_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~36 .lut_mask = 16'hCCE2;
defparam \timer0|data_out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneive_lcell_comb \timer0|data_out~37 (
// Equation(s):
// \timer0|data_out~37_combout  = (\timer0|cnt_store_4point [1] & ((\timer0|data_out~36_combout  & ((\LTC1744_T01_00|data_out3 [2]))) # (!\timer0|data_out~36_combout  & (\LTC1744_T01_00|data_out2 [2])))) # (!\timer0|cnt_store_4point [1] & 
// (((\timer0|data_out~36_combout ))))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\LTC1744_T01_00|data_out2 [2]),
	.datac(\LTC1744_T01_00|data_out3 [2]),
	.datad(\timer0|data_out~36_combout ),
	.cin(gnd),
	.combout(\timer0|data_out~37_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~37 .lut_mask = 16'hF588;
defparam \timer0|data_out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cycloneive_lcell_comb \timer0|data_out~38 (
// Equation(s):
// \timer0|data_out~38_combout  = (\timer0|data_out~37_combout  & (\timer0|start_store~q  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer0|data_out~37_combout ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer0|start_store~q ),
	.datad(\timer2|Samp_en_0~q ),
	.cin(gnd),
	.combout(\timer0|data_out~38_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~38 .lut_mask = 16'h80A0;
defparam \timer0|data_out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N25
dffeas \timer0|data_out[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|data_out~38_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|data_out[2] .is_wysiwyg = "true";
defparam \timer0|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N13
dffeas \LTC1744_T01_00|data_out2[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[3]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out2[3] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
cycloneive_lcell_comb \timer0|data_out~42 (
// Equation(s):
// \timer0|data_out~42_combout  = (\timer0|cnt_store_4point [0] & (((\timer0|cnt_store_4point [1])))) # (!\timer0|cnt_store_4point [0] & ((\timer0|cnt_store_4point [1] & ((\LTC1744_T01_00|data_out2 [3]))) # (!\timer0|cnt_store_4point [1] & 
// (\LTC1744_T01_00|data_out0 [3]))))

	.dataa(\timer0|cnt_store_4point [0]),
	.datab(\LTC1744_T01_00|data_out0 [3]),
	.datac(\LTC1744_T01_00|data_out2 [3]),
	.datad(\timer0|cnt_store_4point [1]),
	.cin(gnd),
	.combout(\timer0|data_out~42_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~42 .lut_mask = 16'hFA44;
defparam \timer0|data_out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N23
dffeas \LTC1744_T01_00|data_out3[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[3]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out3[3] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N28
cycloneive_lcell_comb \LTC1744_T01_00|data_out1[3]~feeder (
// Equation(s):
// \LTC1744_T01_00|data_out1[3]~feeder_combout  = \data0[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[3]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|data_out1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|data_out1[3]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_00|data_out1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N29
dffeas \LTC1744_T01_00|data_out1[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|data_out1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out1[3] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N22
cycloneive_lcell_comb \timer0|data_out~43 (
// Equation(s):
// \timer0|data_out~43_combout  = (\timer0|data_out~42_combout  & (((\LTC1744_T01_00|data_out3 [3])) # (!\timer0|cnt_store_4point [0]))) # (!\timer0|data_out~42_combout  & (\timer0|cnt_store_4point [0] & ((\LTC1744_T01_00|data_out1 [3]))))

	.dataa(\timer0|data_out~42_combout ),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_00|data_out3 [3]),
	.datad(\LTC1744_T01_00|data_out1 [3]),
	.cin(gnd),
	.combout(\timer0|data_out~43_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~43 .lut_mask = 16'hE6A2;
defparam \timer0|data_out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneive_lcell_comb \timer0|data_out~44 (
// Equation(s):
// \timer0|data_out~44_combout  = (\timer0|start_store~q  & (\timer0|data_out~43_combout  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer2|Samp_en_0~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer0|start_store~q ),
	.datad(\timer0|data_out~43_combout ),
	.cin(gnd),
	.combout(\timer0|data_out~44_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~44 .lut_mask = 16'hD000;
defparam \timer0|data_out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N15
dffeas \timer0|data_out[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|data_out~44_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|data_out[3] .is_wysiwyg = "true";
defparam \timer0|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N17
dffeas \LTC1744_T01_00|data_out1[12] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[12]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out1[12] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneive_lcell_comb \timer0|data_out~33 (
// Equation(s):
// \timer0|data_out~33_combout  = (\timer0|cnt_store_4point [0] & (((\LTC1744_T01_00|data_out1 [12]) # (\timer0|cnt_store_4point [1])))) # (!\timer0|cnt_store_4point [0] & (\LTC1744_T01_00|data_out0 [12] & ((!\timer0|cnt_store_4point [1]))))

	.dataa(\timer0|cnt_store_4point [0]),
	.datab(\LTC1744_T01_00|data_out0 [12]),
	.datac(\LTC1744_T01_00|data_out1 [12]),
	.datad(\timer0|cnt_store_4point [1]),
	.cin(gnd),
	.combout(\timer0|data_out~33_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~33 .lut_mask = 16'hAAE4;
defparam \timer0|data_out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N31
dffeas \LTC1744_T01_00|data_out3[12] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[12]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out3[12] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N29
dffeas \LTC1744_T01_00|data_out2[12] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[12]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out2[12] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneive_lcell_comb \timer0|data_out~34 (
// Equation(s):
// \timer0|data_out~34_combout  = (\timer0|data_out~33_combout  & (((\LTC1744_T01_00|data_out3 [12])) # (!\timer0|cnt_store_4point [1]))) # (!\timer0|data_out~33_combout  & (\timer0|cnt_store_4point [1] & ((\LTC1744_T01_00|data_out2 [12]))))

	.dataa(\timer0|data_out~33_combout ),
	.datab(\timer0|cnt_store_4point [1]),
	.datac(\LTC1744_T01_00|data_out3 [12]),
	.datad(\LTC1744_T01_00|data_out2 [12]),
	.cin(gnd),
	.combout(\timer0|data_out~34_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~34 .lut_mask = 16'hE6A2;
defparam \timer0|data_out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneive_lcell_comb \timer0|data_out~35 (
// Equation(s):
// \timer0|data_out~35_combout  = (\timer2|Samp_en_0~q  & (((\timer0|start_store~q  & \timer0|data_out~34_combout )) # (!\timer2|Samp_en_1~q ))) # (!\timer2|Samp_en_0~q  & (((\timer0|start_store~q  & \timer0|data_out~34_combout ))))

	.dataa(\timer2|Samp_en_0~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer0|start_store~q ),
	.datad(\timer0|data_out~34_combout ),
	.cin(gnd),
	.combout(\timer0|data_out~35_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~35 .lut_mask = 16'hF222;
defparam \timer0|data_out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N21
dffeas \timer0|data_out[12] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|data_out~35_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|data_out[12] .is_wysiwyg = "true";
defparam \timer0|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N1
dffeas \LTC1744_T01_00|data_out1[14] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[14]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out1[14] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneive_lcell_comb \timer0|data_out~27 (
// Equation(s):
// \timer0|data_out~27_combout  = (\timer0|cnt_store_4point [0] & (((\LTC1744_T01_00|data_out1 [14]) # (\timer0|cnt_store_4point [1])))) # (!\timer0|cnt_store_4point [0] & (\LTC1744_T01_00|data_out0 [14] & ((!\timer0|cnt_store_4point [1]))))

	.dataa(\LTC1744_T01_00|data_out0 [14]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_00|data_out1 [14]),
	.datad(\timer0|cnt_store_4point [1]),
	.cin(gnd),
	.combout(\timer0|data_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~27 .lut_mask = 16'hCCE2;
defparam \timer0|data_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N1
dffeas \LTC1744_T01_00|data_out3[14] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[14]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out3[14] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneive_lcell_comb \LTC1744_T01_00|data_out2[14]~feeder (
// Equation(s):
// \LTC1744_T01_00|data_out2[14]~feeder_combout  = \data0[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[14]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|data_out2[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|data_out2[14]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_00|data_out2[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N25
dffeas \LTC1744_T01_00|data_out2[14] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|data_out2[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out2[14] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneive_lcell_comb \timer0|data_out~28 (
// Equation(s):
// \timer0|data_out~28_combout  = (\timer0|cnt_store_4point [1] & ((\timer0|data_out~27_combout  & (\LTC1744_T01_00|data_out3 [14])) # (!\timer0|data_out~27_combout  & ((\LTC1744_T01_00|data_out2 [14]))))) # (!\timer0|cnt_store_4point [1] & 
// (\timer0|data_out~27_combout ))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\timer0|data_out~27_combout ),
	.datac(\LTC1744_T01_00|data_out3 [14]),
	.datad(\LTC1744_T01_00|data_out2 [14]),
	.cin(gnd),
	.combout(\timer0|data_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~28 .lut_mask = 16'hE6C4;
defparam \timer0|data_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
cycloneive_lcell_comb \timer0|data_out~29 (
// Equation(s):
// \timer0|data_out~29_combout  = (\timer2|Samp_en_1~q  & (((\timer0|start_store~q  & \timer0|data_out~28_combout )))) # (!\timer2|Samp_en_1~q  & ((\timer2|Samp_en_0~q ) # ((\timer0|start_store~q  & \timer0|data_out~28_combout ))))

	.dataa(\timer2|Samp_en_1~q ),
	.datab(\timer2|Samp_en_0~q ),
	.datac(\timer0|start_store~q ),
	.datad(\timer0|data_out~28_combout ),
	.cin(gnd),
	.combout(\timer0|data_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~29 .lut_mask = 16'hF444;
defparam \timer0|data_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N11
dffeas \timer0|data_out[14] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|data_out~29_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|data_out[14] .is_wysiwyg = "true";
defparam \timer0|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N31
dffeas \LTC1744_T01_00|data_out2[15] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[15]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out2[15] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cycloneive_lcell_comb \timer0|data_out~30 (
// Equation(s):
// \timer0|data_out~30_combout  = (\timer0|cnt_store_4point [0] & (((\timer0|cnt_store_4point [1])))) # (!\timer0|cnt_store_4point [0] & ((\timer0|cnt_store_4point [1] & ((\LTC1744_T01_00|data_out2 [15]))) # (!\timer0|cnt_store_4point [1] & 
// (\LTC1744_T01_00|data_out0 [15]))))

	.dataa(\timer0|cnt_store_4point [0]),
	.datab(\LTC1744_T01_00|data_out0 [15]),
	.datac(\LTC1744_T01_00|data_out2 [15]),
	.datad(\timer0|cnt_store_4point [1]),
	.cin(gnd),
	.combout(\timer0|data_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~30 .lut_mask = 16'hFA44;
defparam \timer0|data_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N13
dffeas \LTC1744_T01_00|data_out3[15] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[15]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out3[15] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneive_lcell_comb \LTC1744_T01_00|data_out1[15]~feeder (
// Equation(s):
// \LTC1744_T01_00|data_out1[15]~feeder_combout  = \data0[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[15]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|data_out1[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|data_out1[15]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_00|data_out1[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N13
dffeas \LTC1744_T01_00|data_out1[15] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|data_out1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out1[15] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneive_lcell_comb \timer0|data_out~31 (
// Equation(s):
// \timer0|data_out~31_combout  = (\timer0|data_out~30_combout  & (((\LTC1744_T01_00|data_out3 [15])) # (!\timer0|cnt_store_4point [0]))) # (!\timer0|data_out~30_combout  & (\timer0|cnt_store_4point [0] & ((\LTC1744_T01_00|data_out1 [15]))))

	.dataa(\timer0|data_out~30_combout ),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_00|data_out3 [15]),
	.datad(\LTC1744_T01_00|data_out1 [15]),
	.cin(gnd),
	.combout(\timer0|data_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~31 .lut_mask = 16'hE6A2;
defparam \timer0|data_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cycloneive_lcell_comb \timer0|data_out~32 (
// Equation(s):
// \timer0|data_out~32_combout  = (\timer0|data_out~31_combout  & (\timer0|start_store~q  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer0|data_out~31_combout ),
	.datab(\timer0|start_store~q ),
	.datac(\timer2|Samp_en_1~q ),
	.datad(\timer2|Samp_en_0~q ),
	.cin(gnd),
	.combout(\timer0|data_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~32 .lut_mask = 16'h8088;
defparam \timer0|data_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N23
dffeas \timer0|data_out[15] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|data_out~32_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|data_out[15] .is_wysiwyg = "true";
defparam \timer0|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\dpram0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\timer0|data_out [15],\timer0|data_out [14],\timer0|data_out [12],\timer0|data_out [3],\timer0|data_out [2],\timer0|data_out [1],\timer0|data_out [0]}),
	.portaaddr({\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|altsyncram_h7e1:FIFOram|ALTSYNCRAM";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 10;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 9;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 1023;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 10;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 9;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 1023;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneive_lcell_comb \spi_master0|data_temp[12]~11 (
// Equation(s):
// \spi_master0|data_temp[12]~11_combout  = (\spi_master0|Equal10~3_combout  & (((!\spi_master0|Equal0~0_combout ) # (!\spi_master0|cnt_send_words [2])) # (!\spi_master0|Equal7~0_combout )))

	.dataa(\spi_master0|Equal7~0_combout ),
	.datab(\spi_master0|Equal10~3_combout ),
	.datac(\spi_master0|cnt_send_words [2]),
	.datad(\spi_master0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\spi_master0|data_temp[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp[12]~11 .lut_mask = 16'h4CCC;
defparam \spi_master0|data_temp[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # (!\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \spi_master0|always10~5 (
// Equation(s):
// \spi_master0|always10~5_combout  = (\spi_master0|cnt_send_words [2] & (\spi_master0|cnt_send_words [1] & \spi_master0|cnt_send_words [3]))

	.dataa(gnd),
	.datab(\spi_master0|cnt_send_words [2]),
	.datac(\spi_master0|cnt_send_words [1]),
	.datad(\spi_master0|cnt_send_words [3]),
	.cin(gnd),
	.combout(\spi_master0|always10~5_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|always10~5 .lut_mask = 16'hC000;
defparam \spi_master0|always10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \spi_master0|LessThan7~0 (
// Equation(s):
// \spi_master0|LessThan7~0_combout  = (\spi_master0|always10~5_combout  & (\spi_master0|cnt_send_words [4] & (\spi_master0|cnt_send_words [0] & \spi_master0|cnt_send_words [6])))

	.dataa(\spi_master0|always10~5_combout ),
	.datab(\spi_master0|cnt_send_words [4]),
	.datac(\spi_master0|cnt_send_words [0]),
	.datad(\spi_master0|cnt_send_words [6]),
	.cin(gnd),
	.combout(\spi_master0|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|LessThan7~0 .lut_mask = 16'h8000;
defparam \spi_master0|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N14
cycloneive_lcell_comb \spi_master0|LessThan2~0 (
// Equation(s):
// \spi_master0|LessThan2~0_combout  = (!\spi_master0|cnt_send_words [8] & (!\spi_master0|cnt_send_words [7] & ((!\spi_master0|cnt_send_words [5]) # (!\spi_master0|cnt_send_words [6]))))

	.dataa(\spi_master0|cnt_send_words [6]),
	.datab(\spi_master0|cnt_send_words [8]),
	.datac(\spi_master0|cnt_send_words [5]),
	.datad(\spi_master0|cnt_send_words [7]),
	.cin(gnd),
	.combout(\spi_master0|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|LessThan2~0 .lut_mask = 16'h0013;
defparam \spi_master0|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \spi_master0|rdreq1~0 (
// Equation(s):
// \spi_master0|rdreq1~0_combout  = (!\spi_master0|cnt_send_words [10] & (((!\spi_master0|LessThan7~0_combout  & \spi_master0|LessThan2~0_combout )) # (!\spi_master0|cnt_send_words [9])))

	.dataa(\spi_master0|cnt_send_words [9]),
	.datab(\spi_master0|LessThan7~0_combout ),
	.datac(\spi_master0|LessThan2~0_combout ),
	.datad(\spi_master0|cnt_send_words [10]),
	.cin(gnd),
	.combout(\spi_master0|rdreq1~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|rdreq1~0 .lut_mask = 16'h0075;
defparam \spi_master0|rdreq1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneive_lcell_comb \spi_master0|always13~0 (
// Equation(s):
// \spi_master0|always13~0_combout  = (\spi_master0|cnt_send_words [10] & ((\spi_master0|cnt_send_words [9]) # (\spi_master0|LessThan5~0_combout )))

	.dataa(\spi_master0|cnt_send_words [9]),
	.datab(gnd),
	.datac(\spi_master0|LessThan5~0_combout ),
	.datad(\spi_master0|cnt_send_words [10]),
	.cin(gnd),
	.combout(\spi_master0|always13~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|always13~0 .lut_mask = 16'hFA00;
defparam \spi_master0|always13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_lcell_comb \spi_master0|rdreq1~1 (
// Equation(s):
// \spi_master0|rdreq1~1_combout  = (!\spi_master0|rdreq1~0_combout  & (!\spi_master0|always13~0_combout  & (\spi_master0|add_cnt_send_words~combout  & \spi_master0|cnt_send_words [11])))

	.dataa(\spi_master0|rdreq1~0_combout ),
	.datab(\spi_master0|always13~0_combout ),
	.datac(\spi_master0|add_cnt_send_words~combout ),
	.datad(\spi_master0|cnt_send_words [11]),
	.cin(gnd),
	.combout(\spi_master0|rdreq1~1_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|rdreq1~1 .lut_mask = 16'h1000;
defparam \spi_master0|rdreq1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N1
dffeas \spi_master0|rdreq1 (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|rdreq1~1_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|rdreq1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|rdreq1 .is_wysiwyg = "true";
defparam \spi_master0|rdreq1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\spi_master0|rdreq1~q  & \dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q )

	.dataa(gnd),
	.datab(\spi_master0|rdreq1~q ),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hC0C0;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N15
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & ((VCC)))) # (!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (((VCC) # (!\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY((!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (!\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hA509;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & 
// (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ (((\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # (!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT 
//  & ((\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]) # ((GND))))
// \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY((\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ (\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 16'h5A6F;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N15
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  & 
// (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & ((VCC)))) # (!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  & 
// (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] $ (((VCC) # (!\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  = CARRY((!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  & 
// (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] $ (!\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 16'hA509;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N17
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout  = \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  $ 
// (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .lut_mask = 16'h0FF0;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N19
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|_~8 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|_~8_combout  = (!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & (!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & !\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8])))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|_~8 .lut_mask = 16'h0001;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & (\dpram1|scfifo_component|auto_generated|dpfifo|_~8_combout  & 
// !\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))

	.dataa(gnd),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 16'h00C0;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|_~6 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|_~6_combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (((\dpram1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout )))) # (!\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\dpram1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # (!\dpram1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((\dpram1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )))))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|_~6 .lut_mask = 16'hD1FC;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N25
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|_~7 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|_~7_combout  = (!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & !\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|_~7 .lut_mask = 16'h0001;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (((\dpram1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )))) # 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  & ((\dpram1|scfifo_component|auto_generated|dpfifo|_~7_combout ))))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 16'hCCA0;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # (!\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ))))) # 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ))) # 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .lut_mask = 16'hB2D4;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|_~11 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|_~11_combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|_~6_combout  & (((\dpram1|scfifo_component|auto_generated|dpfifo|full_dff~q ) # 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout )) # (!\timer0|wrreq_fifo~q )))

	.dataa(\timer0|wrreq_fifo~q ),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|_~11 .lut_mask = 16'hDF00;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N31
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|_~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|_~10 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|_~10_combout  = (\timer0|wrreq_fifo~q  & (\dpram1|scfifo_component|auto_generated|dpfifo|full_dff~q  $ (((!\spi_master0|rdreq1~q ) # (!\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q ))))) # 
// (!\timer0|wrreq_fifo~q  & (((\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \spi_master0|rdreq1~q ))))

	.dataa(\timer0|wrreq_fifo~q ),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\spi_master0|rdreq1~q ),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|_~10 .lut_mask = 16'hD222;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N1
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # (!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT 
//  & ((\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # ((GND))))
// \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N3
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ((VCC)))) # (!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY((!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (!\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (((\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # (!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT 
//  & ((\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # ((GND))))
// \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY((\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N7
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ((VCC)))) # (!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (((VCC) # (!\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY((!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (!\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N9
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (((\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # (!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT 
//  & ((\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # ((GND))))
// \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY((\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h5A6F;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N11
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N13
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|_~2_combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 16'h8000;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|_~3_combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 16'h8000;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|_~4_combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|_~2_combout  & (\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & 
// (\dpram1|scfifo_component|auto_generated|dpfifo|_~3_combout  & \dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8])))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 16'h8000;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|_~5_combout  = (!\dpram1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((\dpram1|scfifo_component|auto_generated|dpfifo|full_dff~q ) # ((\timer0|wrreq_fifo~q  & 
// \dpram1|scfifo_component|auto_generated|dpfifo|_~4_combout ))))

	.dataa(\timer0|wrreq_fifo~q ),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 16'h00F8;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N3
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (\timer0|wrreq_fifo~q  & !\dpram1|scfifo_component|auto_generated|dpfifo|full_dff~q )

	.dataa(\timer0|wrreq_fifo~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h00AA;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneive_io_ibuf \data1[0]~input (
	.i(data1[0]),
	.ibar(gnd),
	.o(\data1[0]~input_o ));
// synopsys translate_off
defparam \data1[0]~input .bus_hold = "false";
defparam \data1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y8_N7
dffeas \LTC1744_T01_01|data_out0[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[0]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out0[0] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N13
dffeas \LTC1744_T01_01|data_out2[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[0]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out2[0] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneive_lcell_comb \timer1|data_out~45 (
// Equation(s):
// \timer1|data_out~45_combout  = (\timer0|cnt_store_4point [1] & ((\timer0|cnt_store_4point [0]) # ((\LTC1744_T01_01|data_out2 [0])))) # (!\timer0|cnt_store_4point [1] & (!\timer0|cnt_store_4point [0] & (\LTC1744_T01_01|data_out0 [0])))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_01|data_out0 [0]),
	.datad(\LTC1744_T01_01|data_out2 [0]),
	.cin(gnd),
	.combout(\timer1|data_out~45_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~45 .lut_mask = 16'hBA98;
defparam \timer1|data_out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N23
dffeas \LTC1744_T01_01|data_out3[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[0]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out3[0] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneive_lcell_comb \LTC1744_T01_01|data_out1[0]~feeder (
// Equation(s):
// \LTC1744_T01_01|data_out1[0]~feeder_combout  = \data1[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data1[0]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_01|data_out1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_01|data_out1[0]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_01|data_out1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N29
dffeas \LTC1744_T01_01|data_out1[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_01|data_out1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out1[0] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneive_lcell_comb \timer1|data_out~46 (
// Equation(s):
// \timer1|data_out~46_combout  = (\timer0|cnt_store_4point [0] & ((\timer1|data_out~45_combout  & (\LTC1744_T01_01|data_out3 [0])) # (!\timer1|data_out~45_combout  & ((\LTC1744_T01_01|data_out1 [0]))))) # (!\timer0|cnt_store_4point [0] & 
// (\timer1|data_out~45_combout ))

	.dataa(\timer0|cnt_store_4point [0]),
	.datab(\timer1|data_out~45_combout ),
	.datac(\LTC1744_T01_01|data_out3 [0]),
	.datad(\LTC1744_T01_01|data_out1 [0]),
	.cin(gnd),
	.combout(\timer1|data_out~46_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~46 .lut_mask = 16'hE6C4;
defparam \timer1|data_out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cycloneive_lcell_comb \timer1|data_out~47 (
// Equation(s):
// \timer1|data_out~47_combout  = (\timer0|start_store~q  & (\timer1|data_out~46_combout  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer0|start_store~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer2|Samp_en_0~q ),
	.datad(\timer1|data_out~46_combout ),
	.cin(gnd),
	.combout(\timer1|data_out~47_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~47 .lut_mask = 16'h8A00;
defparam \timer1|data_out~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N31
dffeas \timer1|data_out[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer1|data_out~47_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer1|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \timer1|data_out[0] .is_wysiwyg = "true";
defparam \timer1|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y12_N3
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & (!\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & ((\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (!\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y12_N5
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & (\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & (!\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & !\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y12_N7
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & (!\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & ((\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (!\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y12_N9
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & (\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & (!\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & !\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y12_N11
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & (!\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & ((\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (!\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y12_N13
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & (\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & (!\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & !\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y12_N15
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & (!\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & ((\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (!\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y12_N17
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & (\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  $ (GND))) # 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & (!\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  & VCC))
// \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY((\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & !\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ))

	.dataa(gnd),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y12_N19
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout  = \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  $ (\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 16'h0FF0;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y12_N21
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = !\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h0F0F;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N23
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N21
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\spi_master0|rdreq1~q  & ((\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (!\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) # 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [0]))))) # (!\spi_master0|rdreq1~q  & (((\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [0]))))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(\spi_master0|rdreq1~q ),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'h74F0;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ (VCC)
// \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|_~9 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|_~9_combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\spi_master0|rdreq1~q  & !\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\spi_master0|rdreq1~q ),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|_~9 .lut_mask = 16'h0808;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N9
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N1
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\spi_master0|rdreq1~q  & ((\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [1]))))) # (!\spi_master0|rdreq1~q  & (((\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [1]))))

	.dataa(\spi_master0|rdreq1~q ),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hD8F0;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N3
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & (!\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) 
// # (!\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ((\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY((!\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (!\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [1]))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N11
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\spi_master0|rdreq1~q  & ((\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))) # 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [2])))) # (!\spi_master0|rdreq1~q  & (((\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [2]))))

	.dataa(\spi_master0|rdreq1~q ),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hF870;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N29
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & (\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  $ 
// (GND))) # (!\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & (!\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  & VCC))
// \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY((\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & !\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT 
// ))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N13
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\spi_master0|rdreq1~q  & ((\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]))) # 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [3])))) # (!\spi_master0|rdreq1~q  & (((\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))

	.dataa(\spi_master0|rdreq1~q ),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hF870;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & (!\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT )) 
// # (!\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ((\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (GND)))
// \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY((!\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (!\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [3]))

	.dataa(gnd),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N15
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N7
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (\spi_master0|rdreq1~q  & ((\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) # 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [4]))))) # (!\spi_master0|rdreq1~q  & (((\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [4]))))

	.dataa(\spi_master0|rdreq1~q ),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 16'hD8F0;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N9
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & (\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  $ 
// (GND))) # (!\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & (!\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  & VCC))
// \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY((\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & !\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT 
// ))

	.dataa(gnd),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N17
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\spi_master0|rdreq1~q  & ((\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]))) # 
// (!\spi_master0|rdreq1~q  & (\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [5])))) # (!\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [5]))))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\spi_master0|rdreq1~q ),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 16'hF870;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N11
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & (!\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT )) 
// # (!\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ((\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # (GND)))
// \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY((!\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # (!\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [5]))

	.dataa(gnd),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N19
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\spi_master0|rdreq1~q  & ((\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))) # 
// (!\spi_master0|rdreq1~q  & (\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [6])))) # (!\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [6]))))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\spi_master0|rdreq1~q ),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 16'hF870;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N27
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & (\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  $ 
// (GND))) # (!\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & (!\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  & VCC))
// \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY((\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & !\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT 
// ))

	.dataa(gnd),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N21
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = (\spi_master0|rdreq1~q  & ((\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]))) # 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [7])))) # (!\spi_master0|rdreq1~q  & (((\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [7]))))

	.dataa(\spi_master0|rdreq1~q ),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 16'hF870;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & (!\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT )) 
// # (!\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & ((\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ) # (GND)))
// \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  = CARRY((!\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ) # (!\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [7]))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.cout(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 16'h5A5F;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N23
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N5
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = (\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\spi_master0|rdreq1~q  & (\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7])) # 
// (!\spi_master0|rdreq1~q  & ((\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [8]))))) # (!\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [8]))))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datad(\spi_master0|rdreq1~q ),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 16'hB8F0;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N31
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[9] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|low_addressa[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout  = \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  $ (!\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.cin(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .lut_mask = 16'hF00F;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N25
dffeas \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram1|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneive_lcell_comb \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 (
// Equation(s):
// \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  = (\spi_master0|rdreq1~q  & ((\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]))) # 
// (!\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [9])))) # (!\spi_master0|rdreq1~q  & (((\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [9]))))

	.dataa(\spi_master0|rdreq1~q ),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .lut_mask = 16'hF870;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N15
cycloneive_io_ibuf \data1[1]~input (
	.i(data1[1]),
	.ibar(gnd),
	.o(\data1[1]~input_o ));
// synopsys translate_off
defparam \data1[1]~input .bus_hold = "false";
defparam \data1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y8_N21
dffeas \LTC1744_T01_01|data_out2[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[1]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out2[1] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N7
dffeas \LTC1744_T01_01|data_out3[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[1]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out3[1] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N31
dffeas \LTC1744_T01_01|data_out0[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[1]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out0[1] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneive_lcell_comb \LTC1744_T01_01|data_out1[1]~feeder (
// Equation(s):
// \LTC1744_T01_01|data_out1[1]~feeder_combout  = \data1[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data1[1]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_01|data_out1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_01|data_out1[1]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_01|data_out1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N5
dffeas \LTC1744_T01_01|data_out1[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_01|data_out1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out1[1] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneive_lcell_comb \timer1|data_out~39 (
// Equation(s):
// \timer1|data_out~39_combout  = (\timer0|cnt_store_4point [1] & (\timer0|cnt_store_4point [0])) # (!\timer0|cnt_store_4point [1] & ((\timer0|cnt_store_4point [0] & ((\LTC1744_T01_01|data_out1 [1]))) # (!\timer0|cnt_store_4point [0] & 
// (\LTC1744_T01_01|data_out0 [1]))))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_01|data_out0 [1]),
	.datad(\LTC1744_T01_01|data_out1 [1]),
	.cin(gnd),
	.combout(\timer1|data_out~39_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~39 .lut_mask = 16'hDC98;
defparam \timer1|data_out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneive_lcell_comb \timer1|data_out~40 (
// Equation(s):
// \timer1|data_out~40_combout  = (\timer0|cnt_store_4point [1] & ((\timer1|data_out~39_combout  & ((\LTC1744_T01_01|data_out3 [1]))) # (!\timer1|data_out~39_combout  & (\LTC1744_T01_01|data_out2 [1])))) # (!\timer0|cnt_store_4point [1] & 
// (((\timer1|data_out~39_combout ))))

	.dataa(\LTC1744_T01_01|data_out2 [1]),
	.datab(\timer0|cnt_store_4point [1]),
	.datac(\LTC1744_T01_01|data_out3 [1]),
	.datad(\timer1|data_out~39_combout ),
	.cin(gnd),
	.combout(\timer1|data_out~40_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~40 .lut_mask = 16'hF388;
defparam \timer1|data_out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cycloneive_lcell_comb \timer1|data_out~41 (
// Equation(s):
// \timer1|data_out~41_combout  = (\timer0|start_store~q  & (\timer1|data_out~40_combout  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer0|start_store~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer2|Samp_en_0~q ),
	.datad(\timer1|data_out~40_combout ),
	.cin(gnd),
	.combout(\timer1|data_out~41_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~41 .lut_mask = 16'h8A00;
defparam \timer1|data_out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N19
dffeas \timer1|data_out[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer1|data_out~41_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer1|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \timer1|data_out[1] .is_wysiwyg = "true";
defparam \timer1|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cycloneive_io_ibuf \data1[2]~input (
	.i(data1[2]),
	.ibar(gnd),
	.o(\data1[2]~input_o ));
// synopsys translate_off
defparam \data1[2]~input .bus_hold = "false";
defparam \data1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneive_lcell_comb \LTC1744_T01_01|data_out1[2]~feeder (
// Equation(s):
// \LTC1744_T01_01|data_out1[2]~feeder_combout  = \data1[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data1[2]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_01|data_out1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_01|data_out1[2]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_01|data_out1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N9
dffeas \LTC1744_T01_01|data_out1[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_01|data_out1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out1[2] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N27
dffeas \LTC1744_T01_01|data_out3[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[2]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out3[2] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N3
dffeas \LTC1744_T01_01|data_out0[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[2]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out0[2] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N25
dffeas \LTC1744_T01_01|data_out2[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[2]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out2[2] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneive_lcell_comb \timer1|data_out~36 (
// Equation(s):
// \timer1|data_out~36_combout  = (\timer0|cnt_store_4point [1] & ((\timer0|cnt_store_4point [0]) # ((\LTC1744_T01_01|data_out2 [2])))) # (!\timer0|cnt_store_4point [1] & (!\timer0|cnt_store_4point [0] & (\LTC1744_T01_01|data_out0 [2])))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_01|data_out0 [2]),
	.datad(\LTC1744_T01_01|data_out2 [2]),
	.cin(gnd),
	.combout(\timer1|data_out~36_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~36 .lut_mask = 16'hBA98;
defparam \timer1|data_out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneive_lcell_comb \timer1|data_out~37 (
// Equation(s):
// \timer1|data_out~37_combout  = (\timer0|cnt_store_4point [0] & ((\timer1|data_out~36_combout  & ((\LTC1744_T01_01|data_out3 [2]))) # (!\timer1|data_out~36_combout  & (\LTC1744_T01_01|data_out1 [2])))) # (!\timer0|cnt_store_4point [0] & 
// (((\timer1|data_out~36_combout ))))

	.dataa(\timer0|cnt_store_4point [0]),
	.datab(\LTC1744_T01_01|data_out1 [2]),
	.datac(\LTC1744_T01_01|data_out3 [2]),
	.datad(\timer1|data_out~36_combout ),
	.cin(gnd),
	.combout(\timer1|data_out~37_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~37 .lut_mask = 16'hF588;
defparam \timer1|data_out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cycloneive_lcell_comb \timer1|data_out~38 (
// Equation(s):
// \timer1|data_out~38_combout  = (\timer0|start_store~q  & (\timer1|data_out~37_combout  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer0|start_store~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer2|Samp_en_0~q ),
	.datad(\timer1|data_out~37_combout ),
	.cin(gnd),
	.combout(\timer1|data_out~38_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~38 .lut_mask = 16'h8A00;
defparam \timer1|data_out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N1
dffeas \timer1|data_out[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer1|data_out~38_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer1|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \timer1|data_out[2] .is_wysiwyg = "true";
defparam \timer1|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \data1[3]~input (
	.i(data1[3]),
	.ibar(gnd),
	.o(\data1[3]~input_o ));
// synopsys translate_off
defparam \data1[3]~input .bus_hold = "false";
defparam \data1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y8_N17
dffeas \LTC1744_T01_01|data_out2[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[3]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out2[3] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N19
dffeas \LTC1744_T01_01|data_out3[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[3]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out3[3] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N11
dffeas \LTC1744_T01_01|data_out0[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[3]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out0[3] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N17
dffeas \LTC1744_T01_01|data_out1[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[3]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out1[3] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneive_lcell_comb \timer1|data_out~42 (
// Equation(s):
// \timer1|data_out~42_combout  = (\timer0|cnt_store_4point [1] & (\timer0|cnt_store_4point [0])) # (!\timer0|cnt_store_4point [1] & ((\timer0|cnt_store_4point [0] & ((\LTC1744_T01_01|data_out1 [3]))) # (!\timer0|cnt_store_4point [0] & 
// (\LTC1744_T01_01|data_out0 [3]))))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_01|data_out0 [3]),
	.datad(\LTC1744_T01_01|data_out1 [3]),
	.cin(gnd),
	.combout(\timer1|data_out~42_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~42 .lut_mask = 16'hDC98;
defparam \timer1|data_out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneive_lcell_comb \timer1|data_out~43 (
// Equation(s):
// \timer1|data_out~43_combout  = (\timer0|cnt_store_4point [1] & ((\timer1|data_out~42_combout  & ((\LTC1744_T01_01|data_out3 [3]))) # (!\timer1|data_out~42_combout  & (\LTC1744_T01_01|data_out2 [3])))) # (!\timer0|cnt_store_4point [1] & 
// (((\timer1|data_out~42_combout ))))

	.dataa(\LTC1744_T01_01|data_out2 [3]),
	.datab(\timer0|cnt_store_4point [1]),
	.datac(\LTC1744_T01_01|data_out3 [3]),
	.datad(\timer1|data_out~42_combout ),
	.cin(gnd),
	.combout(\timer1|data_out~43_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~43 .lut_mask = 16'hF388;
defparam \timer1|data_out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cycloneive_lcell_comb \timer1|data_out~44 (
// Equation(s):
// \timer1|data_out~44_combout  = (\timer0|start_store~q  & (\timer1|data_out~43_combout  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer0|start_store~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer2|Samp_en_0~q ),
	.datad(\timer1|data_out~43_combout ),
	.cin(gnd),
	.combout(\timer1|data_out~44_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~44 .lut_mask = 16'h8A00;
defparam \timer1|data_out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N13
dffeas \timer1|data_out[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer1|data_out~44_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer1|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \timer1|data_out[3] .is_wysiwyg = "true";
defparam \timer1|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
cycloneive_io_ibuf \data1[12]~input (
	.i(data1[12]),
	.ibar(gnd),
	.o(\data1[12]~input_o ));
// synopsys translate_off
defparam \data1[12]~input .bus_hold = "false";
defparam \data1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y8_N5
dffeas \LTC1744_T01_01|data_out2[12] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[12]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out2[12] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N23
dffeas \LTC1744_T01_01|data_out0[12] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[12]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out0[12] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out0[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneive_lcell_comb \timer1|data_out~33 (
// Equation(s):
// \timer1|data_out~33_combout  = (\timer0|cnt_store_4point [1] & ((\LTC1744_T01_01|data_out2 [12]) # ((\timer0|cnt_store_4point [0])))) # (!\timer0|cnt_store_4point [1] & (((\LTC1744_T01_01|data_out0 [12] & !\timer0|cnt_store_4point [0]))))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\LTC1744_T01_01|data_out2 [12]),
	.datac(\LTC1744_T01_01|data_out0 [12]),
	.datad(\timer0|cnt_store_4point [0]),
	.cin(gnd),
	.combout(\timer1|data_out~33_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~33 .lut_mask = 16'hAAD8;
defparam \timer1|data_out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N31
dffeas \LTC1744_T01_01|data_out3[12] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[12]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out3[12] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneive_lcell_comb \LTC1744_T01_01|data_out1[12]~feeder (
// Equation(s):
// \LTC1744_T01_01|data_out1[12]~feeder_combout  = \data1[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data1[12]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_01|data_out1[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_01|data_out1[12]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_01|data_out1[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N21
dffeas \LTC1744_T01_01|data_out1[12] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_01|data_out1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out1[12] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
cycloneive_lcell_comb \timer1|data_out~34 (
// Equation(s):
// \timer1|data_out~34_combout  = (\timer0|cnt_store_4point [0] & ((\timer1|data_out~33_combout  & (\LTC1744_T01_01|data_out3 [12])) # (!\timer1|data_out~33_combout  & ((\LTC1744_T01_01|data_out1 [12]))))) # (!\timer0|cnt_store_4point [0] & 
// (\timer1|data_out~33_combout ))

	.dataa(\timer0|cnt_store_4point [0]),
	.datab(\timer1|data_out~33_combout ),
	.datac(\LTC1744_T01_01|data_out3 [12]),
	.datad(\LTC1744_T01_01|data_out1 [12]),
	.cin(gnd),
	.combout(\timer1|data_out~34_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~34 .lut_mask = 16'hE6C4;
defparam \timer1|data_out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneive_lcell_comb \timer1|data_out~35 (
// Equation(s):
// \timer1|data_out~35_combout  = (\timer2|Samp_en_0~q  & (((\timer0|start_store~q  & \timer1|data_out~34_combout )) # (!\timer2|Samp_en_1~q ))) # (!\timer2|Samp_en_0~q  & (((\timer0|start_store~q  & \timer1|data_out~34_combout ))))

	.dataa(\timer2|Samp_en_0~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer0|start_store~q ),
	.datad(\timer1|data_out~34_combout ),
	.cin(gnd),
	.combout(\timer1|data_out~35_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~35 .lut_mask = 16'hF222;
defparam \timer1|data_out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N15
dffeas \timer1|data_out[12] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer1|data_out~35_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer1|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \timer1|data_out[12] .is_wysiwyg = "true";
defparam \timer1|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N22
cycloneive_io_ibuf \data1[14]~input (
	.i(data1[14]),
	.ibar(gnd),
	.o(\data1[14]~input_o ));
// synopsys translate_off
defparam \data1[14]~input .bus_hold = "false";
defparam \data1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y8_N15
dffeas \LTC1744_T01_01|data_out0[14] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[14]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out0[14] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N28
cycloneive_lcell_comb \LTC1744_T01_01|data_out2[14]~feeder (
// Equation(s):
// \LTC1744_T01_01|data_out2[14]~feeder_combout  = \data1[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data1[14]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_01|data_out2[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_01|data_out2[14]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_01|data_out2[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N29
dffeas \LTC1744_T01_01|data_out2[14] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_01|data_out2[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out2[14] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneive_lcell_comb \timer1|data_out~27 (
// Equation(s):
// \timer1|data_out~27_combout  = (\timer0|cnt_store_4point [1] & ((\timer0|cnt_store_4point [0]) # ((\LTC1744_T01_01|data_out2 [14])))) # (!\timer0|cnt_store_4point [1] & (!\timer0|cnt_store_4point [0] & (\LTC1744_T01_01|data_out0 [14])))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_01|data_out0 [14]),
	.datad(\LTC1744_T01_01|data_out2 [14]),
	.cin(gnd),
	.combout(\timer1|data_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~27 .lut_mask = 16'hBA98;
defparam \timer1|data_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N15
dffeas \LTC1744_T01_01|data_out3[14] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[14]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out3[14] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N13
dffeas \LTC1744_T01_01|data_out1[14] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[14]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out1[14] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneive_lcell_comb \timer1|data_out~28 (
// Equation(s):
// \timer1|data_out~28_combout  = (\timer0|cnt_store_4point [0] & ((\timer1|data_out~27_combout  & (\LTC1744_T01_01|data_out3 [14])) # (!\timer1|data_out~27_combout  & ((\LTC1744_T01_01|data_out1 [14]))))) # (!\timer0|cnt_store_4point [0] & 
// (\timer1|data_out~27_combout ))

	.dataa(\timer0|cnt_store_4point [0]),
	.datab(\timer1|data_out~27_combout ),
	.datac(\LTC1744_T01_01|data_out3 [14]),
	.datad(\LTC1744_T01_01|data_out1 [14]),
	.cin(gnd),
	.combout(\timer1|data_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~28 .lut_mask = 16'hE6C4;
defparam \timer1|data_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
cycloneive_lcell_comb \timer1|data_out~29 (
// Equation(s):
// \timer1|data_out~29_combout  = (\timer0|start_store~q  & ((\timer1|data_out~28_combout ) # ((!\timer2|Samp_en_1~q  & \timer2|Samp_en_0~q )))) # (!\timer0|start_store~q  & (!\timer2|Samp_en_1~q  & (\timer2|Samp_en_0~q )))

	.dataa(\timer0|start_store~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer2|Samp_en_0~q ),
	.datad(\timer1|data_out~28_combout ),
	.cin(gnd),
	.combout(\timer1|data_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~29 .lut_mask = 16'hBA30;
defparam \timer1|data_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N3
dffeas \timer1|data_out[14] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer1|data_out~29_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer1|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \timer1|data_out[14] .is_wysiwyg = "true";
defparam \timer1|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y7_N8
cycloneive_io_ibuf \data1[15]~input (
	.i(data1[15]),
	.ibar(gnd),
	.o(\data1[15]~input_o ));
// synopsys translate_off
defparam \data1[15]~input .bus_hold = "false";
defparam \data1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y8_N1
dffeas \LTC1744_T01_01|data_out2[15] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[15]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out2[15] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N11
dffeas \LTC1744_T01_01|data_out3[15] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[15]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out3[15] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \LTC1744_T01_01|data_out1[15] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[15]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out1[15] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N27
dffeas \LTC1744_T01_01|data_out0[15] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[15]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out0[15] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cycloneive_lcell_comb \timer1|data_out~30 (
// Equation(s):
// \timer1|data_out~30_combout  = (\timer0|cnt_store_4point [1] & (((\timer0|cnt_store_4point [0])))) # (!\timer0|cnt_store_4point [1] & ((\timer0|cnt_store_4point [0] & (\LTC1744_T01_01|data_out1 [15])) # (!\timer0|cnt_store_4point [0] & 
// ((\LTC1744_T01_01|data_out0 [15])))))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\LTC1744_T01_01|data_out1 [15]),
	.datac(\LTC1744_T01_01|data_out0 [15]),
	.datad(\timer0|cnt_store_4point [0]),
	.cin(gnd),
	.combout(\timer1|data_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~30 .lut_mask = 16'hEE50;
defparam \timer1|data_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneive_lcell_comb \timer1|data_out~31 (
// Equation(s):
// \timer1|data_out~31_combout  = (\timer0|cnt_store_4point [1] & ((\timer1|data_out~30_combout  & ((\LTC1744_T01_01|data_out3 [15]))) # (!\timer1|data_out~30_combout  & (\LTC1744_T01_01|data_out2 [15])))) # (!\timer0|cnt_store_4point [1] & 
// (((\timer1|data_out~30_combout ))))

	.dataa(\LTC1744_T01_01|data_out2 [15]),
	.datab(\timer0|cnt_store_4point [1]),
	.datac(\LTC1744_T01_01|data_out3 [15]),
	.datad(\timer1|data_out~30_combout ),
	.cin(gnd),
	.combout(\timer1|data_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~31 .lut_mask = 16'hF388;
defparam \timer1|data_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cycloneive_lcell_comb \timer1|data_out~32 (
// Equation(s):
// \timer1|data_out~32_combout  = (\timer0|start_store~q  & (\timer1|data_out~31_combout  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer0|start_store~q ),
	.datab(\timer2|Samp_en_0~q ),
	.datac(\timer2|Samp_en_1~q ),
	.datad(\timer1|data_out~31_combout ),
	.cin(gnd),
	.combout(\timer1|data_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~32 .lut_mask = 16'hA200;
defparam \timer1|data_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N21
dffeas \timer1|data_out[15] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer1|data_out~32_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer1|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \timer1|data_out[15] .is_wysiwyg = "true";
defparam \timer1|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\dpram1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\timer1|data_out [15],\timer1|data_out [14],\timer1|data_out [12],\timer1|data_out [3],\timer1|data_out [2],\timer1|data_out [1],\timer1|data_out [0]}),
	.portaaddr({\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|altsyncram_h7e1:FIFOram|ALTSYNCRAM";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 10;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 9;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 1023;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 10;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 9;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 1023;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \spi_master0|always10~2 (
// Equation(s):
// \spi_master0|always10~2_combout  = (\spi_master0|cnt_send_words [2] & (\spi_master0|cnt_send_words [1] & (\spi_master0|cnt_send_words [0] & \spi_master0|cnt_send_words [3])))

	.dataa(\spi_master0|cnt_send_words [2]),
	.datab(\spi_master0|cnt_send_words [1]),
	.datac(\spi_master0|cnt_send_words [0]),
	.datad(\spi_master0|cnt_send_words [3]),
	.cin(gnd),
	.combout(\spi_master0|always10~2_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|always10~2 .lut_mask = 16'h8000;
defparam \spi_master0|always10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \spi_master0|always10~3 (
// Equation(s):
// \spi_master0|always10~3_combout  = (\spi_master0|cnt_send_words [7]) # ((\spi_master0|cnt_send_words [5] & ((\spi_master0|cnt_send_words [4]) # (\spi_master0|always10~2_combout ))))

	.dataa(\spi_master0|cnt_send_words [5]),
	.datab(\spi_master0|cnt_send_words [4]),
	.datac(\spi_master0|always10~2_combout ),
	.datad(\spi_master0|cnt_send_words [7]),
	.cin(gnd),
	.combout(\spi_master0|always10~3_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|always10~3 .lut_mask = 16'hFFA8;
defparam \spi_master0|always10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \spi_master0|always10~4 (
// Equation(s):
// \spi_master0|always10~4_combout  = (\spi_master0|cnt_send_words [9]) # ((\spi_master0|cnt_send_words [8] & ((\spi_master0|always10~3_combout ) # (\spi_master0|cnt_send_words [6]))))

	.dataa(\spi_master0|always10~3_combout ),
	.datab(\spi_master0|cnt_send_words [8]),
	.datac(\spi_master0|cnt_send_words [9]),
	.datad(\spi_master0|cnt_send_words [6]),
	.cin(gnd),
	.combout(\spi_master0|always10~4_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|always10~4 .lut_mask = 16'hFCF8;
defparam \spi_master0|always10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneive_lcell_comb \spi_master0|always10~1 (
// Equation(s):
// \spi_master0|always10~1_combout  = ((!\spi_master0|cnt_send_words [9] & !\spi_master0|cnt_send_words [10])) # (!\spi_master0|cnt_send_words [11])

	.dataa(gnd),
	.datab(\spi_master0|cnt_send_words [11]),
	.datac(\spi_master0|cnt_send_words [9]),
	.datad(\spi_master0|cnt_send_words [10]),
	.cin(gnd),
	.combout(\spi_master0|always10~1_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|always10~1 .lut_mask = 16'h333F;
defparam \spi_master0|always10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneive_lcell_comb \spi_master0|LessThan2~1 (
// Equation(s):
// \spi_master0|LessThan2~1_combout  = ((\spi_master0|always10~5_combout  & (\spi_master0|cnt_send_words [4] & \spi_master0|cnt_send_words [6]))) # (!\spi_master0|LessThan2~0_combout )

	.dataa(\spi_master0|always10~5_combout ),
	.datab(\spi_master0|cnt_send_words [4]),
	.datac(\spi_master0|LessThan2~0_combout ),
	.datad(\spi_master0|cnt_send_words [6]),
	.cin(gnd),
	.combout(\spi_master0|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|LessThan2~1 .lut_mask = 16'h8F0F;
defparam \spi_master0|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneive_lcell_comb \spi_master0|always10~6 (
// Equation(s):
// \spi_master0|always10~6_combout  = (\spi_master0|always10~1_combout ) # ((\spi_master0|cnt_send_words [10] & (\spi_master0|always10~4_combout )) # (!\spi_master0|cnt_send_words [10] & ((!\spi_master0|LessThan2~1_combout ))))

	.dataa(\spi_master0|always10~4_combout ),
	.datab(\spi_master0|always10~1_combout ),
	.datac(\spi_master0|LessThan2~1_combout ),
	.datad(\spi_master0|cnt_send_words [10]),
	.cin(gnd),
	.combout(\spi_master0|always10~6_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|always10~6 .lut_mask = 16'hEECF;
defparam \spi_master0|always10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \spi_master0|rdreq2~1 (
// Equation(s):
// \spi_master0|rdreq2~1_combout  = (\spi_master0|rdreq2~0_combout  & (!\spi_master0|cnt_send_words [11] & ((\spi_master0|always10~5_combout ) # (!\spi_master0|always10~0_combout ))))

	.dataa(\spi_master0|always10~0_combout ),
	.datab(\spi_master0|always10~5_combout ),
	.datac(\spi_master0|rdreq2~0_combout ),
	.datad(\spi_master0|cnt_send_words [11]),
	.cin(gnd),
	.combout(\spi_master0|rdreq2~1_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|rdreq2~1 .lut_mask = 16'h00D0;
defparam \spi_master0|rdreq2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_lcell_comb \spi_master0|rdreq2~2 (
// Equation(s):
// \spi_master0|rdreq2~2_combout  = (\spi_master0|add_cnt_send_words~combout  & ((\spi_master0|rdreq2~1_combout ) # ((\spi_master0|rdreq1~0_combout  & \spi_master0|cnt_send_words [11]))))

	.dataa(\spi_master0|rdreq1~0_combout ),
	.datab(\spi_master0|add_cnt_send_words~combout ),
	.datac(\spi_master0|rdreq2~1_combout ),
	.datad(\spi_master0|cnt_send_words [11]),
	.cin(gnd),
	.combout(\spi_master0|rdreq2~2_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|rdreq2~2 .lut_mask = 16'hC8C0;
defparam \spi_master0|rdreq2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N17
dffeas \spi_master0|rdreq2 (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|rdreq2~2_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|rdreq2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|rdreq2 .is_wysiwyg = "true";
defparam \spi_master0|rdreq2 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N27
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N10
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # (!\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|_~10 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|_~10_combout  = (\timer0|wrreq_fifo~q  & (\dpram2|scfifo_component|auto_generated|dpfifo|full_dff~q  $ (((!\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (!\spi_master0|rdreq2~q ))))) # 
// (!\timer0|wrreq_fifo~q  & (\spi_master0|rdreq2~q  & (\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q )))

	.dataa(\timer0|wrreq_fifo~q ),
	.datab(\spi_master0|rdreq2~q ),
	.datac(\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|_~10 .lut_mask = 16'hC06A;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N11
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N12
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT 
//  & (((\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # (GND))))
// \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])) # 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y18_N13
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N14
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (((\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & VCC)))) # (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY((!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & (\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y18_N15
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N16
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (((\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT 
//  & (((\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # (GND))))
// \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY((\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])) # 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y18_N17
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N18
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (((\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & VCC)))) # (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (((VCC) # (!\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY((!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & (\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y18_N19
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N20
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (((\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT 
//  & (((\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # (GND))))
// \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY((\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])) # 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h3C6F;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y18_N21
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N22
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (((\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & VCC)))) # (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (((VCC) # (!\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY((!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & (\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]))))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hC309;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y18_N23
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N24
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & 
// (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ (((\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT 
//  & (((\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]) # (GND))))
// \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY((\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])) # 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 16'h3C6F;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y18_N25
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N26
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  & 
// (((\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & VCC)))) # (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  & 
// (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] $ (((VCC) # (!\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  = CARRY((!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  & (\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]))))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 16'hC309;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y18_N27
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N28
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout  = \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  $ 
// (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .lut_mask = 16'h0FF0;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y18_N29
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N0
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|_~8 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|_~8_combout  = (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & !\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datac(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|_~8 .lut_mask = 16'h0001;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N30
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (\dpram2|scfifo_component|auto_generated|dpfifo|_~8_combout  & 
// \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.datac(gnd),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 16'h4400;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N6
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|_~7 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|_~7_combout  = (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & !\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|_~7 .lut_mask = 16'h0001;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )) # 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (((\dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  & \dpram2|scfifo_component|auto_generated|dpfifo|_~7_combout ))))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datac(\dpram2|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 16'hAAC0;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((\dpram2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))) # (!\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout )))) # 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout )) # 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\dpram2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.datac(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .lut_mask = 16'hB1D8;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N9
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|_~6 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|_~6_combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((\dpram2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))) # (!\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) # 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (((\dpram2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|_~6 .lut_mask = 16'hF572;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|_~11 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|_~11_combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|_~6_combout  & (((\dpram2|scfifo_component|auto_generated|dpfifo|full_dff~q ) # 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout )) # (!\timer0|wrreq_fifo~q )))

	.dataa(\timer0|wrreq_fifo~q ),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.datac(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|_~11 .lut_mask = 16'hCC4C;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N21
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|_~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\spi_master0|rdreq2~q  & \dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\spi_master0|rdreq2~q ),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hF000;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N8
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|_~2_combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 16'h8000;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N2
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|_~3_combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & \dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 16'h8000;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N4
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|_~4_combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & (\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & 
// (\dpram2|scfifo_component|auto_generated|dpfifo|_~2_combout  & \dpram2|scfifo_component|auto_generated|dpfifo|_~3_combout )))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datac(\dpram2|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 16'h8000;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|_~5_combout  = (!\dpram2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((\dpram2|scfifo_component|auto_generated|dpfifo|full_dff~q ) # 
// ((\dpram2|scfifo_component|auto_generated|dpfifo|_~4_combout  & \timer0|wrreq_fifo~q ))))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.datac(\dpram2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\timer0|wrreq_fifo~q ),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 16'h5450;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N17
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (\timer0|wrreq_fifo~q  & !\dpram2|scfifo_component|auto_generated|dpfifo|full_dff~q )

	.dataa(\timer0|wrreq_fifo~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h00AA;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N15
cycloneive_io_ibuf \data2[0]~input (
	.i(data2[0]),
	.ibar(gnd),
	.o(\data2[0]~input_o ));
// synopsys translate_off
defparam \data2[0]~input .bus_hold = "false";
defparam \data2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y18_N29
dffeas \LTC1744_T01_02|data_out1[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[0]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out1[0] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N23
dffeas \LTC1744_T01_02|data_out0[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[0]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out0[0] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneive_lcell_comb \timer2|data_out~45 (
// Equation(s):
// \timer2|data_out~45_combout  = (\timer0|cnt_store_4point [0] & ((\LTC1744_T01_02|data_out1 [0]) # ((\timer0|cnt_store_4point [1])))) # (!\timer0|cnt_store_4point [0] & (((\LTC1744_T01_02|data_out0 [0] & !\timer0|cnt_store_4point [1]))))

	.dataa(\timer0|cnt_store_4point [0]),
	.datab(\LTC1744_T01_02|data_out1 [0]),
	.datac(\LTC1744_T01_02|data_out0 [0]),
	.datad(\timer0|cnt_store_4point [1]),
	.cin(gnd),
	.combout(\timer2|data_out~45_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~45 .lut_mask = 16'hAAD8;
defparam \timer2|data_out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N27
dffeas \LTC1744_T01_02|data_out3[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[0]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out3[0] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
cycloneive_lcell_comb \LTC1744_T01_02|data_out2[0]~feeder (
// Equation(s):
// \LTC1744_T01_02|data_out2[0]~feeder_combout  = \data2[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data2[0]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_02|data_out2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_02|data_out2[0]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_02|data_out2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N15
dffeas \LTC1744_T01_02|data_out2[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_02|data_out2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out2[0] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneive_lcell_comb \timer2|data_out~46 (
// Equation(s):
// \timer2|data_out~46_combout  = (\timer0|cnt_store_4point [1] & ((\timer2|data_out~45_combout  & (\LTC1744_T01_02|data_out3 [0])) # (!\timer2|data_out~45_combout  & ((\LTC1744_T01_02|data_out2 [0]))))) # (!\timer0|cnt_store_4point [1] & 
// (\timer2|data_out~45_combout ))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\timer2|data_out~45_combout ),
	.datac(\LTC1744_T01_02|data_out3 [0]),
	.datad(\LTC1744_T01_02|data_out2 [0]),
	.cin(gnd),
	.combout(\timer2|data_out~46_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~46 .lut_mask = 16'hE6C4;
defparam \timer2|data_out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
cycloneive_lcell_comb \timer2|data_out~47 (
// Equation(s):
// \timer2|data_out~47_combout  = (\timer2|data_out~46_combout  & (\timer0|start_store~q  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer2|data_out~46_combout ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer0|start_store~q ),
	.datad(\timer2|Samp_en_0~q ),
	.cin(gnd),
	.combout(\timer2|data_out~47_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~47 .lut_mask = 16'h80A0;
defparam \timer2|data_out~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N13
dffeas \timer2|data_out[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer2|data_out~47_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer2|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \timer2|data_out[0] .is_wysiwyg = "true";
defparam \timer2|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N10
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N11
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N12
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & (!\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & ((\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (!\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N13
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N14
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & (\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & (!\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & !\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N15
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N16
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & (!\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & ((\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (!\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N17
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & (\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & (!\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & !\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N19
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N20
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & (!\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & ((\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (!\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N21
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N22
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & (\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & (!\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & !\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N23
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N24
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & (!\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & ((\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (!\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N25
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N26
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & (\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  $ (GND))) # 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & (!\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  & VCC))
// \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY((\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & !\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N27
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N28
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout  = \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  $ (\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 16'h0FF0;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N29
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = !\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h0F0F;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N11
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N1
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\spi_master0|rdreq2~q  & ((\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (!\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) # 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [0]))))) # (!\spi_master0|rdreq2~q  & (((\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [0]))))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(\spi_master0|rdreq2~q ),
	.datac(\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'h74F0;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N1
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ (VCC)
// \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|_~9 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|_~9_combout  = (!\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & (\spi_master0|rdreq2~q  & \dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q ))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(gnd),
	.datac(\spi_master0|rdreq2~q ),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|_~9 .lut_mask = 16'h5000;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N11
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\spi_master0|rdreq2~q  & ((\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]))) # 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [1])))) # (!\spi_master0|rdreq2~q  & (((\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [1]))))

	.dataa(\spi_master0|rdreq2~q ),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hF870;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N13
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & (!\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) 
// # (!\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ((\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY((!\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (!\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [1]))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N13
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\spi_master0|rdreq2~q  & ((\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))) # 
// (!\spi_master0|rdreq2~q  & (\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [2])))) # (!\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [2]))))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\spi_master0|rdreq2~q ),
	.datac(\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hF870;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & (\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  $ 
// (GND))) # (!\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & (!\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  & VCC))
// \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY((\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & !\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT 
// ))

	.dataa(gnd),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N15
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N3
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\spi_master0|rdreq2~q  & ((\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))) # (!\spi_master0|rdreq2~q  & (((\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))

	.dataa(\spi_master0|rdreq2~q ),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hD8F0;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N29
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & (!\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT )) 
// # (!\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ((\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (GND)))
// \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY((!\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (!\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [3]))

	.dataa(gnd),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N17
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (\spi_master0|rdreq2~q  & ((\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))) # 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [4])))) # (!\spi_master0|rdreq2~q  & (((\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [4]))))

	.dataa(\spi_master0|rdreq2~q ),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 16'hF870;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N31
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & (\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  $ 
// (GND))) # (!\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & (!\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  & VCC))
// \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY((\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & !\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT 
// ))

	.dataa(gnd),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N19
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (\spi_master0|rdreq2~q  & ((\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]))) # 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [5])))) # (!\spi_master0|rdreq2~q  & (((\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [5]))))

	.dataa(\spi_master0|rdreq2~q ),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 16'hF870;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N9
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & (!\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT )) 
// # (!\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ((\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # (GND)))
// \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY((!\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # (!\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [5]))

	.dataa(gnd),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N21
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = (\spi_master0|rdreq2~q  & ((\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))) # 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [6])))) # (!\spi_master0|rdreq2~q  & (((\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [6]))))

	.dataa(\spi_master0|rdreq2~q ),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 16'hF870;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N23
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & (\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  $ 
// (GND))) # (!\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & (!\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  & VCC))
// \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY((\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & !\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT 
// ))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N23
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\spi_master0|rdreq2~q  & ((\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]))) # 
// (!\spi_master0|rdreq2~q  & (\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [7])))) # (!\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [7]))))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\spi_master0|rdreq2~q ),
	.datac(\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 16'hF870;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N5
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout  = (\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & (!\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT )) 
// # (!\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & ((\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ) # (GND)))
// \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  = CARRY((!\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ) # (!\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [7]))

	.dataa(gnd),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.cout(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N25
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = (\spi_master0|rdreq2~q  & ((\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]))) # 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [8])))) # (!\spi_master0|rdreq2~q  & (((\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [8]))))

	.dataa(\spi_master0|rdreq2~q ),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 16'hF870;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N7
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[9] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|low_addressa[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout  = \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] $ (!\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT )

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .lut_mask = 16'hA5A5;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N27
dffeas \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dpram2|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneive_lcell_comb \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 (
// Equation(s):
// \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  = (\spi_master0|rdreq2~q  & ((\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]))) # 
// (!\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [9])))) # (!\spi_master0|rdreq2~q  & (((\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [9]))))

	.dataa(\spi_master0|rdreq2~q ),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\dpram2|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .lut_mask = 16'hF870;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N15
cycloneive_io_ibuf \data2[1]~input (
	.i(data2[1]),
	.ibar(gnd),
	.o(\data2[1]~input_o ));
// synopsys translate_off
defparam \data2[1]~input .bus_hold = "false";
defparam \data2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y18_N3
dffeas \LTC1744_T01_02|data_out0[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[1]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out0[1] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneive_lcell_comb \LTC1744_T01_02|data_out2[1]~feeder (
// Equation(s):
// \LTC1744_T01_02|data_out2[1]~feeder_combout  = \data2[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data2[1]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_02|data_out2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_02|data_out2[1]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_02|data_out2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N11
dffeas \LTC1744_T01_02|data_out2[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_02|data_out2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out2[1] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneive_lcell_comb \timer2|data_out~39 (
// Equation(s):
// \timer2|data_out~39_combout  = (\timer0|cnt_store_4point [1] & ((\timer0|cnt_store_4point [0]) # ((\LTC1744_T01_02|data_out2 [1])))) # (!\timer0|cnt_store_4point [1] & (!\timer0|cnt_store_4point [0] & (\LTC1744_T01_02|data_out0 [1])))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_02|data_out0 [1]),
	.datad(\LTC1744_T01_02|data_out2 [1]),
	.cin(gnd),
	.combout(\timer2|data_out~39_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~39 .lut_mask = 16'hBA98;
defparam \timer2|data_out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N9
dffeas \LTC1744_T01_02|data_out3[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[1]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out3[1] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N1
dffeas \LTC1744_T01_02|data_out1[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[1]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out1[1] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneive_lcell_comb \timer2|data_out~40 (
// Equation(s):
// \timer2|data_out~40_combout  = (\timer2|data_out~39_combout  & (((\LTC1744_T01_02|data_out3 [1])) # (!\timer0|cnt_store_4point [0]))) # (!\timer2|data_out~39_combout  & (\timer0|cnt_store_4point [0] & ((\LTC1744_T01_02|data_out1 [1]))))

	.dataa(\timer2|data_out~39_combout ),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_02|data_out3 [1]),
	.datad(\LTC1744_T01_02|data_out1 [1]),
	.cin(gnd),
	.combout(\timer2|data_out~40_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~40 .lut_mask = 16'hE6A2;
defparam \timer2|data_out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cycloneive_lcell_comb \timer2|data_out~41 (
// Equation(s):
// \timer2|data_out~41_combout  = (\timer2|data_out~40_combout  & (\timer0|start_store~q  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer2|data_out~40_combout ),
	.datab(\timer0|start_store~q ),
	.datac(\timer2|Samp_en_1~q ),
	.datad(\timer2|Samp_en_0~q ),
	.cin(gnd),
	.combout(\timer2|data_out~41_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~41 .lut_mask = 16'h8088;
defparam \timer2|data_out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N3
dffeas \timer2|data_out[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer2|data_out~41_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer2|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \timer2|data_out[1] .is_wysiwyg = "true";
defparam \timer2|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N8
cycloneive_io_ibuf \data2[2]~input (
	.i(data2[2]),
	.ibar(gnd),
	.o(\data2[2]~input_o ));
// synopsys translate_off
defparam \data2[2]~input .bus_hold = "false";
defparam \data2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y18_N15
dffeas \LTC1744_T01_02|data_out0[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[2]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out0[2] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N13
dffeas \LTC1744_T01_02|data_out1[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[2]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out1[2] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneive_lcell_comb \timer2|data_out~36 (
// Equation(s):
// \timer2|data_out~36_combout  = (\timer0|cnt_store_4point [1] & (\timer0|cnt_store_4point [0])) # (!\timer0|cnt_store_4point [1] & ((\timer0|cnt_store_4point [0] & ((\LTC1744_T01_02|data_out1 [2]))) # (!\timer0|cnt_store_4point [0] & 
// (\LTC1744_T01_02|data_out0 [2]))))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_02|data_out0 [2]),
	.datad(\LTC1744_T01_02|data_out1 [2]),
	.cin(gnd),
	.combout(\timer2|data_out~36_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~36 .lut_mask = 16'hDC98;
defparam \timer2|data_out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N21
dffeas \LTC1744_T01_02|data_out3[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[2]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out3[2] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N11
dffeas \LTC1744_T01_02|data_out2[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[2]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out2[2] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneive_lcell_comb \timer2|data_out~37 (
// Equation(s):
// \timer2|data_out~37_combout  = (\timer0|cnt_store_4point [1] & ((\timer2|data_out~36_combout  & (\LTC1744_T01_02|data_out3 [2])) # (!\timer2|data_out~36_combout  & ((\LTC1744_T01_02|data_out2 [2]))))) # (!\timer0|cnt_store_4point [1] & 
// (\timer2|data_out~36_combout ))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\timer2|data_out~36_combout ),
	.datac(\LTC1744_T01_02|data_out3 [2]),
	.datad(\LTC1744_T01_02|data_out2 [2]),
	.cin(gnd),
	.combout(\timer2|data_out~37_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~37 .lut_mask = 16'hE6C4;
defparam \timer2|data_out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneive_lcell_comb \timer2|data_out~38 (
// Equation(s):
// \timer2|data_out~38_combout  = (\timer0|start_store~q  & (\timer2|data_out~37_combout  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer2|Samp_en_1~q ),
	.datab(\timer2|Samp_en_0~q ),
	.datac(\timer0|start_store~q ),
	.datad(\timer2|data_out~37_combout ),
	.cin(gnd),
	.combout(\timer2|data_out~38_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~38 .lut_mask = 16'hB000;
defparam \timer2|data_out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N15
dffeas \timer2|data_out[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer2|data_out~38_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer2|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \timer2|data_out[2] .is_wysiwyg = "true";
defparam \timer2|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N1
cycloneive_io_ibuf \data2[3]~input (
	.i(data2[3]),
	.ibar(gnd),
	.o(\data2[3]~input_o ));
// synopsys translate_off
defparam \data2[3]~input .bus_hold = "false";
defparam \data2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y19_N31
dffeas \LTC1744_T01_02|data_out1[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[3]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out1[3] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N27
dffeas \LTC1744_T01_02|data_out3[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[3]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out3[3] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N5
dffeas \LTC1744_T01_02|data_out0[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[3]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out0[3] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N19
dffeas \LTC1744_T01_02|data_out2[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[3]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out2[3] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N4
cycloneive_lcell_comb \timer2|data_out~42 (
// Equation(s):
// \timer2|data_out~42_combout  = (\timer0|cnt_store_4point [1] & ((\timer0|cnt_store_4point [0]) # ((\LTC1744_T01_02|data_out2 [3])))) # (!\timer0|cnt_store_4point [1] & (!\timer0|cnt_store_4point [0] & (\LTC1744_T01_02|data_out0 [3])))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_02|data_out0 [3]),
	.datad(\LTC1744_T01_02|data_out2 [3]),
	.cin(gnd),
	.combout(\timer2|data_out~42_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~42 .lut_mask = 16'hBA98;
defparam \timer2|data_out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneive_lcell_comb \timer2|data_out~43 (
// Equation(s):
// \timer2|data_out~43_combout  = (\timer0|cnt_store_4point [0] & ((\timer2|data_out~42_combout  & ((\LTC1744_T01_02|data_out3 [3]))) # (!\timer2|data_out~42_combout  & (\LTC1744_T01_02|data_out1 [3])))) # (!\timer0|cnt_store_4point [0] & 
// (((\timer2|data_out~42_combout ))))

	.dataa(\LTC1744_T01_02|data_out1 [3]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_02|data_out3 [3]),
	.datad(\timer2|data_out~42_combout ),
	.cin(gnd),
	.combout(\timer2|data_out~43_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~43 .lut_mask = 16'hF388;
defparam \timer2|data_out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneive_lcell_comb \timer2|data_out~44 (
// Equation(s):
// \timer2|data_out~44_combout  = (\timer2|data_out~43_combout  & (\timer0|start_store~q  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer2|data_out~43_combout ),
	.datab(\timer0|start_store~q ),
	.datac(\timer2|Samp_en_1~q ),
	.datad(\timer2|Samp_en_0~q ),
	.cin(gnd),
	.combout(\timer2|data_out~44_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~44 .lut_mask = 16'h8088;
defparam \timer2|data_out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N21
dffeas \timer2|data_out[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer2|data_out~44_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer2|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \timer2|data_out[3] .is_wysiwyg = "true";
defparam \timer2|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y18_N1
cycloneive_io_ibuf \data2[12]~input (
	.i(data2[12]),
	.ibar(gnd),
	.o(\data2[12]~input_o ));
// synopsys translate_off
defparam \data2[12]~input .bus_hold = "false";
defparam \data2[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y18_N11
dffeas \LTC1744_T01_02|data_out0[12] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[12]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out0[12] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out0[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N25
dffeas \LTC1744_T01_02|data_out1[12] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[12]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out1[12] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_lcell_comb \timer2|data_out~33 (
// Equation(s):
// \timer2|data_out~33_combout  = (\timer0|cnt_store_4point [1] & (\timer0|cnt_store_4point [0])) # (!\timer0|cnt_store_4point [1] & ((\timer0|cnt_store_4point [0] & ((\LTC1744_T01_02|data_out1 [12]))) # (!\timer0|cnt_store_4point [0] & 
// (\LTC1744_T01_02|data_out0 [12]))))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_02|data_out0 [12]),
	.datad(\LTC1744_T01_02|data_out1 [12]),
	.cin(gnd),
	.combout(\timer2|data_out~33_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~33 .lut_mask = 16'hDC98;
defparam \timer2|data_out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N3
dffeas \LTC1744_T01_02|data_out3[12] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[12]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out3[12] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N25
dffeas \LTC1744_T01_02|data_out2[12] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[12]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out2[12] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
cycloneive_lcell_comb \timer2|data_out~34 (
// Equation(s):
// \timer2|data_out~34_combout  = (\timer0|cnt_store_4point [1] & ((\timer2|data_out~33_combout  & (\LTC1744_T01_02|data_out3 [12])) # (!\timer2|data_out~33_combout  & ((\LTC1744_T01_02|data_out2 [12]))))) # (!\timer0|cnt_store_4point [1] & 
// (\timer2|data_out~33_combout ))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\timer2|data_out~33_combout ),
	.datac(\LTC1744_T01_02|data_out3 [12]),
	.datad(\LTC1744_T01_02|data_out2 [12]),
	.cin(gnd),
	.combout(\timer2|data_out~34_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~34 .lut_mask = 16'hE6C4;
defparam \timer2|data_out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
cycloneive_lcell_comb \timer2|data_out~35 (
// Equation(s):
// \timer2|data_out~35_combout  = (\timer2|Samp_en_1~q  & (((\timer0|start_store~q  & \timer2|data_out~34_combout )))) # (!\timer2|Samp_en_1~q  & ((\timer2|Samp_en_0~q ) # ((\timer0|start_store~q  & \timer2|data_out~34_combout ))))

	.dataa(\timer2|Samp_en_1~q ),
	.datab(\timer2|Samp_en_0~q ),
	.datac(\timer0|start_store~q ),
	.datad(\timer2|data_out~34_combout ),
	.cin(gnd),
	.combout(\timer2|data_out~35_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~35 .lut_mask = 16'hF444;
defparam \timer2|data_out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N5
dffeas \timer2|data_out[12] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer2|data_out~35_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer2|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \timer2|data_out[12] .is_wysiwyg = "true";
defparam \timer2|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cycloneive_io_ibuf \data2[14]~input (
	.i(data2[14]),
	.ibar(gnd),
	.o(\data2[14]~input_o ));
// synopsys translate_off
defparam \data2[14]~input .bus_hold = "false";
defparam \data2[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y20_N13
dffeas \LTC1744_T01_02|data_out0[14] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[14]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out0[14] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cycloneive_lcell_comb \LTC1744_T01_02|data_out1[14]~feeder (
// Equation(s):
// \LTC1744_T01_02|data_out1[14]~feeder_combout  = \data2[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data2[14]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_02|data_out1[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_02|data_out1[14]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_02|data_out1[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N23
dffeas \LTC1744_T01_02|data_out1[14] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_02|data_out1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out1[14] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N12
cycloneive_lcell_comb \timer2|data_out~27 (
// Equation(s):
// \timer2|data_out~27_combout  = (\timer0|cnt_store_4point [1] & (\timer0|cnt_store_4point [0])) # (!\timer0|cnt_store_4point [1] & ((\timer0|cnt_store_4point [0] & ((\LTC1744_T01_02|data_out1 [14]))) # (!\timer0|cnt_store_4point [0] & 
// (\LTC1744_T01_02|data_out0 [14]))))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_02|data_out0 [14]),
	.datad(\LTC1744_T01_02|data_out1 [14]),
	.cin(gnd),
	.combout(\timer2|data_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~27 .lut_mask = 16'hDC98;
defparam \timer2|data_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N31
dffeas \LTC1744_T01_02|data_out3[14] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[14]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out3[14] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N10
cycloneive_lcell_comb \LTC1744_T01_02|data_out2[14]~feeder (
// Equation(s):
// \LTC1744_T01_02|data_out2[14]~feeder_combout  = \data2[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data2[14]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_02|data_out2[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_02|data_out2[14]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_02|data_out2[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N11
dffeas \LTC1744_T01_02|data_out2[14] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_02|data_out2[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out2[14] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneive_lcell_comb \timer2|data_out~28 (
// Equation(s):
// \timer2|data_out~28_combout  = (\timer0|cnt_store_4point [1] & ((\timer2|data_out~27_combout  & (\LTC1744_T01_02|data_out3 [14])) # (!\timer2|data_out~27_combout  & ((\LTC1744_T01_02|data_out2 [14]))))) # (!\timer0|cnt_store_4point [1] & 
// (\timer2|data_out~27_combout ))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\timer2|data_out~27_combout ),
	.datac(\LTC1744_T01_02|data_out3 [14]),
	.datad(\LTC1744_T01_02|data_out2 [14]),
	.cin(gnd),
	.combout(\timer2|data_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~28 .lut_mask = 16'hE6C4;
defparam \timer2|data_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cycloneive_lcell_comb \timer2|data_out~29 (
// Equation(s):
// \timer2|data_out~29_combout  = (\timer2|data_out~28_combout  & ((\timer0|start_store~q ) # ((!\timer2|Samp_en_1~q  & \timer2|Samp_en_0~q )))) # (!\timer2|data_out~28_combout  & (!\timer2|Samp_en_1~q  & ((\timer2|Samp_en_0~q ))))

	.dataa(\timer2|data_out~28_combout ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer0|start_store~q ),
	.datad(\timer2|Samp_en_0~q ),
	.cin(gnd),
	.combout(\timer2|data_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~29 .lut_mask = 16'hB3A0;
defparam \timer2|data_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N17
dffeas \timer2|data_out[14] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer2|data_out~29_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer2|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \timer2|data_out[14] .is_wysiwyg = "true";
defparam \timer2|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N22
cycloneive_io_ibuf \data2[15]~input (
	.i(data2[15]),
	.ibar(gnd),
	.o(\data2[15]~input_o ));
// synopsys translate_off
defparam \data2[15]~input .bus_hold = "false";
defparam \data2[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y20_N23
dffeas \LTC1744_T01_02|data_out2[15] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[15]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out2[15] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N25
dffeas \LTC1744_T01_02|data_out0[15] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[15]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out0[15] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
cycloneive_lcell_comb \timer2|data_out~30 (
// Equation(s):
// \timer2|data_out~30_combout  = (\timer0|cnt_store_4point [0] & (((\timer0|cnt_store_4point [1])))) # (!\timer0|cnt_store_4point [0] & ((\timer0|cnt_store_4point [1] & (\LTC1744_T01_02|data_out2 [15])) # (!\timer0|cnt_store_4point [1] & 
// ((\LTC1744_T01_02|data_out0 [15])))))

	.dataa(\LTC1744_T01_02|data_out2 [15]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_02|data_out0 [15]),
	.datad(\timer0|cnt_store_4point [1]),
	.cin(gnd),
	.combout(\timer2|data_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~30 .lut_mask = 16'hEE30;
defparam \timer2|data_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N11
dffeas \LTC1744_T01_02|data_out3[15] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[15]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out3[15] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneive_lcell_comb \LTC1744_T01_02|data_out1[15]~feeder (
// Equation(s):
// \LTC1744_T01_02|data_out1[15]~feeder_combout  = \data2[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data2[15]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_02|data_out1[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_02|data_out1[15]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_02|data_out1[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N29
dffeas \LTC1744_T01_02|data_out1[15] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_02|data_out1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out1[15] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneive_lcell_comb \timer2|data_out~31 (
// Equation(s):
// \timer2|data_out~31_combout  = (\timer2|data_out~30_combout  & (((\LTC1744_T01_02|data_out3 [15])) # (!\timer0|cnt_store_4point [0]))) # (!\timer2|data_out~30_combout  & (\timer0|cnt_store_4point [0] & ((\LTC1744_T01_02|data_out1 [15]))))

	.dataa(\timer2|data_out~30_combout ),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_02|data_out3 [15]),
	.datad(\LTC1744_T01_02|data_out1 [15]),
	.cin(gnd),
	.combout(\timer2|data_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~31 .lut_mask = 16'hE6A2;
defparam \timer2|data_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneive_lcell_comb \timer2|data_out~32 (
// Equation(s):
// \timer2|data_out~32_combout  = (\timer2|data_out~31_combout  & (\timer0|start_store~q  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer2|data_out~31_combout ),
	.datab(\timer0|start_store~q ),
	.datac(\timer2|Samp_en_1~q ),
	.datad(\timer2|Samp_en_0~q ),
	.cin(gnd),
	.combout(\timer2|data_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~32 .lut_mask = 16'h8088;
defparam \timer2|data_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N5
dffeas \timer2|data_out[15] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer2|data_out~32_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer2|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \timer2|data_out[15] .is_wysiwyg = "true";
defparam \timer2|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\dpram2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\timer2|data_out [15],\timer2|data_out [14],\timer2|data_out [12],\timer2|data_out [3],\timer2|data_out [2],\timer2|data_out [1],\timer2|data_out [0]}),
	.portaaddr({\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|altsyncram_h7e1:FIFOram|ALTSYNCRAM";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 10;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 9;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 1023;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 10;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 9;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 1023;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \spi_master0|always10~7 (
// Equation(s):
// \spi_master0|always10~7_combout  = (\spi_master0|always10~4_combout  & (\spi_master0|cnt_send_words [11] & \spi_master0|cnt_send_words [10]))

	.dataa(\spi_master0|always10~4_combout ),
	.datab(\spi_master0|cnt_send_words [11]),
	.datac(gnd),
	.datad(\spi_master0|cnt_send_words [10]),
	.cin(gnd),
	.combout(\spi_master0|always10~7_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|always10~7 .lut_mask = 16'h8800;
defparam \spi_master0|always10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \spi_master0|data_temp~24 (
// Equation(s):
// \spi_master0|data_temp~24_combout  = (!\spi_master0|always10~7_combout  & ((\spi_master0|always10~6_combout  & ((\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]))) # (!\spi_master0|always10~6_combout  & 
// (\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]))))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datab(\spi_master0|always10~6_combout ),
	.datac(\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datad(\spi_master0|always10~7_combout ),
	.cin(gnd),
	.combout(\spi_master0|data_temp~24_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp~24 .lut_mask = 16'h00E2;
defparam \spi_master0|data_temp~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \spi_master0|data_temp~25 (
// Equation(s):
// \spi_master0|data_temp~25_combout  = (\spi_master0|data_temp[12]~11_combout  & (!\spi_master0|data_temp~24_combout  & ((!\spi_master0|always10~7_combout ) # (!\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]))))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datab(\spi_master0|data_temp[12]~11_combout ),
	.datac(\spi_master0|data_temp~24_combout ),
	.datad(\spi_master0|always10~7_combout ),
	.cin(gnd),
	.combout(\spi_master0|data_temp~25_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp~25 .lut_mask = 16'h040C;
defparam \spi_master0|data_temp~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \spi_master0|always10~10 (
// Equation(s):
// \spi_master0|always10~10_combout  = (\spi_master0|cnt_send_words [11] & ((\spi_master0|cnt_send_words [10]) # ((\spi_master0|cnt_send_words [9] & \spi_master0|LessThan2~1_combout ))))

	.dataa(\spi_master0|cnt_send_words [9]),
	.datab(\spi_master0|cnt_send_words [11]),
	.datac(\spi_master0|LessThan2~1_combout ),
	.datad(\spi_master0|cnt_send_words [10]),
	.cin(gnd),
	.combout(\spi_master0|always10~10_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|always10~10 .lut_mask = 16'hCC80;
defparam \spi_master0|always10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \spi_master0|always10~8 (
// Equation(s):
// \spi_master0|always10~8_combout  = (((!\spi_master0|cnt_send_words [1] & !\spi_master0|cnt_send_words [0])) # (!\spi_master0|cnt_send_words [3])) # (!\spi_master0|cnt_send_words [2])

	.dataa(\spi_master0|cnt_send_words [2]),
	.datab(\spi_master0|cnt_send_words [1]),
	.datac(\spi_master0|cnt_send_words [0]),
	.datad(\spi_master0|cnt_send_words [3]),
	.cin(gnd),
	.combout(\spi_master0|always10~8_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|always10~8 .lut_mask = 16'h57FF;
defparam \spi_master0|always10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \spi_master0|always10~9 (
// Equation(s):
// \spi_master0|always10~9_combout  = (!\spi_master0|cnt_send_words [11] & (((\spi_master0|always10~0_combout  & \spi_master0|always10~8_combout )) # (!\spi_master0|rdreq2~0_combout )))

	.dataa(\spi_master0|rdreq2~0_combout ),
	.datab(\spi_master0|cnt_send_words [11]),
	.datac(\spi_master0|always10~0_combout ),
	.datad(\spi_master0|always10~8_combout ),
	.cin(gnd),
	.combout(\spi_master0|always10~9_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|always10~9 .lut_mask = 16'h3111;
defparam \spi_master0|always10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \spi_master0|data_temp[12]~35 (
// Equation(s):
// \spi_master0|data_temp[12]~35_combout  = (\spi_master0|always10~6_combout  & (((!\spi_master0|cnt_send_words [10]) # (!\spi_master0|cnt_send_words [11])) # (!\spi_master0|always10~4_combout )))

	.dataa(\spi_master0|always10~4_combout ),
	.datab(\spi_master0|cnt_send_words [11]),
	.datac(\spi_master0|always10~6_combout ),
	.datad(\spi_master0|cnt_send_words [10]),
	.cin(gnd),
	.combout(\spi_master0|data_temp[12]~35_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp[12]~35 .lut_mask = 16'h70F0;
defparam \spi_master0|data_temp[12]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \spi_master0|data_temp[12]~13 (
// Equation(s):
// \spi_master0|data_temp[12]~13_combout  = (((!\spi_master0|always10~10_combout  & !\spi_master0|always10~9_combout )) # (!\spi_master0|data_temp[12]~35_combout )) # (!\spi_master0|data_temp[12]~11_combout )

	.dataa(\spi_master0|always10~10_combout ),
	.datab(\spi_master0|always10~9_combout ),
	.datac(\spi_master0|data_temp[12]~11_combout ),
	.datad(\spi_master0|data_temp[12]~35_combout ),
	.cin(gnd),
	.combout(\spi_master0|data_temp[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp[12]~13 .lut_mask = 16'h1FFF;
defparam \spi_master0|data_temp[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N15
dffeas \spi_master0|data_temp[12] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|data_temp~25_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master0|data_temp[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|data_temp [12]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|data_temp[12] .is_wysiwyg = "true";
defparam \spi_master0|data_temp[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \spi_master0|data_temp[15]~4 (
// Equation(s):
// \spi_master0|data_temp[15]~4_combout  = (\spi_master0|always10~6_combout  & (\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15])) # (!\spi_master0|always10~6_combout  & ((\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15])))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datac(gnd),
	.datad(\spi_master0|always10~6_combout ),
	.cin(gnd),
	.combout(\spi_master0|data_temp[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp[15]~4 .lut_mask = 16'hAACC;
defparam \spi_master0|data_temp[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N25
dffeas \spi_master0|data_temp[15] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|data_temp[15]~4_combout ),
	.asdata(\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\spi_master0|data_temp[12]~11_combout ),
	.sload(\spi_master0|always10~7_combout ),
	.ena(\spi_master0|data_temp[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|data_temp [15]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|data_temp[15] .is_wysiwyg = "true";
defparam \spi_master0|data_temp[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \spi_master0|data_temp~22 (
// Equation(s):
// \spi_master0|data_temp~22_combout  = (!\spi_master0|always10~7_combout  & ((\spi_master0|always10~6_combout  & (\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14])) # (!\spi_master0|always10~6_combout  & 
// ((\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14])))))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datab(\spi_master0|always10~7_combout ),
	.datac(\spi_master0|always10~6_combout ),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.cin(gnd),
	.combout(\spi_master0|data_temp~22_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp~22 .lut_mask = 16'h2320;
defparam \spi_master0|data_temp~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \spi_master0|data_temp~23 (
// Equation(s):
// \spi_master0|data_temp~23_combout  = (!\spi_master0|data_temp~22_combout  & (\spi_master0|data_temp[12]~11_combout  & ((!\spi_master0|always10~7_combout ) # (!\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]))))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datab(\spi_master0|data_temp~22_combout ),
	.datac(\spi_master0|data_temp[12]~11_combout ),
	.datad(\spi_master0|always10~7_combout ),
	.cin(gnd),
	.combout(\spi_master0|data_temp~23_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp~23 .lut_mask = 16'h1030;
defparam \spi_master0|data_temp~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N21
dffeas \spi_master0|data_temp[14] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|data_temp~23_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master0|data_temp[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|data_temp [14]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|data_temp[14] .is_wysiwyg = "true";
defparam \spi_master0|data_temp[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \spi_master0|Mux0~4 (
// Equation(s):
// \spi_master0|Mux0~4_combout  = (\spi_master0|cnt_send_bit [0] & (((\spi_master0|cnt_send_bit [1]) # (!\spi_master0|data_temp [14])))) # (!\spi_master0|cnt_send_bit [0] & (\spi_master0|data_temp [15] & (!\spi_master0|cnt_send_bit [1])))

	.dataa(\spi_master0|cnt_send_bit [0]),
	.datab(\spi_master0|data_temp [15]),
	.datac(\spi_master0|cnt_send_bit [1]),
	.datad(\spi_master0|data_temp [14]),
	.cin(gnd),
	.combout(\spi_master0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Mux0~4 .lut_mask = 16'hA4AE;
defparam \spi_master0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N1
dffeas \LTC1744_T01_00|data_out1[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[4]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out1[4] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N0
cycloneive_lcell_comb \timer0|data_out~9 (
// Equation(s):
// \timer0|data_out~9_combout  = (\timer0|cnt_store_4point [1] & (((\timer0|cnt_store_4point [0])))) # (!\timer0|cnt_store_4point [1] & ((\timer0|cnt_store_4point [0] & ((\LTC1744_T01_00|data_out1 [4]))) # (!\timer0|cnt_store_4point [0] & 
// (\LTC1744_T01_00|data_out0 [4]))))

	.dataa(\LTC1744_T01_00|data_out0 [4]),
	.datab(\timer0|cnt_store_4point [1]),
	.datac(\LTC1744_T01_00|data_out1 [4]),
	.datad(\timer0|cnt_store_4point [0]),
	.cin(gnd),
	.combout(\timer0|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~9 .lut_mask = 16'hFC22;
defparam \timer0|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N11
dffeas \LTC1744_T01_00|data_out3[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[4]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out3[4] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneive_lcell_comb \LTC1744_T01_00|data_out2[4]~feeder (
// Equation(s):
// \LTC1744_T01_00|data_out2[4]~feeder_combout  = \data0[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[4]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|data_out2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|data_out2[4]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_00|data_out2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N1
dffeas \LTC1744_T01_00|data_out2[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|data_out2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out2[4] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneive_lcell_comb \timer0|data_out~10 (
// Equation(s):
// \timer0|data_out~10_combout  = (\timer0|data_out~9_combout  & (((\LTC1744_T01_00|data_out3 [4])) # (!\timer0|cnt_store_4point [1]))) # (!\timer0|data_out~9_combout  & (\timer0|cnt_store_4point [1] & ((\LTC1744_T01_00|data_out2 [4]))))

	.dataa(\timer0|data_out~9_combout ),
	.datab(\timer0|cnt_store_4point [1]),
	.datac(\LTC1744_T01_00|data_out3 [4]),
	.datad(\LTC1744_T01_00|data_out2 [4]),
	.cin(gnd),
	.combout(\timer0|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~10 .lut_mask = 16'hE6A2;
defparam \timer0|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \timer0|data_out~11 (
// Equation(s):
// \timer0|data_out~11_combout  = (\timer0|start_store~q  & (\timer0|data_out~10_combout  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer0|start_store~q ),
	.datab(\timer0|data_out~10_combout ),
	.datac(\timer2|Samp_en_1~q ),
	.datad(\timer2|Samp_en_0~q ),
	.cin(gnd),
	.combout(\timer0|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~11 .lut_mask = 16'h8088;
defparam \timer0|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N21
dffeas \timer0|data_out[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|data_out~11_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|data_out[4] .is_wysiwyg = "true";
defparam \timer0|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N17
dffeas \LTC1744_T01_00|data_out2[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[5]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out2[5] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cycloneive_lcell_comb \timer0|data_out~0 (
// Equation(s):
// \timer0|data_out~0_combout  = (\timer0|cnt_store_4point [0] & (((\timer0|cnt_store_4point [1])))) # (!\timer0|cnt_store_4point [0] & ((\timer0|cnt_store_4point [1] & ((\LTC1744_T01_00|data_out2 [5]))) # (!\timer0|cnt_store_4point [1] & 
// (\LTC1744_T01_00|data_out0 [5]))))

	.dataa(\timer0|cnt_store_4point [0]),
	.datab(\LTC1744_T01_00|data_out0 [5]),
	.datac(\LTC1744_T01_00|data_out2 [5]),
	.datad(\timer0|cnt_store_4point [1]),
	.cin(gnd),
	.combout(\timer0|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~0 .lut_mask = 16'hFA44;
defparam \timer0|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N7
dffeas \LTC1744_T01_00|data_out3[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[5]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out3[5] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N13
dffeas \LTC1744_T01_00|data_out1[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[5]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out1[5] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N6
cycloneive_lcell_comb \timer0|data_out~1 (
// Equation(s):
// \timer0|data_out~1_combout  = (\timer0|data_out~0_combout  & (((\LTC1744_T01_00|data_out3 [5])) # (!\timer0|cnt_store_4point [0]))) # (!\timer0|data_out~0_combout  & (\timer0|cnt_store_4point [0] & ((\LTC1744_T01_00|data_out1 [5]))))

	.dataa(\timer0|data_out~0_combout ),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_00|data_out3 [5]),
	.datad(\LTC1744_T01_00|data_out1 [5]),
	.cin(gnd),
	.combout(\timer0|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~1 .lut_mask = 16'hE6A2;
defparam \timer0|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneive_lcell_comb \timer0|data_out~2 (
// Equation(s):
// \timer0|data_out~2_combout  = (\timer0|start_store~q  & (\timer0|data_out~1_combout  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer2|Samp_en_0~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer0|start_store~q ),
	.datad(\timer0|data_out~1_combout ),
	.cin(gnd),
	.combout(\timer0|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~2 .lut_mask = 16'hD000;
defparam \timer0|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N13
dffeas \timer0|data_out[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|data_out~2_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|data_out[5] .is_wysiwyg = "true";
defparam \timer0|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cycloneive_lcell_comb \LTC1744_T01_00|data_out2[6]~feeder (
// Equation(s):
// \LTC1744_T01_00|data_out2[6]~feeder_combout  = \data0[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[6]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|data_out2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|data_out2[6]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_00|data_out2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N9
dffeas \LTC1744_T01_00|data_out2[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|data_out2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out2[6] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N5
dffeas \LTC1744_T01_00|data_out3[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[6]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out3[6] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N15
dffeas \LTC1744_T01_00|data_out1[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[6]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out1[6] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cycloneive_lcell_comb \timer0|data_out~3 (
// Equation(s):
// \timer0|data_out~3_combout  = (\timer0|cnt_store_4point [1] & (((\timer0|cnt_store_4point [0])))) # (!\timer0|cnt_store_4point [1] & ((\timer0|cnt_store_4point [0] & ((\LTC1744_T01_00|data_out1 [6]))) # (!\timer0|cnt_store_4point [0] & 
// (\LTC1744_T01_00|data_out0 [6]))))

	.dataa(\LTC1744_T01_00|data_out0 [6]),
	.datab(\timer0|cnt_store_4point [1]),
	.datac(\LTC1744_T01_00|data_out1 [6]),
	.datad(\timer0|cnt_store_4point [0]),
	.cin(gnd),
	.combout(\timer0|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~3 .lut_mask = 16'hFC22;
defparam \timer0|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N4
cycloneive_lcell_comb \timer0|data_out~4 (
// Equation(s):
// \timer0|data_out~4_combout  = (\timer0|cnt_store_4point [1] & ((\timer0|data_out~3_combout  & ((\LTC1744_T01_00|data_out3 [6]))) # (!\timer0|data_out~3_combout  & (\LTC1744_T01_00|data_out2 [6])))) # (!\timer0|cnt_store_4point [1] & 
// (((\timer0|data_out~3_combout ))))

	.dataa(\LTC1744_T01_00|data_out2 [6]),
	.datab(\timer0|cnt_store_4point [1]),
	.datac(\LTC1744_T01_00|data_out3 [6]),
	.datad(\timer0|data_out~3_combout ),
	.cin(gnd),
	.combout(\timer0|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~4 .lut_mask = 16'hF388;
defparam \timer0|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneive_lcell_comb \timer0|data_out~5 (
// Equation(s):
// \timer0|data_out~5_combout  = (\timer0|data_out~4_combout  & (\timer0|start_store~q  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer2|Samp_en_0~q ),
	.datab(\timer0|data_out~4_combout ),
	.datac(\timer0|start_store~q ),
	.datad(\timer2|Samp_en_1~q ),
	.cin(gnd),
	.combout(\timer0|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~5 .lut_mask = 16'hC040;
defparam \timer0|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N9
dffeas \timer0|data_out[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|data_out~5_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|data_out[6] .is_wysiwyg = "true";
defparam \timer0|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N1
dffeas \LTC1744_T01_00|data_out2[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[7]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out2[7] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
cycloneive_lcell_comb \timer0|data_out~6 (
// Equation(s):
// \timer0|data_out~6_combout  = (\timer0|cnt_store_4point [0] & (((\timer0|cnt_store_4point [1])))) # (!\timer0|cnt_store_4point [0] & ((\timer0|cnt_store_4point [1] & ((\LTC1744_T01_00|data_out2 [7]))) # (!\timer0|cnt_store_4point [1] & 
// (\LTC1744_T01_00|data_out0 [7]))))

	.dataa(\LTC1744_T01_00|data_out0 [7]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_00|data_out2 [7]),
	.datad(\timer0|cnt_store_4point [1]),
	.cin(gnd),
	.combout(\timer0|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~6 .lut_mask = 16'hFC22;
defparam \timer0|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N21
dffeas \LTC1744_T01_00|data_out3[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[7]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out3[7] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N3
dffeas \LTC1744_T01_00|data_out1[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[7]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out1[7] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
cycloneive_lcell_comb \timer0|data_out~7 (
// Equation(s):
// \timer0|data_out~7_combout  = (\timer0|data_out~6_combout  & (((\LTC1744_T01_00|data_out3 [7])) # (!\timer0|cnt_store_4point [0]))) # (!\timer0|data_out~6_combout  & (\timer0|cnt_store_4point [0] & ((\LTC1744_T01_00|data_out1 [7]))))

	.dataa(\timer0|data_out~6_combout ),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_00|data_out3 [7]),
	.datad(\LTC1744_T01_00|data_out1 [7]),
	.cin(gnd),
	.combout(\timer0|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~7 .lut_mask = 16'hE6A2;
defparam \timer0|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \timer0|data_out~8 (
// Equation(s):
// \timer0|data_out~8_combout  = (\timer0|start_store~q  & (\timer0|data_out~7_combout  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer0|start_store~q ),
	.datab(\timer0|data_out~7_combout ),
	.datac(\timer2|Samp_en_1~q ),
	.datad(\timer2|Samp_en_0~q ),
	.cin(gnd),
	.combout(\timer0|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~8 .lut_mask = 16'h8088;
defparam \timer0|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N27
dffeas \timer0|data_out[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|data_out~8_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|data_out[7] .is_wysiwyg = "true";
defparam \timer0|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N13
dffeas \LTC1744_T01_00|data_out1[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[8]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out1[8] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneive_lcell_comb \timer0|data_out~21 (
// Equation(s):
// \timer0|data_out~21_combout  = (\timer0|cnt_store_4point [0] & ((\timer0|cnt_store_4point [1]) # ((\LTC1744_T01_00|data_out1 [8])))) # (!\timer0|cnt_store_4point [0] & (!\timer0|cnt_store_4point [1] & ((\LTC1744_T01_00|data_out0 [8]))))

	.dataa(\timer0|cnt_store_4point [0]),
	.datab(\timer0|cnt_store_4point [1]),
	.datac(\LTC1744_T01_00|data_out1 [8]),
	.datad(\LTC1744_T01_00|data_out0 [8]),
	.cin(gnd),
	.combout(\timer0|data_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~21 .lut_mask = 16'hB9A8;
defparam \timer0|data_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N27
dffeas \LTC1744_T01_00|data_out3[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[8]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out3[8] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cycloneive_lcell_comb \LTC1744_T01_00|data_out2[8]~feeder (
// Equation(s):
// \LTC1744_T01_00|data_out2[8]~feeder_combout  = \data0[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[8]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|data_out2[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|data_out2[8]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_00|data_out2[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N19
dffeas \LTC1744_T01_00|data_out2[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|data_out2[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out2[8] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
cycloneive_lcell_comb \timer0|data_out~22 (
// Equation(s):
// \timer0|data_out~22_combout  = (\timer0|data_out~21_combout  & (((\LTC1744_T01_00|data_out3 [8])) # (!\timer0|cnt_store_4point [1]))) # (!\timer0|data_out~21_combout  & (\timer0|cnt_store_4point [1] & ((\LTC1744_T01_00|data_out2 [8]))))

	.dataa(\timer0|data_out~21_combout ),
	.datab(\timer0|cnt_store_4point [1]),
	.datac(\LTC1744_T01_00|data_out3 [8]),
	.datad(\LTC1744_T01_00|data_out2 [8]),
	.cin(gnd),
	.combout(\timer0|data_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~22 .lut_mask = 16'hE6A2;
defparam \timer0|data_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneive_lcell_comb \timer0|data_out~23 (
// Equation(s):
// \timer0|data_out~23_combout  = (\timer0|start_store~q  & (\timer0|data_out~22_combout  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer0|start_store~q ),
	.datab(\timer0|data_out~22_combout ),
	.datac(\timer2|Samp_en_1~q ),
	.datad(\timer2|Samp_en_0~q ),
	.cin(gnd),
	.combout(\timer0|data_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~23 .lut_mask = 16'h8088;
defparam \timer0|data_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N31
dffeas \timer0|data_out[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|data_out~23_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|data_out[8] .is_wysiwyg = "true";
defparam \timer0|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneive_lcell_comb \LTC1744_T01_00|data_out1[9]~feeder (
// Equation(s):
// \LTC1744_T01_00|data_out1[9]~feeder_combout  = \data0[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[9]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|data_out1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|data_out1[9]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_00|data_out1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N1
dffeas \LTC1744_T01_00|data_out1[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|data_out1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out1[9] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N3
dffeas \LTC1744_T01_00|data_out3[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[9]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out3[9] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N17
dffeas \LTC1744_T01_00|data_out2[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[9]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out2[9] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneive_lcell_comb \timer0|data_out~15 (
// Equation(s):
// \timer0|data_out~15_combout  = (\timer0|cnt_store_4point [1] & (((\LTC1744_T01_00|data_out2 [9]) # (\timer0|cnt_store_4point [0])))) # (!\timer0|cnt_store_4point [1] & (\LTC1744_T01_00|data_out0 [9] & ((!\timer0|cnt_store_4point [0]))))

	.dataa(\LTC1744_T01_00|data_out0 [9]),
	.datab(\timer0|cnt_store_4point [1]),
	.datac(\LTC1744_T01_00|data_out2 [9]),
	.datad(\timer0|cnt_store_4point [0]),
	.cin(gnd),
	.combout(\timer0|data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~15 .lut_mask = 16'hCCE2;
defparam \timer0|data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneive_lcell_comb \timer0|data_out~16 (
// Equation(s):
// \timer0|data_out~16_combout  = (\timer0|cnt_store_4point [0] & ((\timer0|data_out~15_combout  & ((\LTC1744_T01_00|data_out3 [9]))) # (!\timer0|data_out~15_combout  & (\LTC1744_T01_00|data_out1 [9])))) # (!\timer0|cnt_store_4point [0] & 
// (((\timer0|data_out~15_combout ))))

	.dataa(\LTC1744_T01_00|data_out1 [9]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_00|data_out3 [9]),
	.datad(\timer0|data_out~15_combout ),
	.cin(gnd),
	.combout(\timer0|data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~16 .lut_mask = 16'hF388;
defparam \timer0|data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneive_lcell_comb \timer0|data_out~17 (
// Equation(s):
// \timer0|data_out~17_combout  = (\timer2|Samp_en_0~q  & (((\timer0|data_out~16_combout  & \timer0|start_store~q )) # (!\timer2|Samp_en_1~q ))) # (!\timer2|Samp_en_0~q  & (\timer0|data_out~16_combout  & (\timer0|start_store~q )))

	.dataa(\timer2|Samp_en_0~q ),
	.datab(\timer0|data_out~16_combout ),
	.datac(\timer0|start_store~q ),
	.datad(\timer2|Samp_en_1~q ),
	.cin(gnd),
	.combout(\timer0|data_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~17 .lut_mask = 16'hC0EA;
defparam \timer0|data_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N29
dffeas \timer0|data_out[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|data_out~17_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|data_out[9] .is_wysiwyg = "true";
defparam \timer0|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N9
dffeas \LTC1744_T01_00|data_out2[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[10]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out2[10] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N19
dffeas \LTC1744_T01_00|data_out3[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[10]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out3[10] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N27
dffeas \LTC1744_T01_00|data_out1[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[10]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out1[10] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneive_lcell_comb \timer0|data_out~12 (
// Equation(s):
// \timer0|data_out~12_combout  = (\timer0|cnt_store_4point [1] & (((\timer0|cnt_store_4point [0])))) # (!\timer0|cnt_store_4point [1] & ((\timer0|cnt_store_4point [0] & ((\LTC1744_T01_00|data_out1 [10]))) # (!\timer0|cnt_store_4point [0] & 
// (\LTC1744_T01_00|data_out0 [10]))))

	.dataa(\LTC1744_T01_00|data_out0 [10]),
	.datab(\timer0|cnt_store_4point [1]),
	.datac(\LTC1744_T01_00|data_out1 [10]),
	.datad(\timer0|cnt_store_4point [0]),
	.cin(gnd),
	.combout(\timer0|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~12 .lut_mask = 16'hFC22;
defparam \timer0|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneive_lcell_comb \timer0|data_out~13 (
// Equation(s):
// \timer0|data_out~13_combout  = (\timer0|cnt_store_4point [1] & ((\timer0|data_out~12_combout  & ((\LTC1744_T01_00|data_out3 [10]))) # (!\timer0|data_out~12_combout  & (\LTC1744_T01_00|data_out2 [10])))) # (!\timer0|cnt_store_4point [1] & 
// (((\timer0|data_out~12_combout ))))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\LTC1744_T01_00|data_out2 [10]),
	.datac(\LTC1744_T01_00|data_out3 [10]),
	.datad(\timer0|data_out~12_combout ),
	.cin(gnd),
	.combout(\timer0|data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~13 .lut_mask = 16'hF588;
defparam \timer0|data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
cycloneive_lcell_comb \timer0|data_out~14 (
// Equation(s):
// \timer0|data_out~14_combout  = (\timer0|start_store~q  & (\timer0|data_out~13_combout  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer2|Samp_en_0~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer0|start_store~q ),
	.datad(\timer0|data_out~13_combout ),
	.cin(gnd),
	.combout(\timer0|data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~14 .lut_mask = 16'hD000;
defparam \timer0|data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N1
dffeas \timer0|data_out[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|data_out~14_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|data_out[10] .is_wysiwyg = "true";
defparam \timer0|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneive_lcell_comb \LTC1744_T01_00|data_out1[11]~feeder (
// Equation(s):
// \LTC1744_T01_00|data_out1[11]~feeder_combout  = \data0[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[11]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|data_out1[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|data_out1[11]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_00|data_out1[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N9
dffeas \LTC1744_T01_00|data_out1[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|data_out1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out1[11] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N27
dffeas \LTC1744_T01_00|data_out3[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[11]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out3[11] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N25
dffeas \LTC1744_T01_00|data_out2[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[11]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out2[11] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneive_lcell_comb \timer0|data_out~18 (
// Equation(s):
// \timer0|data_out~18_combout  = (\timer0|cnt_store_4point [1] & (((\LTC1744_T01_00|data_out2 [11]) # (\timer0|cnt_store_4point [0])))) # (!\timer0|cnt_store_4point [1] & (\LTC1744_T01_00|data_out0 [11] & ((!\timer0|cnt_store_4point [0]))))

	.dataa(\LTC1744_T01_00|data_out0 [11]),
	.datab(\timer0|cnt_store_4point [1]),
	.datac(\LTC1744_T01_00|data_out2 [11]),
	.datad(\timer0|cnt_store_4point [0]),
	.cin(gnd),
	.combout(\timer0|data_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~18 .lut_mask = 16'hCCE2;
defparam \timer0|data_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneive_lcell_comb \timer0|data_out~19 (
// Equation(s):
// \timer0|data_out~19_combout  = (\timer0|cnt_store_4point [0] & ((\timer0|data_out~18_combout  & ((\LTC1744_T01_00|data_out3 [11]))) # (!\timer0|data_out~18_combout  & (\LTC1744_T01_00|data_out1 [11])))) # (!\timer0|cnt_store_4point [0] & 
// (((\timer0|data_out~18_combout ))))

	.dataa(\LTC1744_T01_00|data_out1 [11]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_00|data_out3 [11]),
	.datad(\timer0|data_out~18_combout ),
	.cin(gnd),
	.combout(\timer0|data_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~19 .lut_mask = 16'hF388;
defparam \timer0|data_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneive_lcell_comb \timer0|data_out~20 (
// Equation(s):
// \timer0|data_out~20_combout  = (\timer2|Samp_en_0~q  & (((\timer0|start_store~q  & \timer0|data_out~19_combout )) # (!\timer2|Samp_en_1~q ))) # (!\timer2|Samp_en_0~q  & (((\timer0|start_store~q  & \timer0|data_out~19_combout ))))

	.dataa(\timer2|Samp_en_0~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer0|start_store~q ),
	.datad(\timer0|data_out~19_combout ),
	.cin(gnd),
	.combout(\timer0|data_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~20 .lut_mask = 16'hF222;
defparam \timer0|data_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N25
dffeas \timer0|data_out[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|data_out~20_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|data_out[11] .is_wysiwyg = "true";
defparam \timer0|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_lcell_comb \LTC1744_T01_00|data_out1[13]~feeder (
// Equation(s):
// \LTC1744_T01_00|data_out1[13]~feeder_combout  = \data0[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[13]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_00|data_out1[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|data_out1[13]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_00|data_out1[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N21
dffeas \LTC1744_T01_00|data_out1[13] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_00|data_out1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out1[13] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N1
dffeas \LTC1744_T01_00|data_out3[13] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[13]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out3[13] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N9
dffeas \LTC1744_T01_00|data_out2[13] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[13]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_00|data_out2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_00|data_out2[13] .is_wysiwyg = "true";
defparam \LTC1744_T01_00|data_out2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
cycloneive_lcell_comb \timer0|data_out~24 (
// Equation(s):
// \timer0|data_out~24_combout  = (\timer0|cnt_store_4point [0] & (((\timer0|cnt_store_4point [1])))) # (!\timer0|cnt_store_4point [0] & ((\timer0|cnt_store_4point [1] & ((\LTC1744_T01_00|data_out2 [13]))) # (!\timer0|cnt_store_4point [1] & 
// (\LTC1744_T01_00|data_out0 [13]))))

	.dataa(\LTC1744_T01_00|data_out0 [13]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_00|data_out2 [13]),
	.datad(\timer0|cnt_store_4point [1]),
	.cin(gnd),
	.combout(\timer0|data_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~24 .lut_mask = 16'hFC22;
defparam \timer0|data_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneive_lcell_comb \timer0|data_out~25 (
// Equation(s):
// \timer0|data_out~25_combout  = (\timer0|cnt_store_4point [0] & ((\timer0|data_out~24_combout  & ((\LTC1744_T01_00|data_out3 [13]))) # (!\timer0|data_out~24_combout  & (\LTC1744_T01_00|data_out1 [13])))) # (!\timer0|cnt_store_4point [0] & 
// (((\timer0|data_out~24_combout ))))

	.dataa(\LTC1744_T01_00|data_out1 [13]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_00|data_out3 [13]),
	.datad(\timer0|data_out~24_combout ),
	.cin(gnd),
	.combout(\timer0|data_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~25 .lut_mask = 16'hF388;
defparam \timer0|data_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneive_lcell_comb \timer0|data_out~26 (
// Equation(s):
// \timer0|data_out~26_combout  = (\timer2|Samp_en_1~q  & (\timer0|start_store~q  & (\timer0|data_out~25_combout ))) # (!\timer2|Samp_en_1~q  & ((\timer2|Samp_en_0~q ) # ((\timer0|start_store~q  & \timer0|data_out~25_combout ))))

	.dataa(\timer2|Samp_en_1~q ),
	.datab(\timer0|start_store~q ),
	.datac(\timer0|data_out~25_combout ),
	.datad(\timer2|Samp_en_0~q ),
	.cin(gnd),
	.combout(\timer0|data_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|data_out~26 .lut_mask = 16'hD5C0;
defparam \timer0|data_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N19
dffeas \timer0|data_out[13] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer0|data_out~26_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|data_out[13] .is_wysiwyg = "true";
defparam \timer0|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 (
	.portawe(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\dpram0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\timer0|data_out [13],\timer0|data_out [11],\timer0|data_out [10],\timer0|data_out [9],\timer0|data_out [8],\timer0|data_out [7],\timer0|data_out [6],\timer0|data_out [5],\timer0|data_out [4]}),
	.portaaddr({\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\dpram0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\dpram0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk1_output_clock_enable = "ena1";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .logical_ram_name = "dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|altsyncram_h7e1:FIFOram|ALTSYNCRAM";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .operation_mode = "dual_port";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_clear = "none";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_width = 10;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_width = 9;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_address = 0;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_last_address = 1023;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clear = "none";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clock = "clock1";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_width = 10;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_width = 9;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_address = 0;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_last_address = 1023;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N22
cycloneive_io_ibuf \data2[4]~input (
	.i(data2[4]),
	.ibar(gnd),
	.o(\data2[4]~input_o ));
// synopsys translate_off
defparam \data2[4]~input .bus_hold = "false";
defparam \data2[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneive_lcell_comb \LTC1744_T01_02|data_out1[4]~feeder (
// Equation(s):
// \LTC1744_T01_02|data_out1[4]~feeder_combout  = \data2[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data2[4]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_02|data_out1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_02|data_out1[4]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_02|data_out1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N3
dffeas \LTC1744_T01_02|data_out1[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_02|data_out1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out1[4] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N15
dffeas \LTC1744_T01_02|data_out0[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[4]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out0[4] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N14
cycloneive_lcell_comb \timer2|data_out~9 (
// Equation(s):
// \timer2|data_out~9_combout  = (\timer0|cnt_store_4point [0] & ((\LTC1744_T01_02|data_out1 [4]) # ((\timer0|cnt_store_4point [1])))) # (!\timer0|cnt_store_4point [0] & (((\LTC1744_T01_02|data_out0 [4] & !\timer0|cnt_store_4point [1]))))

	.dataa(\timer0|cnt_store_4point [0]),
	.datab(\LTC1744_T01_02|data_out1 [4]),
	.datac(\LTC1744_T01_02|data_out0 [4]),
	.datad(\timer0|cnt_store_4point [1]),
	.cin(gnd),
	.combout(\timer2|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~9 .lut_mask = 16'hAAD8;
defparam \timer2|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N31
dffeas \LTC1744_T01_02|data_out3[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[4]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out3[4] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N29
dffeas \LTC1744_T01_02|data_out2[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[4]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out2[4] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N30
cycloneive_lcell_comb \timer2|data_out~10 (
// Equation(s):
// \timer2|data_out~10_combout  = (\timer2|data_out~9_combout  & (((\LTC1744_T01_02|data_out3 [4])) # (!\timer0|cnt_store_4point [1]))) # (!\timer2|data_out~9_combout  & (\timer0|cnt_store_4point [1] & ((\LTC1744_T01_02|data_out2 [4]))))

	.dataa(\timer2|data_out~9_combout ),
	.datab(\timer0|cnt_store_4point [1]),
	.datac(\LTC1744_T01_02|data_out3 [4]),
	.datad(\LTC1744_T01_02|data_out2 [4]),
	.cin(gnd),
	.combout(\timer2|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~10 .lut_mask = 16'hE6A2;
defparam \timer2|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneive_lcell_comb \timer2|data_out~11 (
// Equation(s):
// \timer2|data_out~11_combout  = (\timer0|start_store~q  & (\timer2|data_out~10_combout  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer2|Samp_en_0~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer0|start_store~q ),
	.datad(\timer2|data_out~10_combout ),
	.cin(gnd),
	.combout(\timer2|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~11 .lut_mask = 16'hD000;
defparam \timer2|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N5
dffeas \timer2|data_out[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer2|data_out~11_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer2|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \timer2|data_out[4] .is_wysiwyg = "true";
defparam \timer2|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N15
cycloneive_io_ibuf \data2[5]~input (
	.i(data2[5]),
	.ibar(gnd),
	.o(\data2[5]~input_o ));
// synopsys translate_off
defparam \data2[5]~input .bus_hold = "false";
defparam \data2[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y20_N3
dffeas \LTC1744_T01_02|data_out0[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[5]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out0[5] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out0[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N17
dffeas \LTC1744_T01_02|data_out2[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[5]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out2[5] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
cycloneive_lcell_comb \timer2|data_out~0 (
// Equation(s):
// \timer2|data_out~0_combout  = (\timer0|cnt_store_4point [1] & ((\timer0|cnt_store_4point [0]) # ((\LTC1744_T01_02|data_out2 [5])))) # (!\timer0|cnt_store_4point [1] & (!\timer0|cnt_store_4point [0] & (\LTC1744_T01_02|data_out0 [5])))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_02|data_out0 [5]),
	.datad(\LTC1744_T01_02|data_out2 [5]),
	.cin(gnd),
	.combout(\timer2|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~0 .lut_mask = 16'hBA98;
defparam \timer2|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N11
dffeas \LTC1744_T01_02|data_out3[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[5]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out3[5] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N24
cycloneive_lcell_comb \LTC1744_T01_02|data_out1[5]~feeder (
// Equation(s):
// \LTC1744_T01_02|data_out1[5]~feeder_combout  = \data2[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data2[5]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_02|data_out1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_02|data_out1[5]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_02|data_out1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N25
dffeas \LTC1744_T01_02|data_out1[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_02|data_out1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out1[5] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
cycloneive_lcell_comb \timer2|data_out~1 (
// Equation(s):
// \timer2|data_out~1_combout  = (\timer2|data_out~0_combout  & (((\LTC1744_T01_02|data_out3 [5])) # (!\timer0|cnt_store_4point [0]))) # (!\timer2|data_out~0_combout  & (\timer0|cnt_store_4point [0] & ((\LTC1744_T01_02|data_out1 [5]))))

	.dataa(\timer2|data_out~0_combout ),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_02|data_out3 [5]),
	.datad(\LTC1744_T01_02|data_out1 [5]),
	.cin(gnd),
	.combout(\timer2|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~1 .lut_mask = 16'hE6A2;
defparam \timer2|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneive_lcell_comb \timer2|data_out~2 (
// Equation(s):
// \timer2|data_out~2_combout  = (\timer0|start_store~q  & (\timer2|data_out~1_combout  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer2|Samp_en_0~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer0|start_store~q ),
	.datad(\timer2|data_out~1_combout ),
	.cin(gnd),
	.combout(\timer2|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~2 .lut_mask = 16'hD000;
defparam \timer2|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N19
dffeas \timer2|data_out[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer2|data_out~2_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer2|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \timer2|data_out[5] .is_wysiwyg = "true";
defparam \timer2|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N8
cycloneive_io_ibuf \data2[6]~input (
	.i(data2[6]),
	.ibar(gnd),
	.o(\data2[6]~input_o ));
// synopsys translate_off
defparam \data2[6]~input .bus_hold = "false";
defparam \data2[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y20_N1
dffeas \LTC1744_T01_02|data_out1[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[6]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out1[6] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N23
dffeas \LTC1744_T01_02|data_out0[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[6]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out0[6] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cycloneive_lcell_comb \timer2|data_out~3 (
// Equation(s):
// \timer2|data_out~3_combout  = (\timer0|cnt_store_4point [0] & ((\LTC1744_T01_02|data_out1 [6]) # ((\timer0|cnt_store_4point [1])))) # (!\timer0|cnt_store_4point [0] & (((\LTC1744_T01_02|data_out0 [6] & !\timer0|cnt_store_4point [1]))))

	.dataa(\timer0|cnt_store_4point [0]),
	.datab(\LTC1744_T01_02|data_out1 [6]),
	.datac(\LTC1744_T01_02|data_out0 [6]),
	.datad(\timer0|cnt_store_4point [1]),
	.cin(gnd),
	.combout(\timer2|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~3 .lut_mask = 16'hAAD8;
defparam \timer2|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N19
dffeas \LTC1744_T01_02|data_out3[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[6]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out3[6] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N21
dffeas \LTC1744_T01_02|data_out2[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[6]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out2[6] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N18
cycloneive_lcell_comb \timer2|data_out~4 (
// Equation(s):
// \timer2|data_out~4_combout  = (\timer2|data_out~3_combout  & (((\LTC1744_T01_02|data_out3 [6])) # (!\timer0|cnt_store_4point [1]))) # (!\timer2|data_out~3_combout  & (\timer0|cnt_store_4point [1] & ((\LTC1744_T01_02|data_out2 [6]))))

	.dataa(\timer2|data_out~3_combout ),
	.datab(\timer0|cnt_store_4point [1]),
	.datac(\LTC1744_T01_02|data_out3 [6]),
	.datad(\LTC1744_T01_02|data_out2 [6]),
	.cin(gnd),
	.combout(\timer2|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~4 .lut_mask = 16'hE6A2;
defparam \timer2|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cycloneive_lcell_comb \timer2|data_out~5 (
// Equation(s):
// \timer2|data_out~5_combout  = (\timer2|data_out~4_combout  & (\timer0|start_store~q  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer2|Samp_en_0~q ),
	.datab(\timer2|data_out~4_combout ),
	.datac(\timer0|start_store~q ),
	.datad(\timer2|Samp_en_1~q ),
	.cin(gnd),
	.combout(\timer2|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~5 .lut_mask = 16'hC040;
defparam \timer2|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N7
dffeas \timer2|data_out[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer2|data_out~5_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer2|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \timer2|data_out[6] .is_wysiwyg = "true";
defparam \timer2|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N1
cycloneive_io_ibuf \data2[7]~input (
	.i(data2[7]),
	.ibar(gnd),
	.o(\data2[7]~input_o ));
// synopsys translate_off
defparam \data2[7]~input .bus_hold = "false";
defparam \data2[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y20_N15
dffeas \LTC1744_T01_02|data_out1[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[7]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out1[7] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N17
dffeas \LTC1744_T01_02|data_out3[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[7]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out3[7] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N7
dffeas \LTC1744_T01_02|data_out0[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[7]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out0[7] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N21
dffeas \LTC1744_T01_02|data_out2[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[7]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out2[7] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N6
cycloneive_lcell_comb \timer2|data_out~6 (
// Equation(s):
// \timer2|data_out~6_combout  = (\timer0|cnt_store_4point [1] & ((\timer0|cnt_store_4point [0]) # ((\LTC1744_T01_02|data_out2 [7])))) # (!\timer0|cnt_store_4point [1] & (!\timer0|cnt_store_4point [0] & (\LTC1744_T01_02|data_out0 [7])))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_02|data_out0 [7]),
	.datad(\LTC1744_T01_02|data_out2 [7]),
	.cin(gnd),
	.combout(\timer2|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~6 .lut_mask = 16'hBA98;
defparam \timer2|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cycloneive_lcell_comb \timer2|data_out~7 (
// Equation(s):
// \timer2|data_out~7_combout  = (\timer0|cnt_store_4point [0] & ((\timer2|data_out~6_combout  & ((\LTC1744_T01_02|data_out3 [7]))) # (!\timer2|data_out~6_combout  & (\LTC1744_T01_02|data_out1 [7])))) # (!\timer0|cnt_store_4point [0] & 
// (((\timer2|data_out~6_combout ))))

	.dataa(\LTC1744_T01_02|data_out1 [7]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_02|data_out3 [7]),
	.datad(\timer2|data_out~6_combout ),
	.cin(gnd),
	.combout(\timer2|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~7 .lut_mask = 16'hF388;
defparam \timer2|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneive_lcell_comb \timer2|data_out~8 (
// Equation(s):
// \timer2|data_out~8_combout  = (\timer0|start_store~q  & (\timer2|data_out~7_combout  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer2|Samp_en_0~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer0|start_store~q ),
	.datad(\timer2|data_out~7_combout ),
	.cin(gnd),
	.combout(\timer2|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~8 .lut_mask = 16'hD000;
defparam \timer2|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N11
dffeas \timer2|data_out[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer2|data_out~8_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer2|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \timer2|data_out[7] .is_wysiwyg = "true";
defparam \timer2|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y24_N22
cycloneive_io_ibuf \data2[8]~input (
	.i(data2[8]),
	.ibar(gnd),
	.o(\data2[8]~input_o ));
// synopsys translate_off
defparam \data2[8]~input .bus_hold = "false";
defparam \data2[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y18_N31
dffeas \LTC1744_T01_02|data_out0[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[8]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out0[8] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out0[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N29
dffeas \LTC1744_T01_02|data_out1[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[8]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out1[8] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneive_lcell_comb \timer2|data_out~21 (
// Equation(s):
// \timer2|data_out~21_combout  = (\timer0|cnt_store_4point [1] & (\timer0|cnt_store_4point [0])) # (!\timer0|cnt_store_4point [1] & ((\timer0|cnt_store_4point [0] & ((\LTC1744_T01_02|data_out1 [8]))) # (!\timer0|cnt_store_4point [0] & 
// (\LTC1744_T01_02|data_out0 [8]))))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_02|data_out0 [8]),
	.datad(\LTC1744_T01_02|data_out1 [8]),
	.cin(gnd),
	.combout(\timer2|data_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~21 .lut_mask = 16'hDC98;
defparam \timer2|data_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N9
dffeas \LTC1744_T01_02|data_out3[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[8]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out3[8] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N0
cycloneive_lcell_comb \LTC1744_T01_02|data_out2[8]~feeder (
// Equation(s):
// \LTC1744_T01_02|data_out2[8]~feeder_combout  = \data2[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data2[8]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_02|data_out2[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_02|data_out2[8]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_02|data_out2[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N1
dffeas \LTC1744_T01_02|data_out2[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_02|data_out2[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out2[8] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N8
cycloneive_lcell_comb \timer2|data_out~22 (
// Equation(s):
// \timer2|data_out~22_combout  = (\timer2|data_out~21_combout  & (((\LTC1744_T01_02|data_out3 [8])) # (!\timer0|cnt_store_4point [1]))) # (!\timer2|data_out~21_combout  & (\timer0|cnt_store_4point [1] & ((\LTC1744_T01_02|data_out2 [8]))))

	.dataa(\timer2|data_out~21_combout ),
	.datab(\timer0|cnt_store_4point [1]),
	.datac(\LTC1744_T01_02|data_out3 [8]),
	.datad(\LTC1744_T01_02|data_out2 [8]),
	.cin(gnd),
	.combout(\timer2|data_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~22 .lut_mask = 16'hE6A2;
defparam \timer2|data_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneive_lcell_comb \timer2|data_out~23 (
// Equation(s):
// \timer2|data_out~23_combout  = (\timer0|start_store~q  & (\timer2|data_out~22_combout  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer2|Samp_en_0~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer0|start_store~q ),
	.datad(\timer2|data_out~22_combout ),
	.cin(gnd),
	.combout(\timer2|data_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~23 .lut_mask = 16'hD000;
defparam \timer2|data_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N3
dffeas \timer2|data_out[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer2|data_out~23_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer2|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \timer2|data_out[8] .is_wysiwyg = "true";
defparam \timer2|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y24_N1
cycloneive_io_ibuf \data2[9]~input (
	.i(data2[9]),
	.ibar(gnd),
	.o(\data2[9]~input_o ));
// synopsys translate_off
defparam \data2[9]~input .bus_hold = "false";
defparam \data2[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_lcell_comb \LTC1744_T01_02|data_out1[9]~feeder (
// Equation(s):
// \LTC1744_T01_02|data_out1[9]~feeder_combout  = \data2[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data2[9]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_02|data_out1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_02|data_out1[9]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_02|data_out1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N21
dffeas \LTC1744_T01_02|data_out1[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_02|data_out1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out1[9] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N23
dffeas \LTC1744_T01_02|data_out3[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[9]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out3[9] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N23
dffeas \LTC1744_T01_02|data_out0[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[9]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out0[9] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out0[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N5
dffeas \LTC1744_T01_02|data_out2[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[9]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out2[9] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneive_lcell_comb \timer2|data_out~15 (
// Equation(s):
// \timer2|data_out~15_combout  = (\timer0|cnt_store_4point [1] & ((\timer0|cnt_store_4point [0]) # ((\LTC1744_T01_02|data_out2 [9])))) # (!\timer0|cnt_store_4point [1] & (!\timer0|cnt_store_4point [0] & (\LTC1744_T01_02|data_out0 [9])))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_02|data_out0 [9]),
	.datad(\LTC1744_T01_02|data_out2 [9]),
	.cin(gnd),
	.combout(\timer2|data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~15 .lut_mask = 16'hBA98;
defparam \timer2|data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneive_lcell_comb \timer2|data_out~16 (
// Equation(s):
// \timer2|data_out~16_combout  = (\timer0|cnt_store_4point [0] & ((\timer2|data_out~15_combout  & ((\LTC1744_T01_02|data_out3 [9]))) # (!\timer2|data_out~15_combout  & (\LTC1744_T01_02|data_out1 [9])))) # (!\timer0|cnt_store_4point [0] & 
// (((\timer2|data_out~15_combout ))))

	.dataa(\LTC1744_T01_02|data_out1 [9]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_02|data_out3 [9]),
	.datad(\timer2|data_out~15_combout ),
	.cin(gnd),
	.combout(\timer2|data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~16 .lut_mask = 16'hF388;
defparam \timer2|data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneive_lcell_comb \timer2|data_out~17 (
// Equation(s):
// \timer2|data_out~17_combout  = (\timer2|Samp_en_0~q  & (((\timer0|start_store~q  & \timer2|data_out~16_combout )) # (!\timer2|Samp_en_1~q ))) # (!\timer2|Samp_en_0~q  & (((\timer0|start_store~q  & \timer2|data_out~16_combout ))))

	.dataa(\timer2|Samp_en_0~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer0|start_store~q ),
	.datad(\timer2|data_out~16_combout ),
	.cin(gnd),
	.combout(\timer2|data_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~17 .lut_mask = 16'hF222;
defparam \timer2|data_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N27
dffeas \timer2|data_out[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer2|data_out~17_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer2|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \timer2|data_out[9] .is_wysiwyg = "true";
defparam \timer2|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y20_N8
cycloneive_io_ibuf \data2[10]~input (
	.i(data2[10]),
	.ibar(gnd),
	.o(\data2[10]~input_o ));
// synopsys translate_off
defparam \data2[10]~input .bus_hold = "false";
defparam \data2[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y18_N13
dffeas \LTC1744_T01_02|data_out2[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[10]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out2[10] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N15
dffeas \LTC1744_T01_02|data_out3[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[10]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out3[10] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N19
dffeas \LTC1744_T01_02|data_out0[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[10]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out0[10] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out0[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_lcell_comb \LTC1744_T01_02|data_out1[10]~feeder (
// Equation(s):
// \LTC1744_T01_02|data_out1[10]~feeder_combout  = \data2[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data2[10]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_02|data_out1[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_02|data_out1[10]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_02|data_out1[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N17
dffeas \LTC1744_T01_02|data_out1[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_02|data_out1[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out1[10] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneive_lcell_comb \timer2|data_out~12 (
// Equation(s):
// \timer2|data_out~12_combout  = (\timer0|cnt_store_4point [1] & (\timer0|cnt_store_4point [0])) # (!\timer0|cnt_store_4point [1] & ((\timer0|cnt_store_4point [0] & ((\LTC1744_T01_02|data_out1 [10]))) # (!\timer0|cnt_store_4point [0] & 
// (\LTC1744_T01_02|data_out0 [10]))))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_02|data_out0 [10]),
	.datad(\LTC1744_T01_02|data_out1 [10]),
	.cin(gnd),
	.combout(\timer2|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~12 .lut_mask = 16'hDC98;
defparam \timer2|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneive_lcell_comb \timer2|data_out~13 (
// Equation(s):
// \timer2|data_out~13_combout  = (\timer0|cnt_store_4point [1] & ((\timer2|data_out~12_combout  & ((\LTC1744_T01_02|data_out3 [10]))) # (!\timer2|data_out~12_combout  & (\LTC1744_T01_02|data_out2 [10])))) # (!\timer0|cnt_store_4point [1] & 
// (((\timer2|data_out~12_combout ))))

	.dataa(\LTC1744_T01_02|data_out2 [10]),
	.datab(\timer0|cnt_store_4point [1]),
	.datac(\LTC1744_T01_02|data_out3 [10]),
	.datad(\timer2|data_out~12_combout ),
	.cin(gnd),
	.combout(\timer2|data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~13 .lut_mask = 16'hF388;
defparam \timer2|data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cycloneive_lcell_comb \timer2|data_out~14 (
// Equation(s):
// \timer2|data_out~14_combout  = (\timer0|start_store~q  & (\timer2|data_out~13_combout  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer2|Samp_en_0~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer0|start_store~q ),
	.datad(\timer2|data_out~13_combout ),
	.cin(gnd),
	.combout(\timer2|data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~14 .lut_mask = 16'hD000;
defparam \timer2|data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N31
dffeas \timer2|data_out[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer2|data_out~14_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer2|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \timer2|data_out[10] .is_wysiwyg = "true";
defparam \timer2|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y19_N15
cycloneive_io_ibuf \data2[11]~input (
	.i(data2[11]),
	.ibar(gnd),
	.o(\data2[11]~input_o ));
// synopsys translate_off
defparam \data2[11]~input .bus_hold = "false";
defparam \data2[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y18_N21
dffeas \LTC1744_T01_02|data_out2[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[11]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out2[11] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N27
dffeas \LTC1744_T01_02|data_out0[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[11]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out0[11] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneive_lcell_comb \timer2|data_out~18 (
// Equation(s):
// \timer2|data_out~18_combout  = (\timer0|cnt_store_4point [0] & (((\timer0|cnt_store_4point [1])))) # (!\timer0|cnt_store_4point [0] & ((\timer0|cnt_store_4point [1] & (\LTC1744_T01_02|data_out2 [11])) # (!\timer0|cnt_store_4point [1] & 
// ((\LTC1744_T01_02|data_out0 [11])))))

	.dataa(\LTC1744_T01_02|data_out2 [11]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_02|data_out0 [11]),
	.datad(\timer0|cnt_store_4point [1]),
	.cin(gnd),
	.combout(\timer2|data_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~18 .lut_mask = 16'hEE30;
defparam \timer2|data_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N7
dffeas \LTC1744_T01_02|data_out3[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[11]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out3[11] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N9
dffeas \LTC1744_T01_02|data_out1[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[11]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out1[11] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneive_lcell_comb \timer2|data_out~19 (
// Equation(s):
// \timer2|data_out~19_combout  = (\timer2|data_out~18_combout  & (((\LTC1744_T01_02|data_out3 [11])) # (!\timer0|cnt_store_4point [0]))) # (!\timer2|data_out~18_combout  & (\timer0|cnt_store_4point [0] & ((\LTC1744_T01_02|data_out1 [11]))))

	.dataa(\timer2|data_out~18_combout ),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_02|data_out3 [11]),
	.datad(\LTC1744_T01_02|data_out1 [11]),
	.cin(gnd),
	.combout(\timer2|data_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~19 .lut_mask = 16'hE6A2;
defparam \timer2|data_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneive_lcell_comb \timer2|data_out~20 (
// Equation(s):
// \timer2|data_out~20_combout  = (\timer2|Samp_en_0~q  & (((\timer0|start_store~q  & \timer2|data_out~19_combout )) # (!\timer2|Samp_en_1~q ))) # (!\timer2|Samp_en_0~q  & (((\timer0|start_store~q  & \timer2|data_out~19_combout ))))

	.dataa(\timer2|Samp_en_0~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer0|start_store~q ),
	.datad(\timer2|data_out~19_combout ),
	.cin(gnd),
	.combout(\timer2|data_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~20 .lut_mask = 16'hF222;
defparam \timer2|data_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N23
dffeas \timer2|data_out[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer2|data_out~20_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer2|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \timer2|data_out[11] .is_wysiwyg = "true";
defparam \timer2|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y18_N15
cycloneive_io_ibuf \data2[13]~input (
	.i(data2[13]),
	.ibar(gnd),
	.o(\data2[13]~input_o ));
// synopsys translate_off
defparam \data2[13]~input .bus_hold = "false";
defparam \data2[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y20_N31
dffeas \LTC1744_T01_02|data_out0[13] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[13]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out0[13] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out0[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N29
dffeas \LTC1744_T01_02|data_out2[13] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[13]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out2[13] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
cycloneive_lcell_comb \timer2|data_out~24 (
// Equation(s):
// \timer2|data_out~24_combout  = (\timer0|cnt_store_4point [1] & ((\timer0|cnt_store_4point [0]) # ((\LTC1744_T01_02|data_out2 [13])))) # (!\timer0|cnt_store_4point [1] & (!\timer0|cnt_store_4point [0] & (\LTC1744_T01_02|data_out0 [13])))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_02|data_out0 [13]),
	.datad(\LTC1744_T01_02|data_out2 [13]),
	.cin(gnd),
	.combout(\timer2|data_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~24 .lut_mask = 16'hBA98;
defparam \timer2|data_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N31
dffeas \LTC1744_T01_02|data_out3[13] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[13]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out3[13] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N27
dffeas \LTC1744_T01_02|data_out1[13] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data2[13]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_02|data_out1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_02|data_out1[13] .is_wysiwyg = "true";
defparam \LTC1744_T01_02|data_out1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
cycloneive_lcell_comb \timer2|data_out~25 (
// Equation(s):
// \timer2|data_out~25_combout  = (\timer2|data_out~24_combout  & (((\LTC1744_T01_02|data_out3 [13])) # (!\timer0|cnt_store_4point [0]))) # (!\timer2|data_out~24_combout  & (\timer0|cnt_store_4point [0] & ((\LTC1744_T01_02|data_out1 [13]))))

	.dataa(\timer2|data_out~24_combout ),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_02|data_out3 [13]),
	.datad(\LTC1744_T01_02|data_out1 [13]),
	.cin(gnd),
	.combout(\timer2|data_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~25 .lut_mask = 16'hE6A2;
defparam \timer2|data_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cycloneive_lcell_comb \timer2|data_out~26 (
// Equation(s):
// \timer2|data_out~26_combout  = (\timer2|data_out~25_combout  & ((\timer0|start_store~q ) # ((!\timer2|Samp_en_1~q  & \timer2|Samp_en_0~q )))) # (!\timer2|data_out~25_combout  & (((!\timer2|Samp_en_1~q  & \timer2|Samp_en_0~q ))))

	.dataa(\timer2|data_out~25_combout ),
	.datab(\timer0|start_store~q ),
	.datac(\timer2|Samp_en_1~q ),
	.datad(\timer2|Samp_en_0~q ),
	.cin(gnd),
	.combout(\timer2|data_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \timer2|data_out~26 .lut_mask = 16'h8F88;
defparam \timer2|data_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N17
dffeas \timer2|data_out[13] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer2|data_out~26_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer2|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \timer2|data_out[13] .is_wysiwyg = "true";
defparam \timer2|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 (
	.portawe(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\dpram2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\timer2|data_out [13],\timer2|data_out [11],\timer2|data_out [10],\timer2|data_out [9],\timer2|data_out [8],\timer2|data_out [7],\timer2|data_out [6],\timer2|data_out [5],\timer2|data_out [4]}),
	.portaaddr({\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\dpram2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\dpram2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk1_output_clock_enable = "ena1";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .logical_ram_name = "dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|altsyncram_h7e1:FIFOram|ALTSYNCRAM";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .operation_mode = "dual_port";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_clear = "none";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_width = 10;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_width = 9;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_address = 0;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_last_address = 1023;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clear = "none";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clock = "clock1";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_width = 10;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_width = 9;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_address = 0;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_last_address = 1023;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \data1[4]~input (
	.i(data1[4]),
	.ibar(gnd),
	.o(\data1[4]~input_o ));
// synopsys translate_off
defparam \data1[4]~input .bus_hold = "false";
defparam \data1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneive_lcell_comb \LTC1744_T01_01|data_out2[4]~feeder (
// Equation(s):
// \LTC1744_T01_01|data_out2[4]~feeder_combout  = \data1[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data1[4]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_01|data_out2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_01|data_out2[4]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_01|data_out2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N13
dffeas \LTC1744_T01_01|data_out2[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_01|data_out2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out2[4] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N31
dffeas \LTC1744_T01_01|data_out0[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[4]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out0[4] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneive_lcell_comb \timer1|data_out~9 (
// Equation(s):
// \timer1|data_out~9_combout  = (\timer0|cnt_store_4point [0] & (((\timer0|cnt_store_4point [1])))) # (!\timer0|cnt_store_4point [0] & ((\timer0|cnt_store_4point [1] & (\LTC1744_T01_01|data_out2 [4])) # (!\timer0|cnt_store_4point [1] & 
// ((\LTC1744_T01_01|data_out0 [4])))))

	.dataa(\LTC1744_T01_01|data_out2 [4]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_01|data_out0 [4]),
	.datad(\timer0|cnt_store_4point [1]),
	.cin(gnd),
	.combout(\timer1|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~9 .lut_mask = 16'hEE30;
defparam \timer1|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N31
dffeas \LTC1744_T01_01|data_out3[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[4]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out3[4] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N29
dffeas \LTC1744_T01_01|data_out1[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[4]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out1[4] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneive_lcell_comb \timer1|data_out~10 (
// Equation(s):
// \timer1|data_out~10_combout  = (\timer0|cnt_store_4point [0] & ((\timer1|data_out~9_combout  & (\LTC1744_T01_01|data_out3 [4])) # (!\timer1|data_out~9_combout  & ((\LTC1744_T01_01|data_out1 [4]))))) # (!\timer0|cnt_store_4point [0] & 
// (\timer1|data_out~9_combout ))

	.dataa(\timer0|cnt_store_4point [0]),
	.datab(\timer1|data_out~9_combout ),
	.datac(\LTC1744_T01_01|data_out3 [4]),
	.datad(\LTC1744_T01_01|data_out1 [4]),
	.cin(gnd),
	.combout(\timer1|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~10 .lut_mask = 16'hE6C4;
defparam \timer1|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
cycloneive_lcell_comb \timer1|data_out~11 (
// Equation(s):
// \timer1|data_out~11_combout  = (\timer0|start_store~q  & (\timer1|data_out~10_combout  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer0|start_store~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer2|Samp_en_0~q ),
	.datad(\timer1|data_out~10_combout ),
	.cin(gnd),
	.combout(\timer1|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~11 .lut_mask = 16'h8A00;
defparam \timer1|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N7
dffeas \timer1|data_out[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer1|data_out~11_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer1|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \timer1|data_out[4] .is_wysiwyg = "true";
defparam \timer1|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \data1[5]~input (
	.i(data1[5]),
	.ibar(gnd),
	.o(\data1[5]~input_o ));
// synopsys translate_off
defparam \data1[5]~input .bus_hold = "false";
defparam \data1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y10_N9
dffeas \LTC1744_T01_01|data_out2[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[5]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out2[5] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N3
dffeas \LTC1744_T01_01|data_out3[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[5]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out3[5] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N19
dffeas \LTC1744_T01_01|data_out0[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[5]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out0[5] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out0[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N17
dffeas \LTC1744_T01_01|data_out1[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[5]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out1[5] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N18
cycloneive_lcell_comb \timer1|data_out~0 (
// Equation(s):
// \timer1|data_out~0_combout  = (\timer0|cnt_store_4point [0] & ((\timer0|cnt_store_4point [1]) # ((\LTC1744_T01_01|data_out1 [5])))) # (!\timer0|cnt_store_4point [0] & (!\timer0|cnt_store_4point [1] & (\LTC1744_T01_01|data_out0 [5])))

	.dataa(\timer0|cnt_store_4point [0]),
	.datab(\timer0|cnt_store_4point [1]),
	.datac(\LTC1744_T01_01|data_out0 [5]),
	.datad(\LTC1744_T01_01|data_out1 [5]),
	.cin(gnd),
	.combout(\timer1|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~0 .lut_mask = 16'hBA98;
defparam \timer1|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneive_lcell_comb \timer1|data_out~1 (
// Equation(s):
// \timer1|data_out~1_combout  = (\timer0|cnt_store_4point [1] & ((\timer1|data_out~0_combout  & ((\LTC1744_T01_01|data_out3 [5]))) # (!\timer1|data_out~0_combout  & (\LTC1744_T01_01|data_out2 [5])))) # (!\timer0|cnt_store_4point [1] & 
// (((\timer1|data_out~0_combout ))))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\LTC1744_T01_01|data_out2 [5]),
	.datac(\LTC1744_T01_01|data_out3 [5]),
	.datad(\timer1|data_out~0_combout ),
	.cin(gnd),
	.combout(\timer1|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~1 .lut_mask = 16'hF588;
defparam \timer1|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cycloneive_lcell_comb \timer1|data_out~2 (
// Equation(s):
// \timer1|data_out~2_combout  = (\timer0|start_store~q  & (\timer1|data_out~1_combout  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer0|start_store~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer2|Samp_en_0~q ),
	.datad(\timer1|data_out~1_combout ),
	.cin(gnd),
	.combout(\timer1|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~2 .lut_mask = 16'h8A00;
defparam \timer1|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N25
dffeas \timer1|data_out[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer1|data_out~2_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer1|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \timer1|data_out[5] .is_wysiwyg = "true";
defparam \timer1|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \data1[6]~input (
	.i(data1[6]),
	.ibar(gnd),
	.o(\data1[6]~input_o ));
// synopsys translate_off
defparam \data1[6]~input .bus_hold = "false";
defparam \data1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y10_N5
dffeas \LTC1744_T01_01|data_out1[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[6]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out1[6] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N15
dffeas \LTC1744_T01_01|data_out3[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[6]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out3[6] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cycloneive_lcell_comb \LTC1744_T01_01|data_out2[6]~feeder (
// Equation(s):
// \LTC1744_T01_01|data_out2[6]~feeder_combout  = \data1[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data1[6]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_01|data_out2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_01|data_out2[6]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_01|data_out2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N5
dffeas \LTC1744_T01_01|data_out2[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_01|data_out2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out2[6] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N15
dffeas \LTC1744_T01_01|data_out0[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[6]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out0[6] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneive_lcell_comb \timer1|data_out~3 (
// Equation(s):
// \timer1|data_out~3_combout  = (\timer0|cnt_store_4point [0] & (((\timer0|cnt_store_4point [1])))) # (!\timer0|cnt_store_4point [0] & ((\timer0|cnt_store_4point [1] & (\LTC1744_T01_01|data_out2 [6])) # (!\timer0|cnt_store_4point [1] & 
// ((\LTC1744_T01_01|data_out0 [6])))))

	.dataa(\LTC1744_T01_01|data_out2 [6]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_01|data_out0 [6]),
	.datad(\timer0|cnt_store_4point [1]),
	.cin(gnd),
	.combout(\timer1|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~3 .lut_mask = 16'hEE30;
defparam \timer1|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneive_lcell_comb \timer1|data_out~4 (
// Equation(s):
// \timer1|data_out~4_combout  = (\timer0|cnt_store_4point [0] & ((\timer1|data_out~3_combout  & ((\LTC1744_T01_01|data_out3 [6]))) # (!\timer1|data_out~3_combout  & (\LTC1744_T01_01|data_out1 [6])))) # (!\timer0|cnt_store_4point [0] & 
// (((\timer1|data_out~3_combout ))))

	.dataa(\timer0|cnt_store_4point [0]),
	.datab(\LTC1744_T01_01|data_out1 [6]),
	.datac(\LTC1744_T01_01|data_out3 [6]),
	.datad(\timer1|data_out~3_combout ),
	.cin(gnd),
	.combout(\timer1|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~4 .lut_mask = 16'hF588;
defparam \timer1|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
cycloneive_lcell_comb \timer1|data_out~5 (
// Equation(s):
// \timer1|data_out~5_combout  = (\timer0|start_store~q  & (\timer1|data_out~4_combout  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer0|start_store~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer2|Samp_en_0~q ),
	.datad(\timer1|data_out~4_combout ),
	.cin(gnd),
	.combout(\timer1|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~5 .lut_mask = 16'h8A00;
defparam \timer1|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N27
dffeas \timer1|data_out[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer1|data_out~5_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer1|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \timer1|data_out[6] .is_wysiwyg = "true";
defparam \timer1|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \data1[7]~input (
	.i(data1[7]),
	.ibar(gnd),
	.o(\data1[7]~input_o ));
// synopsys translate_off
defparam \data1[7]~input .bus_hold = "false";
defparam \data1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y10_N27
dffeas \LTC1744_T01_01|data_out0[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[7]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out0[7] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N1
dffeas \LTC1744_T01_01|data_out1[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[7]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out1[7] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneive_lcell_comb \timer1|data_out~6 (
// Equation(s):
// \timer1|data_out~6_combout  = (\timer0|cnt_store_4point [0] & ((\timer0|cnt_store_4point [1]) # ((\LTC1744_T01_01|data_out1 [7])))) # (!\timer0|cnt_store_4point [0] & (!\timer0|cnt_store_4point [1] & (\LTC1744_T01_01|data_out0 [7])))

	.dataa(\timer0|cnt_store_4point [0]),
	.datab(\timer0|cnt_store_4point [1]),
	.datac(\LTC1744_T01_01|data_out0 [7]),
	.datad(\LTC1744_T01_01|data_out1 [7]),
	.cin(gnd),
	.combout(\timer1|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~6 .lut_mask = 16'hBA98;
defparam \timer1|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N19
dffeas \LTC1744_T01_01|data_out3[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[7]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out3[7] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneive_lcell_comb \LTC1744_T01_01|data_out2[7]~feeder (
// Equation(s):
// \LTC1744_T01_01|data_out2[7]~feeder_combout  = \data1[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data1[7]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_01|data_out2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_01|data_out2[7]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_01|data_out2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N17
dffeas \LTC1744_T01_01|data_out2[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_01|data_out2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out2[7] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneive_lcell_comb \timer1|data_out~7 (
// Equation(s):
// \timer1|data_out~7_combout  = (\timer0|cnt_store_4point [1] & ((\timer1|data_out~6_combout  & (\LTC1744_T01_01|data_out3 [7])) # (!\timer1|data_out~6_combout  & ((\LTC1744_T01_01|data_out2 [7]))))) # (!\timer0|cnt_store_4point [1] & 
// (\timer1|data_out~6_combout ))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\timer1|data_out~6_combout ),
	.datac(\LTC1744_T01_01|data_out3 [7]),
	.datad(\LTC1744_T01_01|data_out2 [7]),
	.cin(gnd),
	.combout(\timer1|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~7 .lut_mask = 16'hE6C4;
defparam \timer1|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cycloneive_lcell_comb \timer1|data_out~8 (
// Equation(s):
// \timer1|data_out~8_combout  = (\timer0|start_store~q  & (\timer1|data_out~7_combout  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer0|start_store~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer2|Samp_en_0~q ),
	.datad(\timer1|data_out~7_combout ),
	.cin(gnd),
	.combout(\timer1|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~8 .lut_mask = 16'h8A00;
defparam \timer1|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N29
dffeas \timer1|data_out[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer1|data_out~8_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer1|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \timer1|data_out[7] .is_wysiwyg = "true";
defparam \timer1|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneive_io_ibuf \data1[8]~input (
	.i(data1[8]),
	.ibar(gnd),
	.o(\data1[8]~input_o ));
// synopsys translate_off
defparam \data1[8]~input .bus_hold = "false";
defparam \data1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \LTC1744_T01_01|data_out2[8]~feeder (
// Equation(s):
// \LTC1744_T01_01|data_out2[8]~feeder_combout  = \data1[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data1[8]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_01|data_out2[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_01|data_out2[8]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_01|data_out2[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N21
dffeas \LTC1744_T01_01|data_out2[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_01|data_out2[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out2[8] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N7
dffeas \LTC1744_T01_01|data_out0[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[8]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out0[8] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneive_lcell_comb \timer1|data_out~21 (
// Equation(s):
// \timer1|data_out~21_combout  = (\timer0|cnt_store_4point [0] & (((\timer0|cnt_store_4point [1])))) # (!\timer0|cnt_store_4point [0] & ((\timer0|cnt_store_4point [1] & (\LTC1744_T01_01|data_out2 [8])) # (!\timer0|cnt_store_4point [1] & 
// ((\LTC1744_T01_01|data_out0 [8])))))

	.dataa(\LTC1744_T01_01|data_out2 [8]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_01|data_out0 [8]),
	.datad(\timer0|cnt_store_4point [1]),
	.cin(gnd),
	.combout(\timer1|data_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~21 .lut_mask = 16'hEE30;
defparam \timer1|data_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N7
dffeas \LTC1744_T01_01|data_out3[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[8]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out3[8] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N21
dffeas \LTC1744_T01_01|data_out1[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[8]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out1[8] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \timer1|data_out~22 (
// Equation(s):
// \timer1|data_out~22_combout  = (\timer0|cnt_store_4point [0] & ((\timer1|data_out~21_combout  & (\LTC1744_T01_01|data_out3 [8])) # (!\timer1|data_out~21_combout  & ((\LTC1744_T01_01|data_out1 [8]))))) # (!\timer0|cnt_store_4point [0] & 
// (\timer1|data_out~21_combout ))

	.dataa(\timer0|cnt_store_4point [0]),
	.datab(\timer1|data_out~21_combout ),
	.datac(\LTC1744_T01_01|data_out3 [8]),
	.datad(\LTC1744_T01_01|data_out1 [8]),
	.cin(gnd),
	.combout(\timer1|data_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~22 .lut_mask = 16'hE6C4;
defparam \timer1|data_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cycloneive_lcell_comb \timer1|data_out~23 (
// Equation(s):
// \timer1|data_out~23_combout  = (\timer0|start_store~q  & (\timer1|data_out~22_combout  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer2|Samp_en_0~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer0|start_store~q ),
	.datad(\timer1|data_out~22_combout ),
	.cin(gnd),
	.combout(\timer1|data_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~23 .lut_mask = 16'hD000;
defparam \timer1|data_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N23
dffeas \timer1|data_out[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer1|data_out~23_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer1|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \timer1|data_out[8] .is_wysiwyg = "true";
defparam \timer1|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
cycloneive_io_ibuf \data1[9]~input (
	.i(data1[9]),
	.ibar(gnd),
	.o(\data1[9]~input_o ));
// synopsys translate_off
defparam \data1[9]~input .bus_hold = "false";
defparam \data1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y10_N13
dffeas \LTC1744_T01_01|data_out1[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[9]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out1[9] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N23
dffeas \LTC1744_T01_01|data_out0[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[9]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out0[9] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneive_lcell_comb \timer1|data_out~15 (
// Equation(s):
// \timer1|data_out~15_combout  = (\timer0|cnt_store_4point [0] & ((\LTC1744_T01_01|data_out1 [9]) # ((\timer0|cnt_store_4point [1])))) # (!\timer0|cnt_store_4point [0] & (((\LTC1744_T01_01|data_out0 [9] & !\timer0|cnt_store_4point [1]))))

	.dataa(\LTC1744_T01_01|data_out1 [9]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_01|data_out0 [9]),
	.datad(\timer0|cnt_store_4point [1]),
	.cin(gnd),
	.combout(\timer1|data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~15 .lut_mask = 16'hCCB8;
defparam \timer1|data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N23
dffeas \LTC1744_T01_01|data_out3[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[9]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out3[9] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \LTC1744_T01_01|data_out2[9]~feeder (
// Equation(s):
// \LTC1744_T01_01|data_out2[9]~feeder_combout  = \data1[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data1[9]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_01|data_out2[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_01|data_out2[9]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_01|data_out2[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N29
dffeas \LTC1744_T01_01|data_out2[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_01|data_out2[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out2[9] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneive_lcell_comb \timer1|data_out~16 (
// Equation(s):
// \timer1|data_out~16_combout  = (\timer0|cnt_store_4point [1] & ((\timer1|data_out~15_combout  & (\LTC1744_T01_01|data_out3 [9])) # (!\timer1|data_out~15_combout  & ((\LTC1744_T01_01|data_out2 [9]))))) # (!\timer0|cnt_store_4point [1] & 
// (\timer1|data_out~15_combout ))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\timer1|data_out~15_combout ),
	.datac(\LTC1744_T01_01|data_out3 [9]),
	.datad(\LTC1744_T01_01|data_out2 [9]),
	.cin(gnd),
	.combout(\timer1|data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~16 .lut_mask = 16'hE6C4;
defparam \timer1|data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cycloneive_lcell_comb \timer1|data_out~17 (
// Equation(s):
// \timer1|data_out~17_combout  = (\timer0|start_store~q  & ((\timer1|data_out~16_combout ) # ((!\timer2|Samp_en_1~q  & \timer2|Samp_en_0~q )))) # (!\timer0|start_store~q  & (!\timer2|Samp_en_1~q  & (\timer2|Samp_en_0~q )))

	.dataa(\timer0|start_store~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer2|Samp_en_0~q ),
	.datad(\timer1|data_out~16_combout ),
	.cin(gnd),
	.combout(\timer1|data_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~17 .lut_mask = 16'hBA30;
defparam \timer1|data_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N11
dffeas \timer1|data_out[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer1|data_out~17_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer1|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \timer1|data_out[9] .is_wysiwyg = "true";
defparam \timer1|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \data1[10]~input (
	.i(data1[10]),
	.ibar(gnd),
	.o(\data1[10]~input_o ));
// synopsys translate_off
defparam \data1[10]~input .bus_hold = "false";
defparam \data1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneive_lcell_comb \LTC1744_T01_01|data_out2[10]~feeder (
// Equation(s):
// \LTC1744_T01_01|data_out2[10]~feeder_combout  = \data1[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data1[10]~input_o ),
	.cin(gnd),
	.combout(\LTC1744_T01_01|data_out2[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_01|data_out2[10]~feeder .lut_mask = 16'hFF00;
defparam \LTC1744_T01_01|data_out2[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N25
dffeas \LTC1744_T01_01|data_out2[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LTC1744_T01_01|data_out2[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out2[10] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N11
dffeas \LTC1744_T01_01|data_out0[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[10]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out0[10] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out0[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneive_lcell_comb \timer1|data_out~12 (
// Equation(s):
// \timer1|data_out~12_combout  = (\timer0|cnt_store_4point [0] & (((\timer0|cnt_store_4point [1])))) # (!\timer0|cnt_store_4point [0] & ((\timer0|cnt_store_4point [1] & (\LTC1744_T01_01|data_out2 [10])) # (!\timer0|cnt_store_4point [1] & 
// ((\LTC1744_T01_01|data_out0 [10])))))

	.dataa(\LTC1744_T01_01|data_out2 [10]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_01|data_out0 [10]),
	.datad(\timer0|cnt_store_4point [1]),
	.cin(gnd),
	.combout(\timer1|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~12 .lut_mask = 16'hEE30;
defparam \timer1|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N11
dffeas \LTC1744_T01_01|data_out3[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[10]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out3[10] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N9
dffeas \LTC1744_T01_01|data_out1[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[10]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out1[10] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \timer1|data_out~13 (
// Equation(s):
// \timer1|data_out~13_combout  = (\timer0|cnt_store_4point [0] & ((\timer1|data_out~12_combout  & (\LTC1744_T01_01|data_out3 [10])) # (!\timer1|data_out~12_combout  & ((\LTC1744_T01_01|data_out1 [10]))))) # (!\timer0|cnt_store_4point [0] & 
// (\timer1|data_out~12_combout ))

	.dataa(\timer0|cnt_store_4point [0]),
	.datab(\timer1|data_out~12_combout ),
	.datac(\LTC1744_T01_01|data_out3 [10]),
	.datad(\LTC1744_T01_01|data_out1 [10]),
	.cin(gnd),
	.combout(\timer1|data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~13 .lut_mask = 16'hE6C4;
defparam \timer1|data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cycloneive_lcell_comb \timer1|data_out~14 (
// Equation(s):
// \timer1|data_out~14_combout  = (\timer0|start_store~q  & (\timer1|data_out~13_combout  & ((\timer2|Samp_en_1~q ) # (!\timer2|Samp_en_0~q ))))

	.dataa(\timer0|start_store~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer2|Samp_en_0~q ),
	.datad(\timer1|data_out~13_combout ),
	.cin(gnd),
	.combout(\timer1|data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~14 .lut_mask = 16'h8A00;
defparam \timer1|data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N9
dffeas \timer1|data_out[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer1|data_out~14_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer1|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \timer1|data_out[10] .is_wysiwyg = "true";
defparam \timer1|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \data1[11]~input (
	.i(data1[11]),
	.ibar(gnd),
	.o(\data1[11]~input_o ));
// synopsys translate_off
defparam \data1[11]~input .bus_hold = "false";
defparam \data1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y10_N1
dffeas \LTC1744_T01_01|data_out2[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[11]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out2[11] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N27
dffeas \LTC1744_T01_01|data_out3[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[11]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out3[11] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N3
dffeas \LTC1744_T01_01|data_out0[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[11]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out0[11] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out0[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N25
dffeas \LTC1744_T01_01|data_out1[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[11]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out1[11] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneive_lcell_comb \timer1|data_out~18 (
// Equation(s):
// \timer1|data_out~18_combout  = (\timer0|cnt_store_4point [0] & ((\timer0|cnt_store_4point [1]) # ((\LTC1744_T01_01|data_out1 [11])))) # (!\timer0|cnt_store_4point [0] & (!\timer0|cnt_store_4point [1] & (\LTC1744_T01_01|data_out0 [11])))

	.dataa(\timer0|cnt_store_4point [0]),
	.datab(\timer0|cnt_store_4point [1]),
	.datac(\LTC1744_T01_01|data_out0 [11]),
	.datad(\LTC1744_T01_01|data_out1 [11]),
	.cin(gnd),
	.combout(\timer1|data_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~18 .lut_mask = 16'hBA98;
defparam \timer1|data_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneive_lcell_comb \timer1|data_out~19 (
// Equation(s):
// \timer1|data_out~19_combout  = (\timer0|cnt_store_4point [1] & ((\timer1|data_out~18_combout  & ((\LTC1744_T01_01|data_out3 [11]))) # (!\timer1|data_out~18_combout  & (\LTC1744_T01_01|data_out2 [11])))) # (!\timer0|cnt_store_4point [1] & 
// (((\timer1|data_out~18_combout ))))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\LTC1744_T01_01|data_out2 [11]),
	.datac(\LTC1744_T01_01|data_out3 [11]),
	.datad(\timer1|data_out~18_combout ),
	.cin(gnd),
	.combout(\timer1|data_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~19 .lut_mask = 16'hF588;
defparam \timer1|data_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cycloneive_lcell_comb \timer1|data_out~20 (
// Equation(s):
// \timer1|data_out~20_combout  = (\timer1|data_out~19_combout  & ((\timer0|start_store~q ) # ((!\timer2|Samp_en_1~q  & \timer2|Samp_en_0~q )))) # (!\timer1|data_out~19_combout  & (!\timer2|Samp_en_1~q  & ((\timer2|Samp_en_0~q ))))

	.dataa(\timer1|data_out~19_combout ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer0|start_store~q ),
	.datad(\timer2|Samp_en_0~q ),
	.cin(gnd),
	.combout(\timer1|data_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~20 .lut_mask = 16'hB3A0;
defparam \timer1|data_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N5
dffeas \timer1|data_out[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer1|data_out~20_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer1|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \timer1|data_out[11] .is_wysiwyg = "true";
defparam \timer1|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneive_io_ibuf \data1[13]~input (
	.i(data1[13]),
	.ibar(gnd),
	.o(\data1[13]~input_o ));
// synopsys translate_off
defparam \data1[13]~input .bus_hold = "false";
defparam \data1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y8_N9
dffeas \LTC1744_T01_01|data_out2[13] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[13]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out2[13] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out2[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N3
dffeas \LTC1744_T01_01|data_out3[13] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[13]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out3[13] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N19
dffeas \LTC1744_T01_01|data_out0[13] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[13]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out0[13] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out0[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \LTC1744_T01_01|data_out1[13] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\data1[13]~input_o ),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LTC1744_T01_02|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTC1744_T01_01|data_out1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LTC1744_T01_01|data_out1[13] .is_wysiwyg = "true";
defparam \LTC1744_T01_01|data_out1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneive_lcell_comb \timer1|data_out~24 (
// Equation(s):
// \timer1|data_out~24_combout  = (\timer0|cnt_store_4point [1] & (\timer0|cnt_store_4point [0])) # (!\timer0|cnt_store_4point [1] & ((\timer0|cnt_store_4point [0] & ((\LTC1744_T01_01|data_out1 [13]))) # (!\timer0|cnt_store_4point [0] & 
// (\LTC1744_T01_01|data_out0 [13]))))

	.dataa(\timer0|cnt_store_4point [1]),
	.datab(\timer0|cnt_store_4point [0]),
	.datac(\LTC1744_T01_01|data_out0 [13]),
	.datad(\LTC1744_T01_01|data_out1 [13]),
	.cin(gnd),
	.combout(\timer1|data_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~24 .lut_mask = 16'hDC98;
defparam \timer1|data_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
cycloneive_lcell_comb \timer1|data_out~25 (
// Equation(s):
// \timer1|data_out~25_combout  = (\timer0|cnt_store_4point [1] & ((\timer1|data_out~24_combout  & ((\LTC1744_T01_01|data_out3 [13]))) # (!\timer1|data_out~24_combout  & (\LTC1744_T01_01|data_out2 [13])))) # (!\timer0|cnt_store_4point [1] & 
// (((\timer1|data_out~24_combout ))))

	.dataa(\LTC1744_T01_01|data_out2 [13]),
	.datab(\timer0|cnt_store_4point [1]),
	.datac(\LTC1744_T01_01|data_out3 [13]),
	.datad(\timer1|data_out~24_combout ),
	.cin(gnd),
	.combout(\timer1|data_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~25 .lut_mask = 16'hF388;
defparam \timer1|data_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cycloneive_lcell_comb \timer1|data_out~26 (
// Equation(s):
// \timer1|data_out~26_combout  = (\timer0|start_store~q  & ((\timer1|data_out~25_combout ) # ((!\timer2|Samp_en_1~q  & \timer2|Samp_en_0~q )))) # (!\timer0|start_store~q  & (!\timer2|Samp_en_1~q  & (\timer2|Samp_en_0~q )))

	.dataa(\timer0|start_store~q ),
	.datab(\timer2|Samp_en_1~q ),
	.datac(\timer2|Samp_en_0~q ),
	.datad(\timer1|data_out~25_combout ),
	.cin(gnd),
	.combout(\timer1|data_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \timer1|data_out~26 .lut_mask = 16'hBA30;
defparam \timer1|data_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N17
dffeas \timer1|data_out[13] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer1|data_out~26_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer1|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \timer1|data_out[13] .is_wysiwyg = "true";
defparam \timer1|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 (
	.portawe(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\dpram1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\timer1|data_out [13],\timer1|data_out [11],\timer1|data_out [10],\timer1|data_out [9],\timer1|data_out [8],\timer1|data_out [7],\timer1|data_out [6],\timer1|data_out [5],\timer1|data_out [4]}),
	.portaaddr({\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\dpram1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\dpram1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk1_output_clock_enable = "ena1";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .logical_ram_name = "dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|altsyncram_h7e1:FIFOram|ALTSYNCRAM";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .operation_mode = "dual_port";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_clear = "none";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_width = 10;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_width = 9;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_address = 0;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_last_address = 1023;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clear = "none";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clock = "clock1";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_width = 10;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_width = 9;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_address = 0;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_last_address = 1023;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb \spi_master0|data_temp~20 (
// Equation(s):
// \spi_master0|data_temp~20_combout  = (!\spi_master0|always10~7_combout  & ((\spi_master0|always10~6_combout  & (\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13])) # (!\spi_master0|always10~6_combout  & 
// ((\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13])))))

	.dataa(\spi_master0|always10~7_combout ),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datad(\spi_master0|always10~6_combout ),
	.cin(gnd),
	.combout(\spi_master0|data_temp~20_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp~20 .lut_mask = 16'h4450;
defparam \spi_master0|data_temp~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \spi_master0|data_temp~21 (
// Equation(s):
// \spi_master0|data_temp~21_combout  = (!\spi_master0|data_temp~20_combout  & (\spi_master0|data_temp[12]~11_combout  & ((!\spi_master0|always10~7_combout ) # (!\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]))))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datab(\spi_master0|data_temp~20_combout ),
	.datac(\spi_master0|data_temp[12]~11_combout ),
	.datad(\spi_master0|always10~7_combout ),
	.cin(gnd),
	.combout(\spi_master0|data_temp~21_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp~21 .lut_mask = 16'h1030;
defparam \spi_master0|data_temp~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N3
dffeas \spi_master0|data_temp[13] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|data_temp~21_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master0|data_temp[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|data_temp [13]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|data_temp[13] .is_wysiwyg = "true";
defparam \spi_master0|data_temp[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \spi_master0|Mux0~5 (
// Equation(s):
// \spi_master0|Mux0~5_combout  = (\spi_master0|cnt_send_bit [1] & ((\spi_master0|Mux0~4_combout  & (!\spi_master0|data_temp [12])) # (!\spi_master0|Mux0~4_combout  & ((!\spi_master0|data_temp [13]))))) # (!\spi_master0|cnt_send_bit [1] & 
// (((\spi_master0|Mux0~4_combout ))))

	.dataa(\spi_master0|data_temp [12]),
	.datab(\spi_master0|cnt_send_bit [1]),
	.datac(\spi_master0|Mux0~4_combout ),
	.datad(\spi_master0|data_temp [13]),
	.cin(gnd),
	.combout(\spi_master0|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Mux0~5 .lut_mask = 16'h707C;
defparam \spi_master0|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \spi_master0|data_temp[10]~2 (
// Equation(s):
// \spi_master0|data_temp[10]~2_combout  = (\spi_master0|always10~6_combout  & (\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10])) # (!\spi_master0|always10~6_combout  & ((\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10])))

	.dataa(\spi_master0|always10~6_combout ),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datac(gnd),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.cin(gnd),
	.combout(\spi_master0|data_temp[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp[10]~2 .lut_mask = 16'hDD88;
defparam \spi_master0|data_temp[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N29
dffeas \spi_master0|data_temp[10] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|data_temp[10]~2_combout ),
	.asdata(\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\spi_master0|data_temp[12]~11_combout ),
	.sload(\spi_master0|always10~7_combout ),
	.ena(\spi_master0|data_temp[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|data_temp [10]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|data_temp[10] .is_wysiwyg = "true";
defparam \spi_master0|data_temp[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb \spi_master0|data_temp[8]~3 (
// Equation(s):
// \spi_master0|data_temp[8]~3_combout  = (\spi_master0|always10~6_combout  & (\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8])) # (!\spi_master0|always10~6_combout  & ((\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8])))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datac(gnd),
	.datad(\spi_master0|always10~6_combout ),
	.cin(gnd),
	.combout(\spi_master0|data_temp[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp[8]~3 .lut_mask = 16'hAACC;
defparam \spi_master0|data_temp[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N23
dffeas \spi_master0|data_temp[8] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|data_temp[8]~3_combout ),
	.asdata(\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\spi_master0|data_temp[12]~11_combout ),
	.sload(\spi_master0|always10~7_combout ),
	.ena(\spi_master0|data_temp[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|data_temp [8]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|data_temp[8] .is_wysiwyg = "true";
defparam \spi_master0|data_temp[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \spi_master0|data_temp~18 (
// Equation(s):
// \spi_master0|data_temp~18_combout  = (!\spi_master0|always10~7_combout  & ((\spi_master0|always10~6_combout  & (\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11])) # (!\spi_master0|always10~6_combout  & 
// ((\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11])))))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datac(\spi_master0|always10~6_combout ),
	.datad(\spi_master0|always10~7_combout ),
	.cin(gnd),
	.combout(\spi_master0|data_temp~18_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp~18 .lut_mask = 16'h00AC;
defparam \spi_master0|data_temp~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \spi_master0|data_temp~19 (
// Equation(s):
// \spi_master0|data_temp~19_combout  = (\spi_master0|data_temp[12]~11_combout  & (!\spi_master0|data_temp~18_combout  & ((!\spi_master0|always10~7_combout ) # (!\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]))))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datab(\spi_master0|always10~7_combout ),
	.datac(\spi_master0|data_temp[12]~11_combout ),
	.datad(\spi_master0|data_temp~18_combout ),
	.cin(gnd),
	.combout(\spi_master0|data_temp~19_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp~19 .lut_mask = 16'h0070;
defparam \spi_master0|data_temp~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N17
dffeas \spi_master0|data_temp[11] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|data_temp~19_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master0|data_temp[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|data_temp [11]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|data_temp[11] .is_wysiwyg = "true";
defparam \spi_master0|data_temp[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneive_lcell_comb \spi_master0|data_temp~16 (
// Equation(s):
// \spi_master0|data_temp~16_combout  = (!\spi_master0|always10~7_combout  & ((\spi_master0|always10~6_combout  & (\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9])) # (!\spi_master0|always10~6_combout  & 
// ((\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9])))))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datac(\spi_master0|always10~7_combout ),
	.datad(\spi_master0|always10~6_combout ),
	.cin(gnd),
	.combout(\spi_master0|data_temp~16_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp~16 .lut_mask = 16'h0A0C;
defparam \spi_master0|data_temp~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \spi_master0|data_temp~17 (
// Equation(s):
// \spi_master0|data_temp~17_combout  = (!\spi_master0|data_temp~16_combout  & (\spi_master0|data_temp[12]~11_combout  & ((!\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]) # (!\spi_master0|always10~7_combout ))))

	.dataa(\spi_master0|data_temp~16_combout ),
	.datab(\spi_master0|data_temp[12]~11_combout ),
	.datac(\spi_master0|always10~7_combout ),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.cin(gnd),
	.combout(\spi_master0|data_temp~17_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp~17 .lut_mask = 16'h0444;
defparam \spi_master0|data_temp~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N7
dffeas \spi_master0|data_temp[9] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|data_temp~17_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master0|data_temp[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|data_temp [9]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|data_temp[9] .is_wysiwyg = "true";
defparam \spi_master0|data_temp[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \spi_master0|Mux0~2 (
// Equation(s):
// \spi_master0|Mux0~2_combout  = (\spi_master0|cnt_send_bit [1] & (((\spi_master0|cnt_send_bit [0]) # (!\spi_master0|data_temp [9])))) # (!\spi_master0|cnt_send_bit [1] & (!\spi_master0|data_temp [11] & ((!\spi_master0|cnt_send_bit [0]))))

	.dataa(\spi_master0|data_temp [11]),
	.datab(\spi_master0|data_temp [9]),
	.datac(\spi_master0|cnt_send_bit [1]),
	.datad(\spi_master0|cnt_send_bit [0]),
	.cin(gnd),
	.combout(\spi_master0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Mux0~2 .lut_mask = 16'hF035;
defparam \spi_master0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \spi_master0|Mux0~3 (
// Equation(s):
// \spi_master0|Mux0~3_combout  = (\spi_master0|cnt_send_bit [0] & ((\spi_master0|Mux0~2_combout  & ((\spi_master0|data_temp [8]))) # (!\spi_master0|Mux0~2_combout  & (\spi_master0|data_temp [10])))) # (!\spi_master0|cnt_send_bit [0] & 
// (((\spi_master0|Mux0~2_combout ))))

	.dataa(\spi_master0|cnt_send_bit [0]),
	.datab(\spi_master0|data_temp [10]),
	.datac(\spi_master0|data_temp [8]),
	.datad(\spi_master0|Mux0~2_combout ),
	.cin(gnd),
	.combout(\spi_master0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Mux0~3 .lut_mask = 16'hF588;
defparam \spi_master0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \spi_master0|Mux0~6 (
// Equation(s):
// \spi_master0|Mux0~6_combout  = (\spi_master0|cnt_send_bit [2] & (((\spi_master0|cnt_send_bit [3]) # (\spi_master0|Mux0~3_combout )))) # (!\spi_master0|cnt_send_bit [2] & (\spi_master0|Mux0~5_combout  & (!\spi_master0|cnt_send_bit [3])))

	.dataa(\spi_master0|cnt_send_bit [2]),
	.datab(\spi_master0|Mux0~5_combout ),
	.datac(\spi_master0|cnt_send_bit [3]),
	.datad(\spi_master0|Mux0~3_combout ),
	.cin(gnd),
	.combout(\spi_master0|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Mux0~6 .lut_mask = 16'hAEA4;
defparam \spi_master0|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \spi_master0|data_temp~36 (
// Equation(s):
// \spi_master0|data_temp~36_combout  = (!\spi_master0|always10~6_combout  & (((!\spi_master0|cnt_send_words [10]) # (!\spi_master0|cnt_send_words [11])) # (!\spi_master0|always10~4_combout )))

	.dataa(\spi_master0|always10~4_combout ),
	.datab(\spi_master0|cnt_send_words [11]),
	.datac(\spi_master0|always10~6_combout ),
	.datad(\spi_master0|cnt_send_words [10]),
	.cin(gnd),
	.combout(\spi_master0|data_temp~36_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp~36 .lut_mask = 16'h070F;
defparam \spi_master0|data_temp~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \spi_master0|data_temp~32 (
// Equation(s):
// \spi_master0|data_temp~32_combout  = ((\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & (\spi_master0|data_temp[12]~11_combout  & \spi_master0|always10~7_combout ))) # (!\spi_master0|Equal10~3_combout )

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datab(\spi_master0|Equal10~3_combout ),
	.datac(\spi_master0|data_temp[12]~11_combout ),
	.datad(\spi_master0|always10~7_combout ),
	.cin(gnd),
	.combout(\spi_master0|data_temp~32_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp~32 .lut_mask = 16'hB333;
defparam \spi_master0|data_temp~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \spi_master0|data_temp~33 (
// Equation(s):
// \spi_master0|data_temp~33_combout  = (\spi_master0|data_temp~32_combout ) # ((\spi_master0|data_temp~36_combout  & (\spi_master0|data_temp[12]~11_combout  & \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0])))

	.dataa(\spi_master0|data_temp~36_combout ),
	.datab(\spi_master0|data_temp[12]~11_combout ),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(\spi_master0|data_temp~32_combout ),
	.cin(gnd),
	.combout(\spi_master0|data_temp~33_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp~33 .lut_mask = 16'hFF80;
defparam \spi_master0|data_temp~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \spi_master0|data_temp~34 (
// Equation(s):
// \spi_master0|data_temp~34_combout  = (!\spi_master0|data_temp~33_combout  & (((!\spi_master0|data_temp[12]~35_combout ) # (!\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0])) # (!\spi_master0|data_temp[12]~11_combout )))

	.dataa(\spi_master0|data_temp~33_combout ),
	.datab(\spi_master0|data_temp[12]~11_combout ),
	.datac(\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(\spi_master0|data_temp[12]~35_combout ),
	.cin(gnd),
	.combout(\spi_master0|data_temp~34_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp~34 .lut_mask = 16'h1555;
defparam \spi_master0|data_temp~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N5
dffeas \spi_master0|data_temp[0] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|data_temp~34_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master0|data_temp[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|data_temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|data_temp[0] .is_wysiwyg = "true";
defparam \spi_master0|data_temp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \spi_master0|data_temp~26 (
// Equation(s):
// \spi_master0|data_temp~26_combout  = ((\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & (\spi_master0|data_temp[12]~11_combout  & \spi_master0|always10~7_combout ))) # (!\spi_master0|Equal10~3_combout )

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datab(\spi_master0|Equal10~3_combout ),
	.datac(\spi_master0|data_temp[12]~11_combout ),
	.datad(\spi_master0|always10~7_combout ),
	.cin(gnd),
	.combout(\spi_master0|data_temp~26_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp~26 .lut_mask = 16'hB333;
defparam \spi_master0|data_temp~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \spi_master0|data_temp~27 (
// Equation(s):
// \spi_master0|data_temp~27_combout  = (\spi_master0|data_temp~26_combout ) # ((\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & (\spi_master0|data_temp[12]~11_combout  & \spi_master0|data_temp~36_combout )))

	.dataa(\spi_master0|data_temp~26_combout ),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datac(\spi_master0|data_temp[12]~11_combout ),
	.datad(\spi_master0|data_temp~36_combout ),
	.cin(gnd),
	.combout(\spi_master0|data_temp~27_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp~27 .lut_mask = 16'hEAAA;
defparam \spi_master0|data_temp~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \spi_master0|data_temp~28 (
// Equation(s):
// \spi_master0|data_temp~28_combout  = (!\spi_master0|data_temp~27_combout  & (((!\spi_master0|data_temp[12]~35_combout ) # (!\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1])) # (!\spi_master0|data_temp[12]~11_combout )))

	.dataa(\spi_master0|data_temp~27_combout ),
	.datab(\spi_master0|data_temp[12]~11_combout ),
	.datac(\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(\spi_master0|data_temp[12]~35_combout ),
	.cin(gnd),
	.combout(\spi_master0|data_temp~28_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp~28 .lut_mask = 16'h1555;
defparam \spi_master0|data_temp~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N25
dffeas \spi_master0|data_temp[1] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|data_temp~28_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master0|data_temp[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|data_temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|data_temp[1] .is_wysiwyg = "true";
defparam \spi_master0|data_temp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \spi_master0|data_temp~29 (
// Equation(s):
// \spi_master0|data_temp~29_combout  = (\spi_master0|data_temp[12]~11_combout  & (\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ((\spi_master0|always10~7_combout )))) # (!\spi_master0|data_temp[12]~11_combout  & 
// (((\spi_master0|Equal10~3_combout ))))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datab(\spi_master0|Equal10~3_combout ),
	.datac(\spi_master0|data_temp[12]~11_combout ),
	.datad(\spi_master0|always10~7_combout ),
	.cin(gnd),
	.combout(\spi_master0|data_temp~29_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp~29 .lut_mask = 16'hAC0C;
defparam \spi_master0|data_temp~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \spi_master0|data_temp~30 (
// Equation(s):
// \spi_master0|data_temp~30_combout  = (\spi_master0|data_temp~29_combout ) # ((\spi_master0|data_temp~36_combout  & (\spi_master0|data_temp[12]~11_combout  & \dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3])))

	.dataa(\spi_master0|data_temp~36_combout ),
	.datab(\spi_master0|data_temp~29_combout ),
	.datac(\spi_master0|data_temp[12]~11_combout ),
	.datad(\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.cin(gnd),
	.combout(\spi_master0|data_temp~30_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp~30 .lut_mask = 16'hECCC;
defparam \spi_master0|data_temp~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \spi_master0|data_temp~31 (
// Equation(s):
// \spi_master0|data_temp~31_combout  = (\spi_master0|data_temp~30_combout ) # ((\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & (\spi_master0|data_temp[12]~11_combout  & \spi_master0|data_temp[12]~35_combout )))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datab(\spi_master0|data_temp~30_combout ),
	.datac(\spi_master0|data_temp[12]~11_combout ),
	.datad(\spi_master0|data_temp[12]~35_combout ),
	.cin(gnd),
	.combout(\spi_master0|data_temp~31_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp~31 .lut_mask = 16'hECCC;
defparam \spi_master0|data_temp~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N11
dffeas \spi_master0|data_temp[3] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|data_temp~31_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master0|data_temp[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|data_temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|data_temp[3] .is_wysiwyg = "true";
defparam \spi_master0|data_temp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \spi_master0|Mux0~7 (
// Equation(s):
// \spi_master0|Mux0~7_combout  = (\spi_master0|cnt_send_bit [0] & (((\spi_master0|cnt_send_bit [1])))) # (!\spi_master0|cnt_send_bit [0] & ((\spi_master0|cnt_send_bit [1] & (!\spi_master0|data_temp [1])) # (!\spi_master0|cnt_send_bit [1] & 
// ((\spi_master0|data_temp [3])))))

	.dataa(\spi_master0|cnt_send_bit [0]),
	.datab(\spi_master0|data_temp [1]),
	.datac(\spi_master0|data_temp [3]),
	.datad(\spi_master0|cnt_send_bit [1]),
	.cin(gnd),
	.combout(\spi_master0|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Mux0~7 .lut_mask = 16'hBB50;
defparam \spi_master0|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \spi_master0|data_temp[2]~5 (
// Equation(s):
// \spi_master0|data_temp[2]~5_combout  = (\spi_master0|always10~6_combout  & (\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2])) # (!\spi_master0|always10~6_combout  & ((\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2])))

	.dataa(\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datac(gnd),
	.datad(\spi_master0|always10~6_combout ),
	.cin(gnd),
	.combout(\spi_master0|data_temp[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp[2]~5 .lut_mask = 16'hAACC;
defparam \spi_master0|data_temp[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N11
dffeas \spi_master0|data_temp[2] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|data_temp[2]~5_combout ),
	.asdata(\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\spi_master0|data_temp[12]~11_combout ),
	.sload(\spi_master0|always10~7_combout ),
	.ena(\spi_master0|data_temp[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|data_temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|data_temp[2] .is_wysiwyg = "true";
defparam \spi_master0|data_temp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \spi_master0|Mux0~8 (
// Equation(s):
// \spi_master0|Mux0~8_combout  = (\spi_master0|Mux0~7_combout  & (((!\spi_master0|cnt_send_bit [0])) # (!\spi_master0|data_temp [0]))) # (!\spi_master0|Mux0~7_combout  & (((\spi_master0|data_temp [2] & \spi_master0|cnt_send_bit [0]))))

	.dataa(\spi_master0|data_temp [0]),
	.datab(\spi_master0|Mux0~7_combout ),
	.datac(\spi_master0|data_temp [2]),
	.datad(\spi_master0|cnt_send_bit [0]),
	.cin(gnd),
	.combout(\spi_master0|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Mux0~8 .lut_mask = 16'h74CC;
defparam \spi_master0|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneive_lcell_comb \spi_master0|data_temp[4]~1 (
// Equation(s):
// \spi_master0|data_temp[4]~1_combout  = (\spi_master0|always10~6_combout  & ((\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]))) # (!\spi_master0|always10~6_combout  & (\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]))

	.dataa(\spi_master0|always10~6_combout ),
	.datab(\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datac(gnd),
	.datad(\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.cin(gnd),
	.combout(\spi_master0|data_temp[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp[4]~1 .lut_mask = 16'hEE44;
defparam \spi_master0|data_temp[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N3
dffeas \spi_master0|data_temp[4] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|data_temp[4]~1_combout ),
	.asdata(\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\spi_master0|data_temp[12]~11_combout ),
	.sload(\spi_master0|always10~7_combout ),
	.ena(\spi_master0|data_temp[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|data_temp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|data_temp[4] .is_wysiwyg = "true";
defparam \spi_master0|data_temp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb \spi_master0|data_temp~14 (
// Equation(s):
// \spi_master0|data_temp~14_combout  = (!\spi_master0|always10~7_combout  & ((\spi_master0|always10~6_combout  & (\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6])) # (!\spi_master0|always10~6_combout  & 
// ((\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6])))))

	.dataa(\spi_master0|always10~7_combout ),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datac(\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datad(\spi_master0|always10~6_combout ),
	.cin(gnd),
	.combout(\spi_master0|data_temp~14_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp~14 .lut_mask = 16'h4450;
defparam \spi_master0|data_temp~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneive_lcell_comb \spi_master0|data_temp~15 (
// Equation(s):
// \spi_master0|data_temp~15_combout  = (!\spi_master0|data_temp~14_combout  & (\spi_master0|data_temp[12]~11_combout  & ((!\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]) # (!\spi_master0|always10~7_combout ))))

	.dataa(\spi_master0|always10~7_combout ),
	.datab(\spi_master0|data_temp~14_combout ),
	.datac(\spi_master0|data_temp[12]~11_combout ),
	.datad(\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.cin(gnd),
	.combout(\spi_master0|data_temp~15_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp~15 .lut_mask = 16'h1030;
defparam \spi_master0|data_temp~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N21
dffeas \spi_master0|data_temp[6] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|data_temp~15_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master0|data_temp[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|data_temp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|data_temp[6] .is_wysiwyg = "true";
defparam \spi_master0|data_temp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \spi_master0|data_temp[7]~0 (
// Equation(s):
// \spi_master0|data_temp[7]~0_combout  = (\spi_master0|always10~6_combout  & ((\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]))) # (!\spi_master0|always10~6_combout  & (\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datac(gnd),
	.datad(\spi_master0|always10~6_combout ),
	.cin(gnd),
	.combout(\spi_master0|data_temp[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp[7]~0 .lut_mask = 16'hCCAA;
defparam \spi_master0|data_temp[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N9
dffeas \spi_master0|data_temp[7] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|data_temp[7]~0_combout ),
	.asdata(\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(!\spi_master0|data_temp[12]~11_combout ),
	.sload(\spi_master0|always10~7_combout ),
	.ena(\spi_master0|data_temp[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|data_temp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|data_temp[7] .is_wysiwyg = "true";
defparam \spi_master0|data_temp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \spi_master0|Mux0~0 (
// Equation(s):
// \spi_master0|Mux0~0_combout  = (\spi_master0|cnt_send_bit [1] & (((\spi_master0|cnt_send_bit [0])))) # (!\spi_master0|cnt_send_bit [1] & ((\spi_master0|cnt_send_bit [0] & (!\spi_master0|data_temp [6])) # (!\spi_master0|cnt_send_bit [0] & 
// ((\spi_master0|data_temp [7])))))

	.dataa(\spi_master0|data_temp [6]),
	.datab(\spi_master0|data_temp [7]),
	.datac(\spi_master0|cnt_send_bit [1]),
	.datad(\spi_master0|cnt_send_bit [0]),
	.cin(gnd),
	.combout(\spi_master0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Mux0~0 .lut_mask = 16'hF50C;
defparam \spi_master0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneive_lcell_comb \spi_master0|data_temp~10 (
// Equation(s):
// \spi_master0|data_temp~10_combout  = (!\spi_master0|always10~7_combout  & ((\spi_master0|always10~6_combout  & ((\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]))) # (!\spi_master0|always10~6_combout  & 
// (\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]))))

	.dataa(\dpram1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datab(\dpram2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datac(\spi_master0|always10~6_combout ),
	.datad(\spi_master0|always10~7_combout ),
	.cin(gnd),
	.combout(\spi_master0|data_temp~10_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp~10 .lut_mask = 16'h00CA;
defparam \spi_master0|data_temp~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \spi_master0|data_temp~12 (
// Equation(s):
// \spi_master0|data_temp~12_combout  = (!\spi_master0|data_temp~10_combout  & (\spi_master0|data_temp[12]~11_combout  & ((!\spi_master0|always10~7_combout ) # (!\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]))))

	.dataa(\dpram0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datab(\spi_master0|data_temp~10_combout ),
	.datac(\spi_master0|data_temp[12]~11_combout ),
	.datad(\spi_master0|always10~7_combout ),
	.cin(gnd),
	.combout(\spi_master0|data_temp~12_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|data_temp~12 .lut_mask = 16'h1030;
defparam \spi_master0|data_temp~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N9
dffeas \spi_master0|data_temp[5] (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|data_temp~12_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_master0|data_temp[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|data_temp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|data_temp[5] .is_wysiwyg = "true";
defparam \spi_master0|data_temp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneive_lcell_comb \spi_master0|Mux0~1 (
// Equation(s):
// \spi_master0|Mux0~1_combout  = (\spi_master0|Mux0~0_combout  & ((\spi_master0|data_temp [4]) # ((!\spi_master0|cnt_send_bit [1])))) # (!\spi_master0|Mux0~0_combout  & (((\spi_master0|cnt_send_bit [1] & !\spi_master0|data_temp [5]))))

	.dataa(\spi_master0|data_temp [4]),
	.datab(\spi_master0|Mux0~0_combout ),
	.datac(\spi_master0|cnt_send_bit [1]),
	.datad(\spi_master0|data_temp [5]),
	.cin(gnd),
	.combout(\spi_master0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Mux0~1 .lut_mask = 16'h8CBC;
defparam \spi_master0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \spi_master0|Mux0~9 (
// Equation(s):
// \spi_master0|Mux0~9_combout  = (\spi_master0|Mux0~6_combout  & (((\spi_master0|Mux0~8_combout )) # (!\spi_master0|cnt_send_bit [3]))) # (!\spi_master0|Mux0~6_combout  & (\spi_master0|cnt_send_bit [3] & ((\spi_master0|Mux0~1_combout ))))

	.dataa(\spi_master0|Mux0~6_combout ),
	.datab(\spi_master0|cnt_send_bit [3]),
	.datac(\spi_master0|Mux0~8_combout ),
	.datad(\spi_master0|Mux0~1_combout ),
	.cin(gnd),
	.combout(\spi_master0|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|Mux0~9 .lut_mask = 16'hE6A2;
defparam \spi_master0|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cycloneive_lcell_comb \spi_master0|MOSI~0 (
// Equation(s):
// \spi_master0|MOSI~0_combout  = (\spi_master0|flag_Clk_out~q  & ((\spi_master0|Equal4~0_combout  & (\spi_master0|Mux0~9_combout )) # (!\spi_master0|Equal4~0_combout  & ((\spi_master0|MOSI~q )))))

	.dataa(\spi_master0|Mux0~9_combout ),
	.datab(\spi_master0|Equal4~0_combout ),
	.datac(\spi_master0|MOSI~q ),
	.datad(\spi_master0|flag_Clk_out~q ),
	.cin(gnd),
	.combout(\spi_master0|MOSI~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_master0|MOSI~0 .lut_mask = 16'hB800;
defparam \spi_master0|MOSI~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N21
dffeas \spi_master0|MOSI (
	.clk(\pll_200_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_master0|MOSI~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_master0|MOSI~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_master0|MOSI .is_wysiwyg = "true";
defparam \spi_master0|MOSI .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N22
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N22
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y12_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: CLKCTRL_G1
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "falling edge";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0A0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h00F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFFFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hC8C8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hCC88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h3030;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hF0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hE0E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFFFD;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hCCC8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0002;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0040;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'hC080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \~QIC_CREATED_GND~Id (
// Equation(s):
// \~QIC_CREATED_GND~Id_1  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~Id_1 ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~Id .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~Id .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout ),
	.asdata(\~QIC_CREATED_GND~Id_1 ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h0A00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 .lut_mask = 16'h44F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 .lut_mask = 16'hECFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 .lut_mask = 16'hA820;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 .lut_mask = 16'hF5A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 .lut_mask = 16'hF0AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 .lut_mask = 16'hF0CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 .lut_mask = 16'hF5A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 .lut_mask = 16'hCA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 .lut_mask = 16'hF870;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .lut_mask = 16'h7402;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .lut_mask = 16'hB4F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 .lut_mask = 16'h7250;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hD8D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N8
cycloneive_lcell_comb \LTC1744_T01_00|ENC_N~_wirecell (
// Equation(s):
// \LTC1744_T01_00|ENC_N~_wirecell_combout  = !\LTC1744_T01_00|ENC_N~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\LTC1744_T01_00|ENC_N~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\LTC1744_T01_00|ENC_N~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \LTC1744_T01_00|ENC_N~_wirecell .lut_mask = 16'h0F0F;
defparam \LTC1744_T01_00|ENC_N~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \LTC1744_T01_00|ENC_N~_wirecellclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\LTC1744_T01_00|ENC_N~_wirecell_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ));
// synopsys translate_off
defparam \LTC1744_T01_00|ENC_N~_wirecellclkctrl .clock_type = "global clock";
defparam \LTC1744_T01_00|ENC_N~_wirecellclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .lut_mask = 16'hFFF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl .clock_type = "global clock";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .lut_mask = 16'hC000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hCAAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h0444;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h4000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'hBA88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'hCC50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .lut_mask = 16'h0080;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [12]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~13_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~14 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~13 .lut_mask = 16'h9988;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~15 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~14 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~15_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~16 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~15 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~16 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~17_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~18 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~17 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~19 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~18 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~19_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~20 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~19 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~21 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~20 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~21_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~22 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~21 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~23 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~22 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~23_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~24 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~23 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~25 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~24 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~25_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~26 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~25 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~27 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~26 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~27_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~28 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~27 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~27_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .lut_mask = 16'hA2B2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .lut_mask = 16'hC0C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .lut_mask = 16'hA100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .lut_mask = 16'hA100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .lut_mask = 16'hA100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .lut_mask = 16'hA100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .lut_mask = 16'h8090;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .lut_mask = 16'hA100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .lut_mask = 16'h8090;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .lut_mask = 16'hA100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 .lut_mask = 16'hA100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~29 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~28 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~29_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~30 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~29 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y22_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~29_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 .lut_mask = 16'h1428;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~31 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~30 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~31_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~32 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~31 .lut_mask = 16'hA55F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~33 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~32 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~33_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~34 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~33 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~33_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~31_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 .lut_mask = 16'h1428;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~35 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~34 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~35_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~36 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~35 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~35_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~36 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~37 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~37_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [12]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [13]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .lut_mask = 16'h1428;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 .lut_mask = 16'hA100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 .lut_mask = 16'hF0F2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 .lut_mask = 16'h00D0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .lut_mask = 16'h00D0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .lut_mask = 16'h00D0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .lut_mask = 16'h00D0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .lut_mask = 16'h00D0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .lut_mask = 16'h00D0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .lut_mask = 16'h00C4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 .lut_mask = 16'h00D0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12 .lut_mask = 16'h00C4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11 .lut_mask = 16'h00C4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 .lut_mask = 16'h00C4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~23 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 .lut_mask = 16'h00C4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~23 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24 .lut_mask = 16'hA5A5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5 .lut_mask = 16'hB3B0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .lut_mask = 16'hA000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N26
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[10]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout  = \data0[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[4]~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N27
dffeas \auto_signaltap_0|acq_trigger_in_reg[10] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 .lut_mask = 16'hCDAB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 .lut_mask = 16'h70D0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N8
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[12]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[12]~feeder_combout  = \data0[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[6]~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N9
dffeas \auto_signaltap_0|acq_trigger_in_reg[12] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 .lut_mask = 16'hABCD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 .lut_mask = 16'h70B0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N29
dffeas \auto_signaltap_0|acq_trigger_in_reg[11] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 .lut_mask = 16'hABCD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q ),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 .lut_mask = 16'h2AA2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N27
dffeas \auto_signaltap_0|acq_trigger_in_reg[9] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 .lut_mask = 16'hCDAB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[5]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout  = \data0[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[14]~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N3
dffeas \auto_signaltap_0|acq_trigger_in_reg[5] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 .lut_mask = 16'hEE47;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N3
dffeas \auto_signaltap_0|acq_trigger_in_reg[8] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 .lut_mask = 16'hABCD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 .lut_mask = 16'h70D0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N9
dffeas \auto_signaltap_0|acq_trigger_in_reg[7] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 .lut_mask = 16'hBB8D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[6]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[6]~feeder_combout  = \data0[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[15]~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N3
dffeas \auto_signaltap_0|acq_trigger_in_reg[6] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 .lut_mask = 16'hABCD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q ),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 .lut_mask = 16'h2AA2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N20
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[15]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[15]~feeder_combout  = \data0[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[9]~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N21
dffeas \auto_signaltap_0|acq_trigger_in_reg[15] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 .lut_mask = 16'hABCD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [15]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 .lut_mask = 16'h2A8A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N18
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[13]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[13]~feeder_combout  = \data0[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[7]~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N19
dffeas \auto_signaltap_0|acq_trigger_in_reg[13] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 .lut_mask = 16'hEE47;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 .lut_mask = 16'h4C8C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N14
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[14]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout  = \data0[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[8]~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N15
dffeas \auto_signaltap_0|acq_trigger_in_reg[14] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [14]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 .lut_mask = 16'hEE27;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [14]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 .lut_mask = 16'h70B0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N8
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[1]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout  = \data0[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[10]~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N9
dffeas \auto_signaltap_0|acq_trigger_in_reg[1] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .lut_mask = 16'hBB8D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N9
dffeas \auto_signaltap_0|acq_trigger_in_reg[2] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .lut_mask = 16'hEE27;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 .lut_mask = 16'h7D00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[4]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout  = \data0[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[13]~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N13
dffeas \auto_signaltap_0|acq_trigger_in_reg[4] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .lut_mask = 16'hABCD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 .lut_mask = 16'h60F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N2
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[3]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout  = \data0[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[12]~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N3
dffeas \auto_signaltap_0|acq_trigger_in_reg[3] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .lut_mask = 16'hCDAB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 .lut_mask = 16'h4CC4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N11
dffeas \auto_signaltap_0|acq_trigger_in_reg[0] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .lut_mask = 16'hCDAB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 .lut_mask = 16'hDC50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .lut_mask = 16'h3303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 .lut_mask = 16'hA100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~36 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 .lut_mask = 16'hA002;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [13]),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~36 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38 .lut_mask = 16'h0FF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40 .lut_mask = 16'hA002;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [13]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4 .lut_mask = 16'h0303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .lut_mask = 16'h70F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .lut_mask = 16'h3100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .lut_mask = 16'hF8F8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .lut_mask = 16'h00A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr .lut_mask = 16'hFF3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneive_lcell_comb \auto_signaltap_0|~GND (
// Equation(s):
// \auto_signaltap_0|~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|~GND .lut_mask = 16'h0000;
defparam \auto_signaltap_0|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena .lut_mask = 16'h0080;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y19_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y19_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y19_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .lut_mask = 16'hC000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load .lut_mask = 16'hFF8F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .lut_mask = 16'h00FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y23_N1
dffeas \auto_signaltap_0|acq_data_in_reg[0] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .lut_mask = 16'h00C8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .lut_mask = 16'hFFBF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 .lut_mask = 16'h0404;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .lut_mask = 16'h4FFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12 .lut_mask = 16'hA5A5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9124:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \auto_signaltap_0|acq_data_in_reg[4] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9124:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[6]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout  = \data0[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[15]~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \auto_signaltap_0|acq_data_in_reg[6] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9124:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[7]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[7]~feeder_combout  = \data0[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[1]~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N25
dffeas \auto_signaltap_0|acq_data_in_reg[7] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9124:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X17_Y23_N1
dffeas \auto_signaltap_0|acq_data_in_reg[9] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9124:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N24
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[11]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[11]~feeder_combout  = \data0[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[5]~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N25
dffeas \auto_signaltap_0|acq_data_in_reg[11] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y21_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9124:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[13]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout  = \data0[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[7]~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N25
dffeas \auto_signaltap_0|acq_data_in_reg[13] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9124:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[15]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[15]~feeder_combout  = \data0[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[9]~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N25
dffeas \auto_signaltap_0|acq_data_in_reg[15] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9124:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 .lut_mask = 16'hF0FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[14]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[14]~feeder_combout  = \data0[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[8]~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N25
dffeas \auto_signaltap_0|acq_data_in_reg[14] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9124:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [15]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13~portbdataout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N1
dffeas \auto_signaltap_0|acq_data_in_reg[12] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\data0[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9124:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [13]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[10]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout  = \data0[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[4]~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N1
dffeas \auto_signaltap_0|acq_data_in_reg[10] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9124:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N24
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[8]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout  = \data0[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[2]~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N25
dffeas \auto_signaltap_0|acq_data_in_reg[8] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y20_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9124:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7~portbdataout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[5]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout  = \data0[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[14]~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N1
dffeas \auto_signaltap_0|acq_data_in_reg[5] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9124:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N24
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[3]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout  = \data0[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[12]~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N25
dffeas \auto_signaltap_0|acq_data_in_reg[3] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y21_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9124:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N24
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[2]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout  = \data0[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[11]~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N25
dffeas \auto_signaltap_0|acq_data_in_reg[2] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9124:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N24
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[1]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout  = \data0[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data0[10]~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N25
dffeas \auto_signaltap_0|acq_data_in_reg[1] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9124:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 8192;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [26]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [25]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [24]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [23]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [22]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [21]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [19]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [18]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [17]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [16]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [15]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [7]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .lut_mask = 16'hC3D2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .lut_mask = 16'h3C20;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .lut_mask = 16'hF2F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 .lut_mask = 16'hC0C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6 .lut_mask = 16'h7800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~9 .lut_mask = 16'h7877;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal .lut_mask = 16'hA0A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 .lut_mask = 16'h0007;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~5_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8 .lut_mask = 16'h2828;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~4 .lut_mask = 16'h0303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~5 .lut_mask = 16'h00F7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~5_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10 .lut_mask = 16'h28A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .lut_mask = 16'h0303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .lut_mask = 16'hE200;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19 .lut_mask = 16'h0105;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16 .lut_mask = 16'h00EA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~17 .lut_mask = 16'h5FA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .lut_mask = 16'hB000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 .lut_mask = 16'h00EC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .lut_mask = 16'h00EA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .lut_mask = 16'h00EA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 .lut_mask = 16'hD888;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0 .lut_mask = 16'h0040;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13 .lut_mask = 16'h003C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~33 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .lut_mask = 16'h0080;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 .lut_mask = 16'h0080;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2 .lut_mask = 16'hFFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34 .lut_mask = 16'h22AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~33 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~36 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y19_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~36 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~38 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y19_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~38 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~40 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y19_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~40 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~42 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y19_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~42 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~44 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y19_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~44 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~46 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y19_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~46 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~48 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y19_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~48 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~50 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y19_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~50 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~52 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y19_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~52 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~54 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y19_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~54 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~56 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y19_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~56 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~58 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y19_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~58 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~60 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y19_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~60 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~62 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y19_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~62 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~64 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y19_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~64 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~66 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y18_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~66 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~68 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y18_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~68 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~70 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~70 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~72 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~72 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~74 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~74 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~76 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~76 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~78 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~78 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~80 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~80 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~82 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~82 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~84 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~84 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~86 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~86 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~88 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~88 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~90 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~90 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~92 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~92 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~94 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~94 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95 .lut_mask = 16'hA5A5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y18_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]~1 .lut_mask = 16'h5540;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12 .lut_mask = 16'h00F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11 .lut_mask = 16'h00F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10 .lut_mask = 16'h00AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9 .lut_mask = 16'h00AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8 .lut_mask = 16'h00F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7 .lut_mask = 16'h00F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6 .lut_mask = 16'h4114;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5 .lut_mask = 16'h00CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4 .lut_mask = 16'h00CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 .lut_mask = 16'h00F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 .lut_mask = 16'h00F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 .lut_mask = 16'h4114;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 .lut_mask = 16'h00A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16 .lut_mask = 16'hCC4C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1 .lut_mask = 16'hC0C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15 .lut_mask = 16'hDF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14 .lut_mask = 16'hDF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [13]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [12]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [11]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [9]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [7]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [5]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 .lut_mask = 16'hEAC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 .lut_mask = 16'h1100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .lut_mask = 16'hFFF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .lut_mask = 16'h2000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .lut_mask = 16'h0015;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .lut_mask = 16'h3300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 .lut_mask = 16'hF0E0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .lut_mask = 16'h5700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1 .lut_mask = 16'hFC00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .lut_mask = 16'h5700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .lut_mask = 16'h02AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .lut_mask = 16'h5700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .lut_mask = 16'h02AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .lut_mask = 16'h5700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .lut_mask = 16'h02AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .lut_mask = 16'h5700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .lut_mask = 16'h444C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .lut_mask = 16'h02AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .lut_mask = 16'h5700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .lut_mask = 16'h5700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .lut_mask = 16'hD8F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .lut_mask = 16'h444C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .lut_mask = 16'h50D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .lut_mask = 16'hD580;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y22_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 .lut_mask = 16'hF780;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y19_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 .lut_mask = 16'hF3F3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y19_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y19_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .lut_mask = 16'h0080;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .lut_mask = 16'h00C4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 .lut_mask = 16'hBFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .lut_mask = 16'h4000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .lut_mask = 16'hCC00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .lut_mask = 16'hF0F2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .lut_mask = 16'h8880;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .lut_mask = 16'h0E00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [26]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26 .lut_mask = 16'hFAFA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [25]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25 .lut_mask = 16'hE2E2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [24]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24 .lut_mask = 16'hE2E2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [24]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [23]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [22]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [22]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 .lut_mask = 16'hB8B8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [21]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 .lut_mask = 16'hB8B8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [20]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [19]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [19]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [18]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [18]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [16]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 .lut_mask = 16'hE2E2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 .lut_mask = 16'hB8B8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [16]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [15]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [15]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] (
	.clk(\LTC1744_T01_00|ENC_N~_wirecellclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 .lut_mask = 16'hEC20;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 .lut_mask = 16'h5044;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7 .lut_mask = 16'hFFEA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9 .lut_mask = 16'h55AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20 .lut_mask = 16'hF4F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14 .lut_mask = 16'hC30C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18 .lut_mask = 16'hC3C3;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'h0003;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 .lut_mask = 16'hFF40;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'h1300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0AFB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .lut_mask = 16'hAAEA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~17 .lut_mask = 16'hFCF8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'hCE02;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18 .lut_mask = 16'h0AAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'hC0E2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'h8F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'hFF4C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'hCECC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h00F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h5500;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'hF4A4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'hC8CA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'hFAAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hCBC8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .lut_mask = 16'hA505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .lut_mask = 16'h3C3C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8 .lut_mask = 16'hECA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .lut_mask = 16'h0003;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7 .lut_mask = 16'hAABA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 .lut_mask = 16'hA505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 .lut_mask = 16'h3CCF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 .lut_mask = 16'h1835;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .lut_mask = 16'h0228;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~4 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~4_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~5 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h4000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h0A00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h0400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~5_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .lut_mask = 16'h0050;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .lut_mask = 16'h0108;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .lut_mask = 16'h0086;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .lut_mask = 16'hAE3C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~5_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .lut_mask = 16'hC0E2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .lut_mask = 16'hFAF8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~4_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .lut_mask = 16'h1101;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .lut_mask = 16'hC86C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .lut_mask = 16'hF033;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hFC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h1B5B;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneive_io_ibuf \OF_0~input (
	.i(OF_0),
	.ibar(gnd),
	.o(\OF_0~input_o ));
// synopsys translate_off
defparam \OF_0~input .bus_hold = "false";
defparam \OF_0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \OF_1~input (
	.i(OF_1),
	.ibar(gnd),
	.o(\OF_1~input_o ));
// synopsys translate_off
defparam \OF_1~input .bus_hold = "false";
defparam \OF_1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N8
cycloneive_io_ibuf \OF_2~input (
	.i(OF_2),
	.ibar(gnd),
	.o(\OF_2~input_o ));
// synopsys translate_off
defparam \OF_2~input .bus_hold = "false";
defparam \OF_2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneive_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
