

================================================================
== Vivado HLS Report for 'keccak_absorb'
================================================================
* Date:           Mon Apr 19 05:23:09 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        SHA
* Solution:       Not_d_mod
* Product family: artix7l
* Target device:  xc7a75tlftg256-2l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  15.00|     9.920|        1.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memset_t               |  199|  199|         1|          -|          -|   200|    no    |
        |- keccak_absorb_label7   |    ?|    ?|       127|          -|          -|     ?|    no    |
        | + keccak_absorb_label0  |   85|   85|         5|          -|          -|    17|    no    |
        |- keccak_absorb_label4   |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- keccak_absorb_label5   |   81|   85|         9|          -|          -|     9|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_s)
	3  / (tmp_s)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / (tmp_8)
	22  / (!tmp_8)
16 --> 
	17  / (!tmp_9)
	21  / (tmp_9)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	16  / true
21 --> 
	15  / true
22 --> 
	23  / true
23 --> 
	24  / (!exitcond & !exitcond_1)
	25  / (exitcond_1) | (exitcond)
24 --> 
	22  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / (!tmp_3)
	32  / (tmp_3)
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / (!tmp_3 & !tmp_15_1)
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	28  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mlen_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %mlen)"   --->   Operation 37 'read' 'mlen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%t = alloca [200 x i8], align 16" [fips202.c:370]   --->   Operation 38 'alloca' 't' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 39 [1/1] (1.35ns)   --->   "br label %meminst"   --->   Operation 39 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%invdar = phi i8 [ 0, %0 ], [ %indvarinc, %meminst ]" [fips202.c:370]   --->   Operation 40 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.71ns)   --->   "%indvarinc = add i8 %invdar, 1" [fips202.c:370]   --->   Operation 41 'add' 'indvarinc' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = zext i8 %invdar to i64" [fips202.c:370]   --->   Operation 42 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%t_addr = getelementptr [200 x i8]* %t, i64 0, i64 %tmp" [fips202.c:370]   --->   Operation 43 'getelementptr' 't_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.77ns)   --->   "store i8 0, i8* %t_addr, align 1" [fips202.c:370]   --->   Operation 44 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 45 [1/1] (1.24ns)   --->   "%tmp_s = icmp eq i8 %invdar, -57" [fips202.c:370]   --->   Operation 45 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_t_str)"   --->   Operation 46 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader9.0, label %meminst" [fips202.c:370]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%s_addr = getelementptr [25 x i64]* %s, i64 0, i64 0" [fips202.c:374]   --->   Operation 49 'getelementptr' 's_addr' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr, align 8" [fips202.c:374]   --->   Operation 50 'store' <Predicate = (tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%s_addr_1 = getelementptr [25 x i64]* %s, i64 0, i64 1" [fips202.c:374]   --->   Operation 51 'getelementptr' 's_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr_1, align 8" [fips202.c:374]   --->   Operation 52 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%s_addr_2 = getelementptr [25 x i64]* %s, i64 0, i64 2" [fips202.c:374]   --->   Operation 53 'getelementptr' 's_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr_2, align 8" [fips202.c:374]   --->   Operation 54 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%s_addr_3 = getelementptr [25 x i64]* %s, i64 0, i64 3" [fips202.c:374]   --->   Operation 55 'getelementptr' 's_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr_3, align 8" [fips202.c:374]   --->   Operation 56 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%s_addr_4 = getelementptr [25 x i64]* %s, i64 0, i64 4" [fips202.c:374]   --->   Operation 57 'getelementptr' 's_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr_4, align 8" [fips202.c:374]   --->   Operation 58 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%s_addr_5 = getelementptr [25 x i64]* %s, i64 0, i64 5" [fips202.c:374]   --->   Operation 59 'getelementptr' 's_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr_5, align 8" [fips202.c:374]   --->   Operation 60 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%s_addr_6 = getelementptr [25 x i64]* %s, i64 0, i64 6" [fips202.c:374]   --->   Operation 61 'getelementptr' 's_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr_6, align 8" [fips202.c:374]   --->   Operation 62 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%s_addr_7 = getelementptr [25 x i64]* %s, i64 0, i64 7" [fips202.c:374]   --->   Operation 63 'getelementptr' 's_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr_7, align 8" [fips202.c:374]   --->   Operation 64 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%s_addr_8 = getelementptr [25 x i64]* %s, i64 0, i64 8" [fips202.c:374]   --->   Operation 65 'getelementptr' 's_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr_8, align 8" [fips202.c:374]   --->   Operation 66 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%s_addr_9 = getelementptr [25 x i64]* %s, i64 0, i64 9" [fips202.c:374]   --->   Operation 67 'getelementptr' 's_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr_9, align 8" [fips202.c:374]   --->   Operation 68 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%s_addr_10 = getelementptr [25 x i64]* %s, i64 0, i64 10" [fips202.c:374]   --->   Operation 69 'getelementptr' 's_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr_10, align 8" [fips202.c:374]   --->   Operation 70 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 8 <SV = 7> <Delay = 2.77>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%s_addr_11 = getelementptr [25 x i64]* %s, i64 0, i64 11" [fips202.c:374]   --->   Operation 71 'getelementptr' 's_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr_11, align 8" [fips202.c:374]   --->   Operation 72 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%s_addr_12 = getelementptr [25 x i64]* %s, i64 0, i64 12" [fips202.c:374]   --->   Operation 73 'getelementptr' 's_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr_12, align 8" [fips202.c:374]   --->   Operation 74 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 9 <SV = 8> <Delay = 2.77>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%s_addr_14 = getelementptr [25 x i64]* %s, i64 0, i64 13" [fips202.c:374]   --->   Operation 75 'getelementptr' 's_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr_14, align 8" [fips202.c:374]   --->   Operation 76 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%s_addr_15 = getelementptr [25 x i64]* %s, i64 0, i64 14" [fips202.c:374]   --->   Operation 77 'getelementptr' 's_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr_15, align 8" [fips202.c:374]   --->   Operation 78 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 10 <SV = 9> <Delay = 2.77>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%s_addr_16 = getelementptr [25 x i64]* %s, i64 0, i64 15" [fips202.c:374]   --->   Operation 79 'getelementptr' 's_addr_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr_16, align 8" [fips202.c:374]   --->   Operation 80 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%s_addr_17 = getelementptr [25 x i64]* %s, i64 0, i64 16" [fips202.c:374]   --->   Operation 81 'getelementptr' 's_addr_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr_17, align 8" [fips202.c:374]   --->   Operation 82 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 11 <SV = 10> <Delay = 2.77>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%s_addr_18 = getelementptr [25 x i64]* %s, i64 0, i64 17" [fips202.c:374]   --->   Operation 83 'getelementptr' 's_addr_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr_18, align 8" [fips202.c:374]   --->   Operation 84 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%s_addr_19 = getelementptr [25 x i64]* %s, i64 0, i64 18" [fips202.c:374]   --->   Operation 85 'getelementptr' 's_addr_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr_19, align 8" [fips202.c:374]   --->   Operation 86 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 12 <SV = 11> <Delay = 2.77>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%s_addr_20 = getelementptr [25 x i64]* %s, i64 0, i64 19" [fips202.c:374]   --->   Operation 87 'getelementptr' 's_addr_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr_20, align 8" [fips202.c:374]   --->   Operation 88 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%s_addr_21 = getelementptr [25 x i64]* %s, i64 0, i64 20" [fips202.c:374]   --->   Operation 89 'getelementptr' 's_addr_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr_21, align 8" [fips202.c:374]   --->   Operation 90 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 13 <SV = 12> <Delay = 2.77>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%s_addr_22 = getelementptr [25 x i64]* %s, i64 0, i64 21" [fips202.c:374]   --->   Operation 91 'getelementptr' 's_addr_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr_22, align 8" [fips202.c:374]   --->   Operation 92 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%s_addr_23 = getelementptr [25 x i64]* %s, i64 0, i64 22" [fips202.c:374]   --->   Operation 93 'getelementptr' 's_addr_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr_23, align 8" [fips202.c:374]   --->   Operation 94 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 14 <SV = 13> <Delay = 2.77>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%s_addr_24 = getelementptr [25 x i64]* %s, i64 0, i64 23" [fips202.c:374]   --->   Operation 95 'getelementptr' 's_addr_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr_24, align 8" [fips202.c:374]   --->   Operation 96 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%s_addr_25 = getelementptr [25 x i64]* %s, i64 0, i64 24" [fips202.c:374]   --->   Operation 97 'getelementptr' 's_addr_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr_25, align 8" [fips202.c:374]   --->   Operation 98 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%ff = trunc i64 %mlen_read to i8" [fips202.c:377]   --->   Operation 99 'trunc' 'ff' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (1.35ns)   --->   "br label %1" [fips202.c:377]   --->   Operation 100 'br' <Predicate = true> <Delay = 1.35>

State 15 <SV = 14> <Delay = 1.35>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%i = phi i64 [ %mlen_assign, %5 ], [ %mlen_read, %.preheader9.0 ]" [fips202.c:387]   --->   Operation 101 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%p_0_rec = phi i64 [ %p_rec, %5 ], [ 0, %.preheader9.0 ]" [fips202.c:384]   --->   Operation 102 'phi' 'p_0_rec' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%ff1 = phi i8 [ %ff_1, %5 ], [ %ff, %.preheader9.0 ]"   --->   Operation 103 'phi' 'ff1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i64 %p_0_rec to i14" [fips202.c:387]   --->   Operation 104 'trunc' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (1.24ns)   --->   "%tmp_8 = icmp ugt i8 %ff1, -121" [fips202.c:377]   --->   Operation 105 'icmp' 'tmp_8' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %2, label %.preheader.0.preheader" [fips202.c:377]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str7) nounwind" [fips202.c:378]   --->   Operation 107 'specloopname' <Predicate = (tmp_8)> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str7)" [fips202.c:378]   --->   Operation 108 'specregionbegin' 'tmp_1' <Predicate = (tmp_8)> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (1.35ns)   --->   "br label %3" [fips202.c:379]   --->   Operation 109 'br' <Predicate = (tmp_8)> <Delay = 1.35>
ST_15 : Operation 110 [1/1] (1.35ns)   --->   "br label %.preheader.0" [fips202.c:387]   --->   Operation 110 'br' <Predicate = (!tmp_8)> <Delay = 1.35>

State 16 <SV = 15> <Delay = 4.58>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%i_1 = phi i5 [ 0, %2 ], [ %i_3, %4 ]"   --->   Operation 111 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%i_1_cast8 = zext i5 %i_1 to i64" [fips202.c:379]   --->   Operation 112 'zext' 'i_1_cast8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (1.21ns)   --->   "%tmp_9 = icmp eq i5 %i_1, -15" [fips202.c:379]   --->   Operation 113 'icmp' 'tmp_9' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 114 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (1.54ns)   --->   "%i_3 = add i5 %i_1, 1" [fips202.c:379]   --->   Operation 115 'add' 'i_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %5, label %4" [fips202.c:379]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_1, i3 0)" [fips202.c:380]   --->   Operation 117 'bitconcatenate' 'tmp_2' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i8 %tmp_2 to i14" [fips202.c:380]   --->   Operation 118 'zext' 'tmp_2_cast' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (1.80ns)   --->   "%sum7 = add i14 %tmp_11, %tmp_2_cast" [fips202.c:380]   --->   Operation 119 'add' 'sum7' <Predicate = (!tmp_9)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%sum7_cast = zext i14 %sum7 to i64" [fips202.c:380]   --->   Operation 120 'zext' 'sum7_cast' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%m_addr_2 = getelementptr [4096 x i8]* %m, i64 0, i64 %sum7_cast" [fips202.c:29->fips202.c:380]   --->   Operation 121 'getelementptr' 'm_addr_2' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_16 : Operation 122 [2/2] (2.77ns)   --->   "%m_load_2 = load i8* %m_addr_2, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 122 'load' 'm_load_2' <Predicate = (!tmp_9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%sum_1_i = or i14 %sum7, 1" [fips202.c:29->fips202.c:380]   --->   Operation 123 'or' 'sum_1_i' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%sum_1_i_cast = zext i14 %sum_1_i to i64" [fips202.c:29->fips202.c:380]   --->   Operation 124 'zext' 'sum_1_i_cast' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%m_addr_3 = getelementptr [4096 x i8]* %m, i64 0, i64 %sum_1_i_cast" [fips202.c:29->fips202.c:380]   --->   Operation 125 'getelementptr' 'm_addr_3' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_16 : Operation 126 [2/2] (2.77ns)   --->   "%m_load_3 = load i8* %m_addr_3, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 126 'load' 'm_load_3' <Predicate = (!tmp_9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%s_addr_13 = getelementptr [25 x i64]* %s, i64 0, i64 %i_1_cast8" [fips202.c:380]   --->   Operation 127 'getelementptr' 's_addr_13' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_16 : Operation 128 [2/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer([25 x i64]* %s)" [fips202.c:382]   --->   Operation 128 'call' <Predicate = (tmp_9)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 129 [1/1] (2.99ns)   --->   "%p_rec = add i64 %p_0_rec, 136" [fips202.c:384]   --->   Operation 129 'add' 'p_rec' <Predicate = (tmp_9)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 130 [1/1] (1.71ns)   --->   "%ff_1 = add i8 %ff1, 120" [fips202.c:377]   --->   Operation 130 'add' 'ff_1' <Predicate = (tmp_9)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.77>
ST_17 : Operation 131 [1/2] (2.77ns)   --->   "%m_load_2 = load i8* %m_addr_2, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 131 'load' 'm_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_17 : Operation 132 [1/2] (2.77ns)   --->   "%m_load_3 = load i8* %m_addr_3, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 132 'load' 'm_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%sum_2_i = or i14 %sum7, 2" [fips202.c:29->fips202.c:380]   --->   Operation 133 'or' 'sum_2_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%sum_2_i_cast = zext i14 %sum_2_i to i64" [fips202.c:29->fips202.c:380]   --->   Operation 134 'zext' 'sum_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%m_addr_4 = getelementptr [4096 x i8]* %m, i64 0, i64 %sum_2_i_cast" [fips202.c:29->fips202.c:380]   --->   Operation 135 'getelementptr' 'm_addr_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 136 [2/2] (2.77ns)   --->   "%m_load_4 = load i8* %m_addr_4, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 136 'load' 'm_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%sum_3_i = or i14 %sum7, 3" [fips202.c:29->fips202.c:380]   --->   Operation 137 'or' 'sum_3_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%sum_3_i_cast = zext i14 %sum_3_i to i64" [fips202.c:29->fips202.c:380]   --->   Operation 138 'zext' 'sum_3_i_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%m_addr_5 = getelementptr [4096 x i8]* %m, i64 0, i64 %sum_3_i_cast" [fips202.c:29->fips202.c:380]   --->   Operation 139 'getelementptr' 'm_addr_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 140 [2/2] (2.77ns)   --->   "%m_load_5 = load i8* %m_addr_5, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 140 'load' 'm_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 18 <SV = 17> <Delay = 2.77>
ST_18 : Operation 141 [1/2] (2.77ns)   --->   "%m_load_4 = load i8* %m_addr_4, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 141 'load' 'm_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_18 : Operation 142 [1/2] (2.77ns)   --->   "%m_load_5 = load i8* %m_addr_5, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 142 'load' 'm_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%sum_4_i = or i14 %sum7, 4" [fips202.c:29->fips202.c:380]   --->   Operation 143 'or' 'sum_4_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%sum_4_i_cast = zext i14 %sum_4_i to i64" [fips202.c:29->fips202.c:380]   --->   Operation 144 'zext' 'sum_4_i_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "%m_addr_6 = getelementptr [4096 x i8]* %m, i64 0, i64 %sum_4_i_cast" [fips202.c:29->fips202.c:380]   --->   Operation 145 'getelementptr' 'm_addr_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 146 [2/2] (2.77ns)   --->   "%m_load_6 = load i8* %m_addr_6, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 146 'load' 'm_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%sum_5_i = or i14 %sum7, 5" [fips202.c:29->fips202.c:380]   --->   Operation 147 'or' 'sum_5_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%sum_5_i_cast = zext i14 %sum_5_i to i64" [fips202.c:29->fips202.c:380]   --->   Operation 148 'zext' 'sum_5_i_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%m_addr_7 = getelementptr [4096 x i8]* %m, i64 0, i64 %sum_5_i_cast" [fips202.c:29->fips202.c:380]   --->   Operation 149 'getelementptr' 'm_addr_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [2/2] (2.77ns)   --->   "%m_load_7 = load i8* %m_addr_7, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 150 'load' 'm_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 19 <SV = 18> <Delay = 2.77>
ST_19 : Operation 151 [1/2] (2.77ns)   --->   "%m_load_6 = load i8* %m_addr_6, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 151 'load' 'm_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_19 : Operation 152 [1/2] (2.77ns)   --->   "%m_load_7 = load i8* %m_addr_7, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 152 'load' 'm_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%sum_6_i = or i14 %sum7, 6" [fips202.c:29->fips202.c:380]   --->   Operation 153 'or' 'sum_6_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%sum_6_i_cast = zext i14 %sum_6_i to i64" [fips202.c:29->fips202.c:380]   --->   Operation 154 'zext' 'sum_6_i_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%m_addr_8 = getelementptr [4096 x i8]* %m, i64 0, i64 %sum_6_i_cast" [fips202.c:29->fips202.c:380]   --->   Operation 155 'getelementptr' 'm_addr_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 156 [2/2] (2.77ns)   --->   "%m_load_8 = load i8* %m_addr_8, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 156 'load' 'm_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%sum_7_i = or i14 %sum7, 7" [fips202.c:29->fips202.c:380]   --->   Operation 157 'or' 'sum_7_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%sum_7_i_cast = zext i14 %sum_7_i to i64" [fips202.c:29->fips202.c:380]   --->   Operation 158 'zext' 'sum_7_i_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%m_addr_9 = getelementptr [4096 x i8]* %m, i64 0, i64 %sum_7_i_cast" [fips202.c:29->fips202.c:380]   --->   Operation 159 'getelementptr' 'm_addr_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 160 [2/2] (2.77ns)   --->   "%m_load_9 = load i8* %m_addr_9, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 160 'load' 'm_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_19 : Operation 161 [2/2] (2.77ns)   --->   "%s_load = load i64* %s_addr_13, align 8" [fips202.c:380]   --->   Operation 161 'load' 's_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 20 <SV = 19> <Delay = 6.78>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str8) nounwind" [fips202.c:380]   --->   Operation 162 'specloopname' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 163 [1/2] (2.77ns)   --->   "%m_load_8 = load i8* %m_addr_8, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 163 'load' 'm_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_20 : Operation 164 [1/2] (2.77ns)   --->   "%m_load_9 = load i8* %m_addr_9, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 164 'load' 'm_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "%r_1_7_i = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %m_load_9, i8 %m_load_8, i8 %m_load_7, i8 %m_load_6, i8 %m_load_5, i8 %m_load_4, i8 %m_load_3, i8 %m_load_2)" [fips202.c:29->fips202.c:380]   --->   Operation 165 'bitconcatenate' 'r_1_7_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 166 [1/2] (2.77ns)   --->   "%s_load = load i64* %s_addr_13, align 8" [fips202.c:380]   --->   Operation 166 'load' 's_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_20 : Operation 167 [1/1] (1.24ns)   --->   "%tmp_4 = xor i64 %s_load, %r_1_7_i" [fips202.c:380]   --->   Operation 167 'xor' 'tmp_4' <Predicate = true> <Delay = 1.24> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 168 [1/1] (2.77ns)   --->   "store i64 %tmp_4, i64* %s_addr_13, align 8" [fips202.c:380]   --->   Operation 168 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "br label %3" [fips202.c:379]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 16> <Delay = 2.99>
ST_21 : Operation 170 [1/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer([25 x i64]* %s)" [fips202.c:382]   --->   Operation 170 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 171 [1/1] (2.99ns)   --->   "%mlen_assign = add i64 %i, -136" [fips202.c:377]   --->   Operation 171 'add' 'mlen_assign' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 172 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str7, i32 %tmp_1)" [fips202.c:385]   --->   Operation 172 'specregionend' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 173 [1/1] (0.00ns)   --->   "br label %1" [fips202.c:377]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 15> <Delay = 4.58>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%i_2 = phi i8 [ %tmp_14_1, %6 ], [ 0, %.preheader.0.preheader ]" [fips202.c:387]   --->   Operation 174 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%i_2_cast6 = zext i8 %i_2 to i14" [fips202.c:387]   --->   Operation 175 'zext' 'i_2_cast6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%i_2_cast = zext i8 %i_2 to i64" [fips202.c:387]   --->   Operation 176 'zext' 'i_2_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (2.34ns)   --->   "%exitcond = icmp eq i64 %i_2_cast, %i" [fips202.c:387]   --->   Operation 177 'icmp' 'exitcond' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %7, label %.preheader.1" [fips202.c:387]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 179 [1/1] (1.80ns)   --->   "%sum9 = add i14 %i_2_cast6, %tmp_11" [fips202.c:388]   --->   Operation 179 'add' 'sum9' <Predicate = (!exitcond)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 180 [1/1] (0.00ns)   --->   "%sum9_cast = zext i14 %sum9 to i64" [fips202.c:388]   --->   Operation 180 'zext' 'sum9_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_22 : Operation 181 [1/1] (0.00ns)   --->   "%m_addr = getelementptr [4096 x i8]* %m, i64 0, i64 %sum9_cast" [fips202.c:388]   --->   Operation 181 'getelementptr' 'm_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_22 : Operation 182 [2/2] (2.77ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:388]   --->   Operation 182 'load' 'm_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 23 <SV = 16> <Delay = 5.54>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str9) nounwind" [fips202.c:388]   --->   Operation 183 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_23 : Operation 184 [1/2] (2.77ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:388]   --->   Operation 184 'load' 'm_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%t_addr_1 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 %i_2_cast" [fips202.c:388]   --->   Operation 185 'getelementptr' 't_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (2.77ns)   --->   "store i8 %m_load, i8* %t_addr_1, align 2" [fips202.c:388]   --->   Operation 186 'store' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_14_s = or i8 %i_2, 1" [fips202.c:387]   --->   Operation 187 'or' 'tmp_14_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_14_cast5 = zext i8 %tmp_14_s to i14" [fips202.c:387]   --->   Operation 188 'zext' 'tmp_14_cast5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_23 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i8 %tmp_14_s to i64" [fips202.c:387]   --->   Operation 189 'zext' 'tmp_14_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_23 : Operation 190 [1/1] (2.34ns)   --->   "%exitcond_1 = icmp eq i64 %tmp_14_cast, %i" [fips202.c:387]   --->   Operation 190 'icmp' 'exitcond_1' <Predicate = (!exitcond)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "br i1 %exitcond_1, label %7, label %6" [fips202.c:387]   --->   Operation 191 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_23 : Operation 192 [1/1] (1.80ns)   --->   "%sum9_1 = add i14 %tmp_14_cast5, %tmp_11" [fips202.c:388]   --->   Operation 192 'add' 'sum9_1' <Predicate = (!exitcond & !exitcond_1)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%sum9_1_cast = zext i14 %sum9_1 to i64" [fips202.c:388]   --->   Operation 193 'zext' 'sum9_1_cast' <Predicate = (!exitcond & !exitcond_1)> <Delay = 0.00>
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "%m_addr_1 = getelementptr [4096 x i8]* %m, i64 0, i64 %sum9_1_cast" [fips202.c:388]   --->   Operation 194 'getelementptr' 'm_addr_1' <Predicate = (!exitcond & !exitcond_1)> <Delay = 0.00>
ST_23 : Operation 195 [2/2] (2.77ns)   --->   "%m_load_1 = load i8* %m_addr_1, align 1" [fips202.c:388]   --->   Operation 195 'load' 'm_load_1' <Predicate = (!exitcond & !exitcond_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_23 : Operation 196 [1/1] (1.71ns)   --->   "%tmp_14_1 = add i8 %i_2, 2" [fips202.c:387]   --->   Operation 196 'add' 'tmp_14_1' <Predicate = (!exitcond & !exitcond_1)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 17> <Delay = 5.54>
ST_24 : Operation 197 [1/2] (2.77ns)   --->   "%m_load_1 = load i8* %m_addr_1, align 1" [fips202.c:388]   --->   Operation 197 'load' 'm_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_24 : Operation 198 [1/1] (0.00ns)   --->   "%t_addr_4 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 %tmp_14_cast" [fips202.c:388]   --->   Operation 198 'getelementptr' 't_addr_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 199 [1/1] (2.77ns)   --->   "store i8 %m_load_1, i8* %t_addr_4, align 1" [fips202.c:388]   --->   Operation 199 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "br label %.preheader.0" [fips202.c:387]   --->   Operation 200 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 17> <Delay = 2.77>
ST_25 : Operation 201 [1/1] (0.00ns)   --->   "%t_addr_2 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 %i" [fips202.c:390]   --->   Operation 201 'getelementptr' 't_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 202 [1/1] (2.77ns)   --->   "store i8 6, i8* %t_addr_2, align 1" [fips202.c:390]   --->   Operation 202 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 26 <SV = 18> <Delay = 2.77>
ST_26 : Operation 203 [1/1] (0.00ns)   --->   "%t_addr_3 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 135" [fips202.c:391]   --->   Operation 203 'getelementptr' 't_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 204 [2/2] (2.77ns)   --->   "%t_load = load i8* %t_addr_3, align 1" [fips202.c:391]   --->   Operation 204 'load' 't_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 27 <SV = 19> <Delay = 5.54>
ST_27 : Operation 205 [1/2] (2.77ns)   --->   "%t_load = load i8* %t_addr_3, align 1" [fips202.c:391]   --->   Operation 205 'load' 't_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_27 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_5 = or i8 %t_load, -128" [fips202.c:391]   --->   Operation 206 'or' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 207 [1/1] (2.77ns)   --->   "store i8 %tmp_5, i8* %t_addr_3, align 1" [fips202.c:391]   --->   Operation 207 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_27 : Operation 208 [1/1] (1.35ns)   --->   "br label %8" [fips202.c:393]   --->   Operation 208 'br' <Predicate = true> <Delay = 1.35>

State 28 <SV = 20> <Delay = 2.77>
ST_28 : Operation 209 [1/1] (0.00ns)   --->   "%i_s = phi i5 [ 0, %7 ], [ %i_7_1, %10 ]" [fips202.c:393]   --->   Operation 209 'phi' 'i_s' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 210 [1/1] (0.00ns)   --->   "%i_cast4 = zext i5 %i_s to i64" [fips202.c:393]   --->   Operation 210 'zext' 'i_cast4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 211 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 211 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 212 [1/1] (1.21ns)   --->   "%tmp_3 = icmp eq i5 %i_s, -15" [fips202.c:393]   --->   Operation 212 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %11, label %9" [fips202.c:393]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_s, i3 0)" [fips202.c:394]   --->   Operation 214 'bitconcatenate' 'tmp_6' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_28 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i8 %tmp_6 to i64" [fips202.c:394]   --->   Operation 215 'zext' 'tmp_6_cast' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_28 : Operation 216 [1/1] (0.00ns)   --->   "%t_addr_5 = getelementptr [200 x i8]* %t, i64 0, i64 %tmp_6_cast" [fips202.c:29->fips202.c:394]   --->   Operation 216 'getelementptr' 't_addr_5' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_28 : Operation 217 [2/2] (2.77ns)   --->   "%t_load_1 = load i8* %t_addr_5, align 16" [fips202.c:29->fips202.c:394]   --->   Operation 217 'load' 't_load_1' <Predicate = (!tmp_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_28 : Operation 218 [1/1] (0.00ns)   --->   "%sum_1_i1 = or i8 %tmp_6, 1" [fips202.c:29->fips202.c:394]   --->   Operation 218 'or' 'sum_1_i1' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_28 : Operation 219 [1/1] (0.00ns)   --->   "%sum_1_i1_cast = zext i8 %sum_1_i1 to i64" [fips202.c:29->fips202.c:394]   --->   Operation 219 'zext' 'sum_1_i1_cast' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_28 : Operation 220 [1/1] (0.00ns)   --->   "%t_addr_6 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_1_i1_cast" [fips202.c:29->fips202.c:394]   --->   Operation 220 'getelementptr' 't_addr_6' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_28 : Operation 221 [2/2] (2.77ns)   --->   "%t_load_2 = load i8* %t_addr_6, align 1" [fips202.c:29->fips202.c:394]   --->   Operation 221 'load' 't_load_2' <Predicate = (!tmp_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_28 : Operation 222 [1/1] (0.00ns)   --->   "%s_addr_26 = getelementptr [25 x i64]* %s, i64 0, i64 %i_cast4" [fips202.c:394]   --->   Operation 222 'getelementptr' 's_addr_26' <Predicate = (!tmp_3)> <Delay = 0.00>

State 29 <SV = 21> <Delay = 2.77>
ST_29 : Operation 223 [1/2] (2.77ns)   --->   "%t_load_1 = load i8* %t_addr_5, align 16" [fips202.c:29->fips202.c:394]   --->   Operation 223 'load' 't_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_29 : Operation 224 [1/2] (2.77ns)   --->   "%t_load_2 = load i8* %t_addr_6, align 1" [fips202.c:29->fips202.c:394]   --->   Operation 224 'load' 't_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_29 : Operation 225 [1/1] (0.00ns)   --->   "%sum_2_i1 = or i8 %tmp_6, 2" [fips202.c:29->fips202.c:394]   --->   Operation 225 'or' 'sum_2_i1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 226 [1/1] (0.00ns)   --->   "%sum_2_i1_cast = zext i8 %sum_2_i1 to i64" [fips202.c:29->fips202.c:394]   --->   Operation 226 'zext' 'sum_2_i1_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 227 [1/1] (0.00ns)   --->   "%t_addr_7 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_2_i1_cast" [fips202.c:29->fips202.c:394]   --->   Operation 227 'getelementptr' 't_addr_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 228 [2/2] (2.77ns)   --->   "%t_load_3 = load i8* %t_addr_7, align 2" [fips202.c:29->fips202.c:394]   --->   Operation 228 'load' 't_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_29 : Operation 229 [1/1] (0.00ns)   --->   "%sum_3_i1 = or i8 %tmp_6, 3" [fips202.c:29->fips202.c:394]   --->   Operation 229 'or' 'sum_3_i1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 230 [1/1] (0.00ns)   --->   "%sum_3_i1_cast = zext i8 %sum_3_i1 to i64" [fips202.c:29->fips202.c:394]   --->   Operation 230 'zext' 'sum_3_i1_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 231 [1/1] (0.00ns)   --->   "%t_addr_8 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_3_i1_cast" [fips202.c:29->fips202.c:394]   --->   Operation 231 'getelementptr' 't_addr_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 232 [2/2] (2.77ns)   --->   "%t_load_4 = load i8* %t_addr_8, align 1" [fips202.c:29->fips202.c:394]   --->   Operation 232 'load' 't_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 30 <SV = 22> <Delay = 2.77>
ST_30 : Operation 233 [1/2] (2.77ns)   --->   "%t_load_3 = load i8* %t_addr_7, align 2" [fips202.c:29->fips202.c:394]   --->   Operation 233 'load' 't_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_30 : Operation 234 [1/2] (2.77ns)   --->   "%t_load_4 = load i8* %t_addr_8, align 1" [fips202.c:29->fips202.c:394]   --->   Operation 234 'load' 't_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_30 : Operation 235 [1/1] (0.00ns)   --->   "%sum_4_i1 = or i8 %tmp_6, 4" [fips202.c:29->fips202.c:394]   --->   Operation 235 'or' 'sum_4_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 236 [1/1] (0.00ns)   --->   "%sum_4_i1_cast = zext i8 %sum_4_i1 to i64" [fips202.c:29->fips202.c:394]   --->   Operation 236 'zext' 'sum_4_i1_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 237 [1/1] (0.00ns)   --->   "%t_addr_9 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_4_i1_cast" [fips202.c:29->fips202.c:394]   --->   Operation 237 'getelementptr' 't_addr_9' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 238 [2/2] (2.77ns)   --->   "%t_load_5 = load i8* %t_addr_9, align 4" [fips202.c:29->fips202.c:394]   --->   Operation 238 'load' 't_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_30 : Operation 239 [1/1] (0.00ns)   --->   "%sum_5_i1 = or i8 %tmp_6, 5" [fips202.c:29->fips202.c:394]   --->   Operation 239 'or' 'sum_5_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 240 [1/1] (0.00ns)   --->   "%sum_5_i1_cast = zext i8 %sum_5_i1 to i64" [fips202.c:29->fips202.c:394]   --->   Operation 240 'zext' 'sum_5_i1_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 241 [1/1] (0.00ns)   --->   "%t_addr_10 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_5_i1_cast" [fips202.c:29->fips202.c:394]   --->   Operation 241 'getelementptr' 't_addr_10' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 242 [2/2] (2.77ns)   --->   "%t_load_6 = load i8* %t_addr_10, align 1" [fips202.c:29->fips202.c:394]   --->   Operation 242 'load' 't_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 31 <SV = 23> <Delay = 2.77>
ST_31 : Operation 243 [1/2] (2.77ns)   --->   "%t_load_5 = load i8* %t_addr_9, align 4" [fips202.c:29->fips202.c:394]   --->   Operation 243 'load' 't_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_31 : Operation 244 [1/2] (2.77ns)   --->   "%t_load_6 = load i8* %t_addr_10, align 1" [fips202.c:29->fips202.c:394]   --->   Operation 244 'load' 't_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_31 : Operation 245 [1/1] (0.00ns)   --->   "%sum_6_i1 = or i8 %tmp_6, 6" [fips202.c:29->fips202.c:394]   --->   Operation 245 'or' 'sum_6_i1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 246 [1/1] (0.00ns)   --->   "%sum_6_i1_cast = zext i8 %sum_6_i1 to i64" [fips202.c:29->fips202.c:394]   --->   Operation 246 'zext' 'sum_6_i1_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 247 [1/1] (0.00ns)   --->   "%t_addr_11 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_6_i1_cast" [fips202.c:29->fips202.c:394]   --->   Operation 247 'getelementptr' 't_addr_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 248 [2/2] (2.77ns)   --->   "%t_load_7 = load i8* %t_addr_11, align 2" [fips202.c:29->fips202.c:394]   --->   Operation 248 'load' 't_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_31 : Operation 249 [1/1] (0.00ns)   --->   "%sum_7_i1 = or i8 %tmp_6, 7" [fips202.c:29->fips202.c:394]   --->   Operation 249 'or' 'sum_7_i1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 250 [1/1] (0.00ns)   --->   "%sum_7_i1_cast = zext i8 %sum_7_i1 to i64" [fips202.c:29->fips202.c:394]   --->   Operation 250 'zext' 'sum_7_i1_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 251 [1/1] (0.00ns)   --->   "%t_addr_12 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_7_i1_cast" [fips202.c:29->fips202.c:394]   --->   Operation 251 'getelementptr' 't_addr_12' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 252 [2/2] (2.77ns)   --->   "%t_load_8 = load i8* %t_addr_12, align 1" [fips202.c:29->fips202.c:394]   --->   Operation 252 'load' 't_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_31 : Operation 253 [2/2] (2.77ns)   --->   "%s_load_1 = load i64* %s_addr_26, align 8" [fips202.c:394]   --->   Operation 253 'load' 's_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 32 <SV = 24> <Delay = 6.78>
ST_32 : Operation 254 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str10) nounwind" [fips202.c:394]   --->   Operation 254 'specloopname' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_32 : Operation 255 [1/2] (2.77ns)   --->   "%t_load_7 = load i8* %t_addr_11, align 2" [fips202.c:29->fips202.c:394]   --->   Operation 255 'load' 't_load_7' <Predicate = (!tmp_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_32 : Operation 256 [1/2] (2.77ns)   --->   "%t_load_8 = load i8* %t_addr_12, align 1" [fips202.c:29->fips202.c:394]   --->   Operation 256 'load' 't_load_8' <Predicate = (!tmp_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_32 : Operation 257 [1/1] (0.00ns)   --->   "%r_1_7_i1 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %t_load_8, i8 %t_load_7, i8 %t_load_6, i8 %t_load_5, i8 %t_load_4, i8 %t_load_3, i8 %t_load_2, i8 %t_load_1)" [fips202.c:29->fips202.c:394]   --->   Operation 257 'bitconcatenate' 'r_1_7_i1' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_32 : Operation 258 [1/2] (2.77ns)   --->   "%s_load_1 = load i64* %s_addr_26, align 8" [fips202.c:394]   --->   Operation 258 'load' 's_load_1' <Predicate = (!tmp_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_32 : Operation 259 [1/1] (1.24ns)   --->   "%tmp_7 = xor i64 %s_load_1, %r_1_7_i1" [fips202.c:394]   --->   Operation 259 'xor' 'tmp_7' <Predicate = (!tmp_3)> <Delay = 1.24> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 260 [1/1] (2.77ns)   --->   "store i64 %tmp_7, i64* %s_addr_26, align 8" [fips202.c:394]   --->   Operation 260 'store' <Predicate = (!tmp_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_32 : Operation 261 [1/1] (0.00ns)   --->   "%i_7_s = or i5 %i_s, 1" [fips202.c:393]   --->   Operation 261 'or' 'i_7_s' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_32 : Operation 262 [1/1] (0.00ns)   --->   "%i_7_cast2 = zext i5 %i_7_s to i64" [fips202.c:393]   --->   Operation 262 'zext' 'i_7_cast2' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_32 : Operation 263 [1/1] (1.21ns)   --->   "%tmp_15_1 = icmp eq i5 %i_7_s, -15" [fips202.c:393]   --->   Operation 263 'icmp' 'tmp_15_1' <Predicate = (!tmp_3)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 264 [1/1] (0.00ns)   --->   "br i1 %tmp_15_1, label %11, label %10" [fips202.c:393]   --->   Operation 264 'br' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_32 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_16_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_7_s, i3 0)" [fips202.c:394]   --->   Operation 265 'bitconcatenate' 'tmp_16_1' <Predicate = (!tmp_3 & !tmp_15_1)> <Delay = 0.00>
ST_32 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_16_1_cast = zext i8 %tmp_16_1 to i64" [fips202.c:394]   --->   Operation 266 'zext' 'tmp_16_1_cast' <Predicate = (!tmp_3 & !tmp_15_1)> <Delay = 0.00>
ST_32 : Operation 267 [1/1] (0.00ns)   --->   "%t_addr_13 = getelementptr [200 x i8]* %t, i64 0, i64 %tmp_16_1_cast" [fips202.c:29->fips202.c:394]   --->   Operation 267 'getelementptr' 't_addr_13' <Predicate = (!tmp_3 & !tmp_15_1)> <Delay = 0.00>
ST_32 : Operation 268 [2/2] (2.77ns)   --->   "%t_load_9 = load i8* %t_addr_13, align 8" [fips202.c:29->fips202.c:394]   --->   Operation 268 'load' 't_load_9' <Predicate = (!tmp_3 & !tmp_15_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_32 : Operation 269 [1/1] (0.00ns)   --->   "%sum_1_i2 = or i8 %tmp_16_1, 1" [fips202.c:29->fips202.c:394]   --->   Operation 269 'or' 'sum_1_i2' <Predicate = (!tmp_3 & !tmp_15_1)> <Delay = 0.00>
ST_32 : Operation 270 [1/1] (0.00ns)   --->   "%sum_1_i2_cast = zext i8 %sum_1_i2 to i64" [fips202.c:29->fips202.c:394]   --->   Operation 270 'zext' 'sum_1_i2_cast' <Predicate = (!tmp_3 & !tmp_15_1)> <Delay = 0.00>
ST_32 : Operation 271 [1/1] (0.00ns)   --->   "%t_addr_14 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_1_i2_cast" [fips202.c:29->fips202.c:394]   --->   Operation 271 'getelementptr' 't_addr_14' <Predicate = (!tmp_3 & !tmp_15_1)> <Delay = 0.00>
ST_32 : Operation 272 [2/2] (2.77ns)   --->   "%t_load_10 = load i8* %t_addr_14, align 1" [fips202.c:29->fips202.c:394]   --->   Operation 272 'load' 't_load_10' <Predicate = (!tmp_3 & !tmp_15_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_32 : Operation 273 [1/1] (0.00ns)   --->   "%s_addr_27 = getelementptr [25 x i64]* %s, i64 0, i64 %i_7_cast2" [fips202.c:394]   --->   Operation 273 'getelementptr' 's_addr_27' <Predicate = (!tmp_3 & !tmp_15_1)> <Delay = 0.00>
ST_32 : Operation 274 [1/1] (1.54ns)   --->   "%i_7_1 = add i5 %i_s, 2" [fips202.c:393]   --->   Operation 274 'add' 'i_7_1' <Predicate = (!tmp_3 & !tmp_15_1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 275 [1/1] (0.00ns)   --->   "ret void" [fips202.c:413]   --->   Operation 275 'ret' <Predicate = (tmp_15_1) | (tmp_3)> <Delay = 0.00>

State 33 <SV = 25> <Delay = 2.77>
ST_33 : Operation 276 [1/2] (2.77ns)   --->   "%t_load_9 = load i8* %t_addr_13, align 8" [fips202.c:29->fips202.c:394]   --->   Operation 276 'load' 't_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_33 : Operation 277 [1/2] (2.77ns)   --->   "%t_load_10 = load i8* %t_addr_14, align 1" [fips202.c:29->fips202.c:394]   --->   Operation 277 'load' 't_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_33 : Operation 278 [1/1] (0.00ns)   --->   "%sum_2_i2 = or i8 %tmp_16_1, 2" [fips202.c:29->fips202.c:394]   --->   Operation 278 'or' 'sum_2_i2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 279 [1/1] (0.00ns)   --->   "%sum_2_i2_cast = zext i8 %sum_2_i2 to i64" [fips202.c:29->fips202.c:394]   --->   Operation 279 'zext' 'sum_2_i2_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 280 [1/1] (0.00ns)   --->   "%t_addr_15 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_2_i2_cast" [fips202.c:29->fips202.c:394]   --->   Operation 280 'getelementptr' 't_addr_15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 281 [2/2] (2.77ns)   --->   "%t_load_11 = load i8* %t_addr_15, align 2" [fips202.c:29->fips202.c:394]   --->   Operation 281 'load' 't_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_33 : Operation 282 [1/1] (0.00ns)   --->   "%sum_3_i2 = or i8 %tmp_16_1, 3" [fips202.c:29->fips202.c:394]   --->   Operation 282 'or' 'sum_3_i2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 283 [1/1] (0.00ns)   --->   "%sum_3_i2_cast = zext i8 %sum_3_i2 to i64" [fips202.c:29->fips202.c:394]   --->   Operation 283 'zext' 'sum_3_i2_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 284 [1/1] (0.00ns)   --->   "%t_addr_16 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_3_i2_cast" [fips202.c:29->fips202.c:394]   --->   Operation 284 'getelementptr' 't_addr_16' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 285 [2/2] (2.77ns)   --->   "%t_load_12 = load i8* %t_addr_16, align 1" [fips202.c:29->fips202.c:394]   --->   Operation 285 'load' 't_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 34 <SV = 26> <Delay = 2.77>
ST_34 : Operation 286 [1/2] (2.77ns)   --->   "%t_load_11 = load i8* %t_addr_15, align 2" [fips202.c:29->fips202.c:394]   --->   Operation 286 'load' 't_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_34 : Operation 287 [1/2] (2.77ns)   --->   "%t_load_12 = load i8* %t_addr_16, align 1" [fips202.c:29->fips202.c:394]   --->   Operation 287 'load' 't_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_34 : Operation 288 [1/1] (0.00ns)   --->   "%sum_4_i2 = or i8 %tmp_16_1, 4" [fips202.c:29->fips202.c:394]   --->   Operation 288 'or' 'sum_4_i2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 289 [1/1] (0.00ns)   --->   "%sum_4_i2_cast = zext i8 %sum_4_i2 to i64" [fips202.c:29->fips202.c:394]   --->   Operation 289 'zext' 'sum_4_i2_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 290 [1/1] (0.00ns)   --->   "%t_addr_17 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_4_i2_cast" [fips202.c:29->fips202.c:394]   --->   Operation 290 'getelementptr' 't_addr_17' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 291 [2/2] (2.77ns)   --->   "%t_load_13 = load i8* %t_addr_17, align 4" [fips202.c:29->fips202.c:394]   --->   Operation 291 'load' 't_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_34 : Operation 292 [1/1] (0.00ns)   --->   "%sum_5_i2 = or i8 %tmp_16_1, 5" [fips202.c:29->fips202.c:394]   --->   Operation 292 'or' 'sum_5_i2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 293 [1/1] (0.00ns)   --->   "%sum_5_i2_cast = zext i8 %sum_5_i2 to i64" [fips202.c:29->fips202.c:394]   --->   Operation 293 'zext' 'sum_5_i2_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 294 [1/1] (0.00ns)   --->   "%t_addr_18 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_5_i2_cast" [fips202.c:29->fips202.c:394]   --->   Operation 294 'getelementptr' 't_addr_18' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 295 [2/2] (2.77ns)   --->   "%t_load_14 = load i8* %t_addr_18, align 1" [fips202.c:29->fips202.c:394]   --->   Operation 295 'load' 't_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 35 <SV = 27> <Delay = 2.77>
ST_35 : Operation 296 [1/2] (2.77ns)   --->   "%t_load_13 = load i8* %t_addr_17, align 4" [fips202.c:29->fips202.c:394]   --->   Operation 296 'load' 't_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_35 : Operation 297 [1/2] (2.77ns)   --->   "%t_load_14 = load i8* %t_addr_18, align 1" [fips202.c:29->fips202.c:394]   --->   Operation 297 'load' 't_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_35 : Operation 298 [1/1] (0.00ns)   --->   "%sum_6_i2 = or i8 %tmp_16_1, 6" [fips202.c:29->fips202.c:394]   --->   Operation 298 'or' 'sum_6_i2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 299 [1/1] (0.00ns)   --->   "%sum_6_i2_cast = zext i8 %sum_6_i2 to i64" [fips202.c:29->fips202.c:394]   --->   Operation 299 'zext' 'sum_6_i2_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 300 [1/1] (0.00ns)   --->   "%t_addr_19 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_6_i2_cast" [fips202.c:29->fips202.c:394]   --->   Operation 300 'getelementptr' 't_addr_19' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 301 [2/2] (2.77ns)   --->   "%t_load_15 = load i8* %t_addr_19, align 2" [fips202.c:29->fips202.c:394]   --->   Operation 301 'load' 't_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_35 : Operation 302 [1/1] (0.00ns)   --->   "%sum_7_i2 = or i8 %tmp_16_1, 7" [fips202.c:29->fips202.c:394]   --->   Operation 302 'or' 'sum_7_i2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 303 [1/1] (0.00ns)   --->   "%sum_7_i2_cast = zext i8 %sum_7_i2 to i64" [fips202.c:29->fips202.c:394]   --->   Operation 303 'zext' 'sum_7_i2_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 304 [1/1] (0.00ns)   --->   "%t_addr_20 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_7_i2_cast" [fips202.c:29->fips202.c:394]   --->   Operation 304 'getelementptr' 't_addr_20' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 305 [2/2] (2.77ns)   --->   "%t_load_16 = load i8* %t_addr_20, align 1" [fips202.c:29->fips202.c:394]   --->   Operation 305 'load' 't_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_35 : Operation 306 [2/2] (2.77ns)   --->   "%s_load_2 = load i64* %s_addr_27, align 8" [fips202.c:394]   --->   Operation 306 'load' 's_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 36 <SV = 28> <Delay = 6.78>
ST_36 : Operation 307 [1/2] (2.77ns)   --->   "%t_load_15 = load i8* %t_addr_19, align 2" [fips202.c:29->fips202.c:394]   --->   Operation 307 'load' 't_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_36 : Operation 308 [1/2] (2.77ns)   --->   "%t_load_16 = load i8* %t_addr_20, align 1" [fips202.c:29->fips202.c:394]   --->   Operation 308 'load' 't_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_36 : Operation 309 [1/1] (0.00ns)   --->   "%r_1_7_i2 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %t_load_16, i8 %t_load_15, i8 %t_load_14, i8 %t_load_13, i8 %t_load_12, i8 %t_load_11, i8 %t_load_10, i8 %t_load_9)" [fips202.c:29->fips202.c:394]   --->   Operation 309 'bitconcatenate' 'r_1_7_i2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 310 [1/2] (2.77ns)   --->   "%s_load_2 = load i64* %s_addr_27, align 8" [fips202.c:394]   --->   Operation 310 'load' 's_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_36 : Operation 311 [1/1] (1.24ns)   --->   "%tmp_18_1 = xor i64 %s_load_2, %r_1_7_i2" [fips202.c:394]   --->   Operation 311 'xor' 'tmp_18_1' <Predicate = true> <Delay = 1.24> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 312 [1/1] (2.77ns)   --->   "store i64 %tmp_18_1, i64* %s_addr_27, align 8" [fips202.c:394]   --->   Operation 312 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_36 : Operation 313 [1/1] (0.00ns)   --->   "br label %8" [fips202.c:393]   --->   Operation 313 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15ns, clock uncertainty: 1.88ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('invdar', fips202.c:370) with incoming values : ('indvarinc', fips202.c:370) [9]  (1.35 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'phi' operation ('invdar', fips202.c:370) with incoming values : ('indvarinc', fips202.c:370) [9]  (0 ns)
	'getelementptr' operation ('t_addr', fips202.c:370) [12]  (0 ns)
	'store' operation (fips202.c:370) of constant 0 on array 't', fips202.c:370 [13]  (2.77 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('s_addr_1', fips202.c:374) [21]  (0 ns)
	'store' operation (fips202.c:374) of constant 0 on array 's' [22]  (2.77 ns)

 <State 4>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('s_addr_3', fips202.c:374) [25]  (0 ns)
	'store' operation (fips202.c:374) of constant 0 on array 's' [26]  (2.77 ns)

 <State 5>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('s_addr_5', fips202.c:374) [29]  (0 ns)
	'store' operation (fips202.c:374) of constant 0 on array 's' [30]  (2.77 ns)

 <State 6>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('s_addr_7', fips202.c:374) [33]  (0 ns)
	'store' operation (fips202.c:374) of constant 0 on array 's' [34]  (2.77 ns)

 <State 7>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('s_addr_9', fips202.c:374) [37]  (0 ns)
	'store' operation (fips202.c:374) of constant 0 on array 's' [38]  (2.77 ns)

 <State 8>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('s_addr_11', fips202.c:374) [41]  (0 ns)
	'store' operation (fips202.c:374) of constant 0 on array 's' [42]  (2.77 ns)

 <State 9>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('s_addr_14', fips202.c:374) [45]  (0 ns)
	'store' operation (fips202.c:374) of constant 0 on array 's' [46]  (2.77 ns)

 <State 10>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('s_addr_16', fips202.c:374) [49]  (0 ns)
	'store' operation (fips202.c:374) of constant 0 on array 's' [50]  (2.77 ns)

 <State 11>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('s_addr_18', fips202.c:374) [53]  (0 ns)
	'store' operation (fips202.c:374) of constant 0 on array 's' [54]  (2.77 ns)

 <State 12>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('s_addr_20', fips202.c:374) [57]  (0 ns)
	'store' operation (fips202.c:374) of constant 0 on array 's' [58]  (2.77 ns)

 <State 13>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('s_addr_22', fips202.c:374) [61]  (0 ns)
	'store' operation (fips202.c:374) of constant 0 on array 's' [62]  (2.77 ns)

 <State 14>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('s_addr_24', fips202.c:374) [65]  (0 ns)
	'store' operation (fips202.c:374) of constant 0 on array 's' [66]  (2.77 ns)

 <State 15>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', fips202.c:379) [83]  (1.35 ns)

 <State 16>: 4.58ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:379) [83]  (0 ns)
	'add' operation ('sum7', fips202.c:380) [93]  (1.81 ns)
	'getelementptr' operation ('m_addr_2', fips202.c:29->fips202.c:380) [95]  (0 ns)
	'load' operation ('m_load_2', fips202.c:29->fips202.c:380) on array 'm' [96]  (2.77 ns)

 <State 17>: 2.77ns
The critical path consists of the following:
	'load' operation ('m_load_2', fips202.c:29->fips202.c:380) on array 'm' [96]  (2.77 ns)

 <State 18>: 2.77ns
The critical path consists of the following:
	'load' operation ('m_load_4', fips202.c:29->fips202.c:380) on array 'm' [104]  (2.77 ns)

 <State 19>: 2.77ns
The critical path consists of the following:
	'load' operation ('m_load_6', fips202.c:29->fips202.c:380) on array 'm' [112]  (2.77 ns)

 <State 20>: 6.78ns
The critical path consists of the following:
	'load' operation ('m_load_8', fips202.c:29->fips202.c:380) on array 'm' [120]  (2.77 ns)
	'xor' operation ('tmp_4', fips202.c:380) [128]  (1.24 ns)
	'store' operation (fips202.c:380) of variable 'tmp_4', fips202.c:380 on array 's' [129]  (2.77 ns)

 <State 21>: 3ns
The critical path consists of the following:
	'add' operation ('mlen', fips202.c:377) [133]  (3 ns)

 <State 22>: 4.58ns
The critical path consists of the following:
	'phi' operation ('i_2', fips202.c:387) with incoming values : ('tmp_14_1', fips202.c:387) [141]  (0 ns)
	'add' operation ('sum9', fips202.c:388) [148]  (1.81 ns)
	'getelementptr' operation ('m_addr', fips202.c:388) [150]  (0 ns)
	'load' operation ('m_load', fips202.c:388) on array 'm' [151]  (2.77 ns)

 <State 23>: 5.54ns
The critical path consists of the following:
	'load' operation ('m_load', fips202.c:388) on array 'm' [151]  (2.77 ns)
	'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't', fips202.c:370 [153]  (2.77 ns)

 <State 24>: 5.54ns
The critical path consists of the following:
	'load' operation ('m_load_1', fips202.c:388) on array 'm' [163]  (2.77 ns)
	'store' operation (fips202.c:388) of variable 'm_load_1', fips202.c:388 on array 't', fips202.c:370 [165]  (2.77 ns)

 <State 25>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('t_addr_2', fips202.c:390) [169]  (0 ns)
	'store' operation (fips202.c:390) of constant 6 on array 't', fips202.c:370 [170]  (2.77 ns)

 <State 26>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('t_addr_3', fips202.c:391) [171]  (0 ns)
	'load' operation ('t_load', fips202.c:391) on array 't', fips202.c:370 [172]  (2.77 ns)

 <State 27>: 5.54ns
The critical path consists of the following:
	'load' operation ('t_load', fips202.c:391) on array 't', fips202.c:370 [172]  (2.77 ns)
	'or' operation ('tmp_5', fips202.c:391) [173]  (0 ns)
	'store' operation (fips202.c:391) of variable 'tmp_5', fips202.c:391 on array 't', fips202.c:370 [174]  (2.77 ns)

 <State 28>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i_s', fips202.c:393) with incoming values : ('i_7_1', fips202.c:393) [177]  (0 ns)
	'getelementptr' operation ('t_addr_5', fips202.c:29->fips202.c:394) [186]  (0 ns)
	'load' operation ('t_load_1', fips202.c:29->fips202.c:394) on array 't', fips202.c:370 [187]  (2.77 ns)

 <State 29>: 2.77ns
The critical path consists of the following:
	'load' operation ('t_load_1', fips202.c:29->fips202.c:394) on array 't', fips202.c:370 [187]  (2.77 ns)

 <State 30>: 2.77ns
The critical path consists of the following:
	'load' operation ('t_load_3', fips202.c:29->fips202.c:394) on array 't', fips202.c:370 [195]  (2.77 ns)

 <State 31>: 2.77ns
The critical path consists of the following:
	'load' operation ('t_load_5', fips202.c:29->fips202.c:394) on array 't', fips202.c:370 [203]  (2.77 ns)

 <State 32>: 6.78ns
The critical path consists of the following:
	'load' operation ('t_load_7', fips202.c:29->fips202.c:394) on array 't', fips202.c:370 [211]  (2.77 ns)
	'xor' operation ('tmp_7', fips202.c:394) [219]  (1.24 ns)
	'store' operation (fips202.c:394) of variable 'tmp_7', fips202.c:394 on array 's' [220]  (2.77 ns)

 <State 33>: 2.77ns
The critical path consists of the following:
	'load' operation ('t_load_9', fips202.c:29->fips202.c:394) on array 't', fips202.c:370 [229]  (2.77 ns)

 <State 34>: 2.77ns
The critical path consists of the following:
	'load' operation ('t_load_11', fips202.c:29->fips202.c:394) on array 't', fips202.c:370 [237]  (2.77 ns)

 <State 35>: 2.77ns
The critical path consists of the following:
	'load' operation ('t_load_13', fips202.c:29->fips202.c:394) on array 't', fips202.c:370 [245]  (2.77 ns)

 <State 36>: 6.78ns
The critical path consists of the following:
	'load' operation ('t_load_15', fips202.c:29->fips202.c:394) on array 't', fips202.c:370 [253]  (2.77 ns)
	'xor' operation ('tmp_18_1', fips202.c:394) [261]  (1.24 ns)
	'store' operation (fips202.c:394) of variable 'tmp_18_1', fips202.c:394 on array 's' [262]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
