{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 10:50:51 2024 " "Info: Processing started: Sat Apr 20 10:50:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off register_4x -c register_4x --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register_4x -c register_4x --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PC " "Info: Assuming node \"PC\" is an undefined clock" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 592 384 552 608 "PC" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "IR1 " "Info: Assuming node \"IR1\" is an undefined clock" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 344 384 552 360 "IR1" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR " "Info: Assuming node \"CPR\" is an undefined clock" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 544 384 552 560 "CPR" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "IR0 " "Info: Assuming node \"IR0\" is an undefined clock" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 328 384 552 344 "IR0" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPACC " "Info: Assuming node \"CPACC\" is an undefined clock" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 216 384 552 232 "CPACC" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPACC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst8 " "Info: Detected gated clock \"inst8\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 384 824 888 432 "inst8" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst7 " "Info: Detected gated clock \"inst7\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 432 824 888 480 "inst7" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst10~2 " "Info: Detected gated clock \"inst10~2\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 288 824 888 336 "inst10" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst5 " "Info: Detected gated clock \"inst5\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 208 968 1032 256 "inst5" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst9 " "Info: Detected gated clock \"inst9\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 336 824 888 384 "inst9" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PC " "Info: No valid register-to-register data paths exist for clock \"PC\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "IR1 " "Info: No valid register-to-register data paths exist for clock \"IR1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR " "Info: No valid register-to-register data paths exist for clock \"CPR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "IR0 " "Info: No valid register-to-register data paths exist for clock \"IR0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPACC " "Info: No valid register-to-register data paths exist for clock \"CPACC\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst REGIN3 IR1 3.380 ns register " "Info: tsu for register \"register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst\" (data pin = \"REGIN3\", clock pin = \"IR1\") is 3.380 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.832 ns + Longest pin register " "Info: + Longest pin to register delay is 7.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns REGIN3 1 PIN PIN_116 4 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_116; Fanout = 4; PIN Node = 'REGIN3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGIN3 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 352 1040 1208 368 "REGIN3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.377 ns) + CELL(0.460 ns) 7.832 ns register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst 2 REG LCFF_X30_Y4_N1 2 " "Info: 2: + IC(6.377 ns) + CELL(0.460 ns) = 7.832 ns; Loc. = LCFF_X30_Y4_N1; Fanout = 2; REG Node = 'register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.837 ns" { REGIN3 register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.455 ns ( 18.58 % ) " "Info: Total cell delay = 1.455 ns ( 18.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.377 ns ( 81.42 % ) " "Info: Total interconnect delay = 6.377 ns ( 81.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.832 ns" { REGIN3 register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.832 ns" { REGIN3 {} REGIN3~combout {} register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 6.377ns } { 0.000ns 0.995ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR1 destination 4.412 ns - Shortest register " "Info: - Shortest clock path from clock \"IR1\" to destination register is 4.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns IR1 1 CLK PIN_130 4 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 4; CLK Node = 'IR1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR1 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 344 384 552 360 "IR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.612 ns) + CELL(0.370 ns) 2.132 ns inst7 2 COMB LCCOMB_X33_Y10_N6 1 " "Info: 2: + IC(0.612 ns) + CELL(0.370 ns) = 2.132 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 1; COMB Node = 'inst7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { IR1 inst7 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 432 824 888 480 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.000 ns) 2.819 ns inst7~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(0.687 ns) + CELL(0.000 ns) = 2.819 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst7~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { inst7 inst7~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 432 824 888 480 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.666 ns) 4.412 ns register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst 4 REG LCFF_X30_Y4_N1 2 " "Info: 4: + IC(0.927 ns) + CELL(0.666 ns) = 4.412 ns; Loc. = LCFF_X30_Y4_N1; Fanout = 2; REG Node = 'register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { inst7~clkctrl register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 49.55 % ) " "Info: Total cell delay = 2.186 ns ( 49.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.226 ns ( 50.45 % ) " "Info: Total interconnect delay = 2.226 ns ( 50.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.412 ns" { IR1 inst7 inst7~clkctrl register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.412 ns" { IR1 {} IR1~combout {} inst7 {} inst7~clkctrl {} register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 0.612ns 0.687ns 0.927ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.832 ns" { REGIN3 register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.832 ns" { REGIN3 {} REGIN3~combout {} register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 6.377ns } { 0.000ns 0.995ns 0.460ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.412 ns" { IR1 inst7 inst7~clkctrl register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.412 ns" { IR1 {} IR1~combout {} inst7 {} inst7~clkctrl {} register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 0.612ns 0.687ns 0.927ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "PC REGQ1_3 register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst 13.778 ns register " "Info: tco from clock \"PC\" to destination pin \"REGQ1_3\" through register \"register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst\" is 13.778 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PC source 5.938 ns + Longest register " "Info: + Longest clock path from clock \"PC\" to source register is 5.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns PC 1 CLK PIN_133 4 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_133; Fanout = 4; CLK Node = 'PC'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 592 384 552 608 "PC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.206 ns) 2.623 ns inst10~2 2 COMB LCCOMB_X33_Y10_N26 1 " "Info: 2: + IC(1.432 ns) + CELL(0.206 ns) = 2.623 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'inst10~2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { PC inst10~2 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 288 824 888 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.624 ns) 3.606 ns inst5 3 COMB LCCOMB_X33_Y10_N12 1 " "Info: 3: + IC(0.359 ns) + CELL(0.624 ns) = 3.606 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 1; COMB Node = 'inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { inst10~2 inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 208 968 1032 256 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.000 ns) 4.345 ns inst5~clkctrl 4 COMB CLKCTRL_G6 8 " "Info: 4: + IC(0.739 ns) + CELL(0.000 ns) = 4.345 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { inst5 inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 208 968 1032 256 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.666 ns) 5.938 ns register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst 5 REG LCFF_X31_Y4_N25 1 " "Info: 5: + IC(0.927 ns) + CELL(0.666 ns) = 5.938 ns; Loc. = LCFF_X31_Y4_N25; Fanout = 1; REG Node = 'register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { inst5~clkctrl register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.481 ns ( 41.78 % ) " "Info: Total cell delay = 2.481 ns ( 41.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.457 ns ( 58.22 % ) " "Info: Total interconnect delay = 3.457 ns ( 58.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.938 ns" { PC inst10~2 inst5 inst5~clkctrl register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.938 ns" { PC {} PC~combout {} inst10~2 {} inst5 {} inst5~clkctrl {} register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.432ns 0.359ns 0.739ns 0.927ns } { 0.000ns 0.985ns 0.206ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.536 ns + Longest register pin " "Info: + Longest register to pin delay is 7.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst 1 REG LCFF_X31_Y4_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y4_N25; Fanout = 1; REG Node = 'register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns mux4-8:inst6\|inst8~42 2 COMB LCCOMB_X31_Y4_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X31_Y4_N24; Fanout = 1; COMB Node = 'mux4-8:inst6\|inst8~42'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { register-8_with_CLR:R3|register-4_with_CLR:inst|inst mux4-8:inst6|inst8~42 } "NODE_NAME" } } { "mux4-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/mux4-8.bdf" { { 312 608 672 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.651 ns) 2.085 ns mux4-8:inst6\|inst8~43 3 COMB LCCOMB_X30_Y4_N2 1 " "Info: 3: + IC(1.041 ns) + CELL(0.651 ns) = 2.085 ns; Loc. = LCCOMB_X30_Y4_N2; Fanout = 1; COMB Node = 'mux4-8:inst6\|inst8~43'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { mux4-8:inst6|inst8~42 mux4-8:inst6|inst8~43 } "NODE_NAME" } } { "mux4-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/mux4-8.bdf" { { 312 608 672 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(3.276 ns) 7.536 ns REGQ1_3 4 PIN PIN_165 0 " "Info: 4: + IC(2.175 ns) + CELL(3.276 ns) = 7.536 ns; Loc. = PIN_165; Fanout = 0; PIN Node = 'REGQ1_3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.451 ns" { mux4-8:inst6|inst8~43 REGQ1_3 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 440 2312 2488 456 "REGQ1_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.320 ns ( 57.32 % ) " "Info: Total cell delay = 4.320 ns ( 57.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.216 ns ( 42.68 % ) " "Info: Total interconnect delay = 3.216 ns ( 42.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.536 ns" { register-8_with_CLR:R3|register-4_with_CLR:inst|inst mux4-8:inst6|inst8~42 mux4-8:inst6|inst8~43 REGQ1_3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.536 ns" { register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} mux4-8:inst6|inst8~42 {} mux4-8:inst6|inst8~43 {} REGQ1_3 {} } { 0.000ns 0.000ns 1.041ns 2.175ns } { 0.000ns 0.393ns 0.651ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.938 ns" { PC inst10~2 inst5 inst5~clkctrl register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.938 ns" { PC {} PC~combout {} inst10~2 {} inst5 {} inst5~clkctrl {} register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.432ns 0.359ns 0.739ns 0.927ns } { 0.000ns 0.985ns 0.206ns 0.624ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.536 ns" { register-8_with_CLR:R3|register-4_with_CLR:inst|inst mux4-8:inst6|inst8~42 mux4-8:inst6|inst8~43 REGQ1_3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.536 ns" { register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} mux4-8:inst6|inst8~42 {} mux4-8:inst6|inst8~43 {} REGQ1_3 {} } { 0.000ns 0.000ns 1.041ns 2.175ns } { 0.000ns 0.393ns 0.651ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "OUT_IR1 REGQ1_3 15.659 ns Longest " "Info: Longest tpd from source pin \"OUT_IR1\" to destination pin \"REGQ1_3\" is 15.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns OUT_IR1 1 PIN PIN_40 11 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_40; Fanout = 11; PIN Node = 'OUT_IR1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT_IR1 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 1008 384 552 1024 "OUT_IR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.880 ns) + CELL(0.651 ns) 8.516 ns mux4-8:inst6\|inst8~42 2 COMB LCCOMB_X31_Y4_N24 1 " "Info: 2: + IC(6.880 ns) + CELL(0.651 ns) = 8.516 ns; Loc. = LCCOMB_X31_Y4_N24; Fanout = 1; COMB Node = 'mux4-8:inst6\|inst8~42'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.531 ns" { OUT_IR1 mux4-8:inst6|inst8~42 } "NODE_NAME" } } { "mux4-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/mux4-8.bdf" { { 312 608 672 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.651 ns) 10.208 ns mux4-8:inst6\|inst8~43 3 COMB LCCOMB_X30_Y4_N2 1 " "Info: 3: + IC(1.041 ns) + CELL(0.651 ns) = 10.208 ns; Loc. = LCCOMB_X30_Y4_N2; Fanout = 1; COMB Node = 'mux4-8:inst6\|inst8~43'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { mux4-8:inst6|inst8~42 mux4-8:inst6|inst8~43 } "NODE_NAME" } } { "mux4-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/mux4-8.bdf" { { 312 608 672 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(3.276 ns) 15.659 ns REGQ1_3 4 PIN PIN_165 0 " "Info: 4: + IC(2.175 ns) + CELL(3.276 ns) = 15.659 ns; Loc. = PIN_165; Fanout = 0; PIN Node = 'REGQ1_3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.451 ns" { mux4-8:inst6|inst8~43 REGQ1_3 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 440 2312 2488 456 "REGQ1_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.563 ns ( 35.53 % ) " "Info: Total cell delay = 5.563 ns ( 35.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.096 ns ( 64.47 % ) " "Info: Total interconnect delay = 10.096 ns ( 64.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.659 ns" { OUT_IR1 mux4-8:inst6|inst8~42 mux4-8:inst6|inst8~43 REGQ1_3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.659 ns" { OUT_IR1 {} OUT_IR1~combout {} mux4-8:inst6|inst8~42 {} mux4-8:inst6|inst8~43 {} REGQ1_3 {} } { 0.000ns 0.000ns 6.880ns 1.041ns 2.175ns } { 0.000ns 0.985ns 0.651ns 0.651ns 3.276ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3 REGIN0 PC -0.333 ns register " "Info: th for register \"register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3\" (data pin = \"REGIN0\", clock pin = \"PC\") is -0.333 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PC destination 5.932 ns + Longest register " "Info: + Longest clock path from clock \"PC\" to destination register is 5.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns PC 1 CLK PIN_133 4 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_133; Fanout = 4; CLK Node = 'PC'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 592 384 552 608 "PC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.206 ns) 2.623 ns inst10~2 2 COMB LCCOMB_X33_Y10_N26 1 " "Info: 2: + IC(1.432 ns) + CELL(0.206 ns) = 2.623 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'inst10~2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { PC inst10~2 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 288 824 888 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.624 ns) 3.606 ns inst5 3 COMB LCCOMB_X33_Y10_N12 1 " "Info: 3: + IC(0.359 ns) + CELL(0.624 ns) = 3.606 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 1; COMB Node = 'inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { inst10~2 inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 208 968 1032 256 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.000 ns) 4.345 ns inst5~clkctrl 4 COMB CLKCTRL_G6 8 " "Info: 4: + IC(0.739 ns) + CELL(0.000 ns) = 4.345 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { inst5 inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 208 968 1032 256 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 5.932 ns register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3 5 REG LCFF_X1_Y2_N27 1 " "Info: 5: + IC(0.921 ns) + CELL(0.666 ns) = 5.932 ns; Loc. = LCFF_X1_Y2_N27; Fanout = 1; REG Node = 'register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst5~clkctrl register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.481 ns ( 41.82 % ) " "Info: Total cell delay = 2.481 ns ( 41.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.451 ns ( 58.18 % ) " "Info: Total interconnect delay = 3.451 ns ( 58.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.932 ns" { PC inst10~2 inst5 inst5~clkctrl register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.932 ns" { PC {} PC~combout {} inst10~2 {} inst5 {} inst5~clkctrl {} register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.432ns 0.359ns 0.739ns 0.921ns } { 0.000ns 0.985ns 0.206ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.571 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns REGIN0 1 PIN PIN_47 4 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_47; Fanout = 4; PIN Node = 'REGIN0'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGIN0 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 400 1040 1208 416 "REGIN0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.262 ns) + CELL(0.206 ns) 6.463 ns register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3~feeder 2 COMB LCCOMB_X1_Y2_N26 1 " "Info: 2: + IC(5.262 ns) + CELL(0.206 ns) = 6.463 ns; Loc. = LCCOMB_X1_Y2_N26; Fanout = 1; COMB Node = 'register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3~feeder'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.468 ns" { REGIN0 register-8_with_CLR:R3|register-4_with_CLR:inst|inst3~feeder } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.571 ns register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X1_Y2_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.571 ns; Loc. = LCFF_X1_Y2_N27; Fanout = 1; REG Node = 'register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:R3|register-4_with_CLR:inst|inst3~feeder register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.309 ns ( 19.92 % ) " "Info: Total cell delay = 1.309 ns ( 19.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.262 ns ( 80.08 % ) " "Info: Total interconnect delay = 5.262 ns ( 80.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.571 ns" { REGIN0 register-8_with_CLR:R3|register-4_with_CLR:inst|inst3~feeder register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.571 ns" { REGIN0 {} REGIN0~combout {} register-8_with_CLR:R3|register-4_with_CLR:inst|inst3~feeder {} register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 5.262ns 0.000ns } { 0.000ns 0.995ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.932 ns" { PC inst10~2 inst5 inst5~clkctrl register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.932 ns" { PC {} PC~combout {} inst10~2 {} inst5 {} inst5~clkctrl {} register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.432ns 0.359ns 0.739ns 0.921ns } { 0.000ns 0.985ns 0.206ns 0.624ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.571 ns" { REGIN0 register-8_with_CLR:R3|register-4_with_CLR:inst|inst3~feeder register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.571 ns" { REGIN0 {} REGIN0~combout {} register-8_with_CLR:R3|register-4_with_CLR:inst|inst3~feeder {} register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 5.262ns 0.000ns } { 0.000ns 0.995ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 10:50:51 2024 " "Info: Processing ended: Sat Apr 20 10:50:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
