{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733538725998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733538725998 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733538725998 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733538725998 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733538725998 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733538725998 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733538725998 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733538725998 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733538725998 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733538725998 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733538725998 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733538725998 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733538725998 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733538725998 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733538725998 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733538725998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  6 20:32:05 2024 " "Processing started: Fri Dec  6 20:32:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733538725998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733538725998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733538725999 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733538726570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733538727531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733538727531 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1733538727579 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1733538727579 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1733538730514 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733538731174 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733538731222 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733538732342 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733538732342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.668 " "Worst-case setup slack is -0.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538732344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538732344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.668              -0.708 iCLK  " "   -0.668              -0.708 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538732344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733538732344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.280 " "Worst-case hold slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538732591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538732591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 iCLK  " "    0.280               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538732591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733538732591 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733538732602 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733538732612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.628 " "Worst-case minimum pulse width slack is 9.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538732647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538732647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.628               0.000 iCLK  " "    9.628               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538732647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733538732647 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733538734811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733538734811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733538734811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733538734811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.716 ns " "Worst Case Available Settling Time: 36.716 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733538734811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733538734811 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733538734811 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.668 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.668" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735130 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733538735130 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.668 (VIOLATED) " "Path #1: Setup slack is -0.668 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM:instEXMEM\|dffg:\\G_ALU_Reg:31:ALUDFFGI\|s_Q " "To Node      : EX_MEM:instEXMEM\|dffg:\\G_ALU_Reg:31:ALUDFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.387      3.387  R        clock network delay " "     3.387      3.387  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.650      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     3.650      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.499      2.849 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "     6.499      2.849 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.284      0.785 RR    IC  instRegAddrMux\|\\G_NBit_MUX:0:MUXI\|o_o~0\|datad " "     7.284      0.785 RR    IC  instRegAddrMux\|\\G_NBit_MUX:0:MUXI\|o_o~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.439      0.155 RR  CELL  instRegAddrMux\|\\G_NBit_MUX:0:MUXI\|o_o~0\|combout " "     7.439      0.155 RR  CELL  instRegAddrMux\|\\G_NBit_MUX:0:MUXI\|o_o~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.641      0.202 RR    IC  instRegAddrMux\|\\G_NBit_MUX:0:MUXI\|o_o~1\|datad " "     7.641      0.202 RR    IC  instRegAddrMux\|\\G_NBit_MUX:0:MUXI\|o_o~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.796      0.155 RR  CELL  instRegAddrMux\|\\G_NBit_MUX:0:MUXI\|o_o~1\|combout " "     7.796      0.155 RR  CELL  instRegAddrMux\|\\G_NBit_MUX:0:MUXI\|o_o~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.573      0.777 RR    IC  instImmMux\|\\G_NBit_MUX:0:MUXI\|o_o~3\|datad " "     8.573      0.777 RR    IC  instImmMux\|\\G_NBit_MUX:0:MUXI\|o_o~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.728      0.155 RR  CELL  instImmMux\|\\G_NBit_MUX:0:MUXI\|o_o~3\|combout " "     8.728      0.155 RR  CELL  instImmMux\|\\G_NBit_MUX:0:MUXI\|o_o~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.444      0.716 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:0:FullAdderI\|or1\|o_f~0\|datad " "     9.444      0.716 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:0:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.599      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:0:FullAdderI\|or1\|o_f~0\|combout " "     9.599      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:0:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.826      0.227 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:1:FullAdderI\|or1\|o_f~0\|datad " "     9.826      0.227 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:1:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.981      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:1:FullAdderI\|or1\|o_f~0\|combout " "     9.981      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:1:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.210      0.229 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:2:FullAdderI\|or1\|o_f~0\|datad " "    10.210      0.229 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:2:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.365      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:2:FullAdderI\|or1\|o_f~0\|combout " "    10.365      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:2:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.589      0.224 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:3:FullAdderI\|or1\|o_f~0\|datac " "    10.589      0.224 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:3:FullAdderI\|or1\|o_f~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.876      0.287 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:3:FullAdderI\|or1\|o_f~0\|combout " "    10.876      0.287 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:3:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.104      0.228 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:4:FullAdderI\|or1\|o_f~0\|datad " "    11.104      0.228 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:4:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.259      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:4:FullAdderI\|or1\|o_f~0\|combout " "    11.259      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:4:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.486      0.227 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:5:FullAdderI\|or1\|o_f~0\|datad " "    11.486      0.227 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:5:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.641      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:5:FullAdderI\|or1\|o_f~0\|combout " "    11.641      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:5:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.869      0.228 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:6:FullAdderI\|or1\|o_f~0\|datad " "    11.869      0.228 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:6:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.024      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:6:FullAdderI\|or1\|o_f~0\|combout " "    12.024      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:6:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.250      0.226 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:7:FullAdderI\|or1\|o_f~0\|datad " "    12.250      0.226 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:7:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.405      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:7:FullAdderI\|or1\|o_f~0\|combout " "    12.405      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:7:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.632      0.227 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:8:FullAdderI\|or1\|o_f~0\|datad " "    12.632      0.227 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:8:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.787      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:8:FullAdderI\|or1\|o_f~0\|combout " "    12.787      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:8:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.013      0.226 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:9:FullAdderI\|or1\|o_f~0\|datac " "    13.013      0.226 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:9:FullAdderI\|or1\|o_f~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.300      0.287 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:9:FullAdderI\|or1\|o_f~0\|combout " "    13.300      0.287 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:9:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.526      0.226 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:10:FullAdderI\|or1\|o_f~0\|datad " "    13.526      0.226 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:10:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.681      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:10:FullAdderI\|or1\|o_f~0\|combout " "    13.681      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:10:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.905      0.224 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:11:FullAdderI\|or1\|o_f~0\|datac " "    13.905      0.224 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:11:FullAdderI\|or1\|o_f~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.192      0.287 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:11:FullAdderI\|or1\|o_f~0\|combout " "    14.192      0.287 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:11:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.418      0.226 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:12:FullAdderI\|or1\|o_f~0\|datad " "    14.418      0.226 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:12:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.573      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:12:FullAdderI\|or1\|o_f~0\|combout " "    14.573      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:12:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.996      0.423 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:13:FullAdderI\|or1\|o_f~0\|datad " "    14.996      0.423 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:13:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.151      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:13:FullAdderI\|or1\|o_f~0\|combout " "    15.151      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:13:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.380      0.229 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:14:FullAdderI\|or1\|o_f~0\|datad " "    15.380      0.229 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:14:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.535      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:14:FullAdderI\|or1\|o_f~0\|combout " "    15.535      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:14:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.761      0.226 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:15:FullAdderI\|or1\|o_f~0\|datad " "    15.761      0.226 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:15:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.916      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:15:FullAdderI\|or1\|o_f~0\|combout " "    15.916      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:15:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.127      0.211 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:16:FullAdderI\|or1\|o_f~0\|datad " "    16.127      0.211 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:16:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.282      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:16:FullAdderI\|or1\|o_f~0\|combout " "    16.282      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:16:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.493      0.211 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:17:FullAdderI\|or1\|o_f~0\|datad " "    16.493      0.211 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:17:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.648      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:17:FullAdderI\|or1\|o_f~0\|combout " "    16.648      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:17:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.858      0.210 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:18:FullAdderI\|or1\|o_f~0\|datad " "    16.858      0.210 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:18:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.013      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:18:FullAdderI\|or1\|o_f~0\|combout " "    17.013      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:18:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.439      0.426 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:19:FullAdderI\|or1\|o_f~0\|datad " "    17.439      0.426 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:19:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.594      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:19:FullAdderI\|or1\|o_f~0\|combout " "    17.594      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:19:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.822      0.228 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:20:FullAdderI\|or1\|o_f~0\|datad " "    17.822      0.228 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:20:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.977      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:20:FullAdderI\|or1\|o_f~0\|combout " "    17.977      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:20:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.205      0.228 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:21:FullAdderI\|or1\|o_f~0\|datad " "    18.205      0.228 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:21:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.360      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:21:FullAdderI\|or1\|o_f~0\|combout " "    18.360      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:21:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.588      0.228 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:22:FullAdderI\|or1\|o_f~0\|datad " "    18.588      0.228 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:22:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.743      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:22:FullAdderI\|or1\|o_f~0\|combout " "    18.743      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:22:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.969      0.226 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:23:FullAdderI\|or1\|o_f~0\|datad " "    18.969      0.226 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:23:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.124      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:23:FullAdderI\|or1\|o_f~0\|combout " "    19.124      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:23:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.349      0.225 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:24:FullAdderI\|or1\|o_f~0\|datac " "    19.349      0.225 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:24:FullAdderI\|or1\|o_f~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.636      0.287 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:24:FullAdderI\|or1\|o_f~0\|combout " "    19.636      0.287 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:24:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.863      0.227 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:25:FullAdderI\|or1\|o_f~0\|datad " "    19.863      0.227 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:25:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.018      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:25:FullAdderI\|or1\|o_f~0\|combout " "    20.018      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:25:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.245      0.227 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:26:FullAdderI\|or1\|o_f~0\|datad " "    20.245      0.227 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:26:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.400      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:26:FullAdderI\|or1\|o_f~0\|combout " "    20.400      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:26:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.628      0.228 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:27:FullAdderI\|or1\|o_f~0\|datad " "    20.628      0.228 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:27:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.783      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:27:FullAdderI\|or1\|o_f~0\|combout " "    20.783      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:27:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.011      0.228 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:28:FullAdderI\|or1\|o_f~0\|datac " "    21.011      0.228 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:28:FullAdderI\|or1\|o_f~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.298      0.287 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:28:FullAdderI\|or1\|o_f~0\|combout " "    21.298      0.287 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:28:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.524      0.226 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:29:FullAdderI\|or1\|o_f~0\|datad " "    21.524      0.226 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:29:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.679      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:29:FullAdderI\|or1\|o_f~0\|combout " "    21.679      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:29:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.906      0.227 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:30:FullAdderI\|or1\|o_f~0\|datad " "    21.906      0.227 RR    IC  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:30:FullAdderI\|or1\|o_f~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.061      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:30:FullAdderI\|or1\|o_f~0\|combout " "    22.061      0.155 RR  CELL  instALU\|instAdderSub\|instFullAdders\|\\G_NBit_FullAdder:30:FullAdderI\|or1\|o_f~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.286      0.225 RR    IC  instALU\|instOutputMux\|\\G_NBit_MUX:31:MUXI\|o_O~11\|datac " "    22.286      0.225 RR    IC  instALU\|instOutputMux\|\\G_NBit_MUX:31:MUXI\|o_O~11\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.556      0.270 RF  CELL  instALU\|instOutputMux\|\\G_NBit_MUX:31:MUXI\|o_O~11\|combout " "    22.556      0.270 RF  CELL  instALU\|instOutputMux\|\\G_NBit_MUX:31:MUXI\|o_O~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.790      0.234 FF    IC  instALU\|instOutputMux\|\\G_NBit_MUX:31:MUXI\|o_O~12\|datac " "    22.790      0.234 FF    IC  instALU\|instOutputMux\|\\G_NBit_MUX:31:MUXI\|o_O~12\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.070      0.280 FF  CELL  instALU\|instOutputMux\|\\G_NBit_MUX:31:MUXI\|o_O~12\|combout " "    23.070      0.280 FF  CELL  instALU\|instOutputMux\|\\G_NBit_MUX:31:MUXI\|o_O~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.296      0.226 FF    IC  instALU\|instOutputMux\|\\G_NBit_MUX:31:MUXI\|o_O~13\|datad " "    23.296      0.226 FF    IC  instALU\|instOutputMux\|\\G_NBit_MUX:31:MUXI\|o_O~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.421      0.125 FF  CELL  instALU\|instOutputMux\|\\G_NBit_MUX:31:MUXI\|o_O~13\|combout " "    23.421      0.125 FF  CELL  instALU\|instOutputMux\|\\G_NBit_MUX:31:MUXI\|o_O~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.655      0.234 FF    IC  instALU\|instOutputMux\|\\G_NBit_MUX:31:MUXI\|o_O~14\|datac " "    23.655      0.234 FF    IC  instALU\|instOutputMux\|\\G_NBit_MUX:31:MUXI\|o_O~14\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.936      0.281 FF  CELL  instALU\|instOutputMux\|\\G_NBit_MUX:31:MUXI\|o_O~14\|combout " "    23.936      0.281 FF  CELL  instALU\|instOutputMux\|\\G_NBit_MUX:31:MUXI\|o_O~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.936      0.000 FF    IC  instEXMEM\|\\G_ALU_Reg:31:ALUDFFGI\|s_Q\|d " "    23.936      0.000 FF    IC  instEXMEM\|\\G_ALU_Reg:31:ALUDFFGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.040      0.104 FF  CELL  EX_MEM:instEXMEM\|dffg:\\G_ALU_Reg:31:ALUDFFGI\|s_Q " "    24.040      0.104 FF  CELL  EX_MEM:instEXMEM\|dffg:\\G_ALU_Reg:31:ALUDFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.342      3.342  R        clock network delay " "    23.342      3.342  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.374      0.032           clock pessimism removed " "    23.374      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.354     -0.020           clock uncertainty " "    23.354     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.372      0.018     uTsu  EX_MEM:instEXMEM\|dffg:\\G_ALU_Reg:31:ALUDFFGI\|s_Q " "    23.372      0.018     uTsu  EX_MEM:instEXMEM\|dffg:\\G_ALU_Reg:31:ALUDFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.040 " "Data Arrival Time  :    24.040" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.372 " "Data Required Time :    23.372" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.668 (VIOLATED) " "Slack              :    -0.668 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735132 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733538735132 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.280 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.280" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735615 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733538735615 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.280  " "Path #1: Hold slack is 0.280 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM:instEXMEM\|dffg:\\G_B_Reg:19:BDFFGI\|s_Q " "From Node    : EX_MEM:instEXMEM\|dffg:\\G_B_Reg:19:BDFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.927      2.927  R        clock network delay " "     2.927      2.927  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.159      0.232     uTco  EX_MEM:instEXMEM\|dffg:\\G_B_Reg:19:BDFFGI\|s_Q " "     3.159      0.232     uTco  EX_MEM:instEXMEM\|dffg:\\G_B_Reg:19:BDFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.159      0.000 RR  CELL  instEXMEM\|\\G_B_Reg:19:BDFFGI\|s_Q\|q " "     3.159      0.000 RR  CELL  instEXMEM\|\\G_B_Reg:19:BDFFGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.806      0.647 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a16\|portadatain\[3\] " "     3.806      0.647 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a16\|portadatain\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.878      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0 " "     3.878      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.408      3.408  R        clock network delay " "     3.408      3.408  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.376     -0.032           clock pessimism removed " "     3.376     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.376      0.000           clock uncertainty " "     3.376      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.598      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0 " "     3.598      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.878 " "Data Arrival Time  :     3.878" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.598 " "Data Required Time :     3.598" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.280  " "Slack              :     0.280 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538735616 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733538735616 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733538735617 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733538735728 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733538740157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.932 " "Worst-case setup slack is 0.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538742523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538742523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.932               0.000 iCLK  " "    0.932               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538742523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733538742523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.285 " "Worst-case hold slack is 0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538742832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538742832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 iCLK  " "    0.285               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538742832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733538742832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733538742836 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733538742840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.647 " "Worst-case minimum pulse width slack is 9.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538742875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538742875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.647               0.000 iCLK  " "    9.647               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538742875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733538742875 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733538744415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733538744415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733538744415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733538744415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.977 ns " "Worst Case Available Settling Time: 36.977 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733538744415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733538744415 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733538744415 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.932 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.932" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744624 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733538744624 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.932  " "Path #1: Setup slack is 0.932 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : RegisterFile:instRegisterFile\|dffg_n:\\registerlist:16:regi\|dffg:\\G1:13:flipflop\|s_Q " "From Node    : RegisterFile:instRegisterFile\|dffg_n:\\registerlist:16:regi\|dffg:\\G1:13:flipflop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : dffg_n:instPC\|dffg:\\G1:21:flipflop\|s_Q " "To Node      : dffg_n:instPC\|dffg:\\G1:21:flipflop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.830      2.830  F        clock network delay " "    12.830      2.830  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.043      0.213     uTco  RegisterFile:instRegisterFile\|dffg_n:\\registerlist:16:regi\|dffg:\\G1:13:flipflop\|s_Q " "    13.043      0.213     uTco  RegisterFile:instRegisterFile\|dffg_n:\\registerlist:16:regi\|dffg:\\G1:13:flipflop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.043      0.000 RR  CELL  instRegisterFile\|\\registerlist:16:regi\|\\G1:13:flipflop\|s_Q\|q " "    13.043      0.000 RR  CELL  instRegisterFile\|\\registerlist:16:regi\|\\G1:13:flipflop\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.275      0.232 RR    IC  instRegisterFile\|read1\|Mux18~6\|datad " "    13.275      0.232 RR    IC  instRegisterFile\|read1\|Mux18~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.419      0.144 RR  CELL  instRegisterFile\|read1\|Mux18~6\|combout " "    13.419      0.144 RR  CELL  instRegisterFile\|read1\|Mux18~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.093      0.674 RR    IC  instRegisterFile\|read1\|Mux18~7\|datad " "    14.093      0.674 RR    IC  instRegisterFile\|read1\|Mux18~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.237      0.144 RR  CELL  instRegisterFile\|read1\|Mux18~7\|combout " "    14.237      0.144 RR  CELL  instRegisterFile\|read1\|Mux18~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.421      0.184 RR    IC  instRegisterFile\|read1\|Mux18~8\|datac " "    14.421      0.184 RR    IC  instRegisterFile\|read1\|Mux18~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.686      0.265 RR  CELL  instRegisterFile\|read1\|Mux18~8\|combout " "    14.686      0.265 RR  CELL  instRegisterFile\|read1\|Mux18~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.498      0.812 RR    IC  instRegisterFile\|read1\|Mux18~11\|datac " "    15.498      0.812 RR    IC  instRegisterFile\|read1\|Mux18~11\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.763      0.265 RR  CELL  instRegisterFile\|read1\|Mux18~11\|combout " "    15.763      0.265 RR  CELL  instRegisterFile\|read1\|Mux18~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.953      0.190 RR    IC  instRegisterFile\|read1\|Mux18~16\|datad " "    15.953      0.190 RR    IC  instRegisterFile\|read1\|Mux18~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.097      0.144 RR  CELL  instRegisterFile\|read1\|Mux18~16\|combout " "    16.097      0.144 RR  CELL  instRegisterFile\|read1\|Mux18~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.033      0.936 RR    IC  instRegisterFile\|read1\|Mux18~19\|datad " "    17.033      0.936 RR    IC  instRegisterFile\|read1\|Mux18~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.177      0.144 RR  CELL  instRegisterFile\|read1\|Mux18~19\|combout " "    17.177      0.144 RR  CELL  instRegisterFile\|read1\|Mux18~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.591      0.414 RR    IC  instFetchUnit\|zero_detector\|ouput_or\|o_f~7\|dataa " "    17.591      0.414 RR    IC  instFetchUnit\|zero_detector\|ouput_or\|o_f~7\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.971      0.380 RR  CELL  instFetchUnit\|zero_detector\|ouput_or\|o_f~7\|combout " "    17.971      0.380 RR  CELL  instFetchUnit\|zero_detector\|ouput_or\|o_f~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.190      0.219 RR    IC  instFetchUnit\|zero_detector\|ouput_or\|o_f~9\|dataa " "    18.190      0.219 RR    IC  instFetchUnit\|zero_detector\|ouput_or\|o_f~9\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.570      0.380 RR  CELL  instFetchUnit\|zero_detector\|ouput_or\|o_f~9\|combout " "    18.570      0.380 RR  CELL  instFetchUnit\|zero_detector\|ouput_or\|o_f~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.002      0.432 RR    IC  instFetchUnit\|s_toBranch~9\|datab " "    19.002      0.432 RR    IC  instFetchUnit\|s_toBranch~9\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.383      0.381 RR  CELL  instFetchUnit\|s_toBranch~9\|combout " "    19.383      0.381 RR  CELL  instFetchUnit\|s_toBranch~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.571      0.188 RR    IC  instFetchUnit\|s_toBranch\|datad " "    19.571      0.188 RR    IC  instFetchUnit\|s_toBranch\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.715      0.144 RR  CELL  instFetchUnit\|s_toBranch\|combout " "    19.715      0.144 RR  CELL  instFetchUnit\|s_toBranch\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.427      0.712 RR    IC  instRSTPC\|\\G_NBit_MUX:3:MUXI\|o_o~0\|datad " "    20.427      0.712 RR    IC  instRSTPC\|\\G_NBit_MUX:3:MUXI\|o_o~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.571      0.144 RR  CELL  instRSTPC\|\\G_NBit_MUX:3:MUXI\|o_o~0\|combout " "    20.571      0.144 RR  CELL  instRSTPC\|\\G_NBit_MUX:3:MUXI\|o_o~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.211      0.640 RR    IC  instRSTPC\|\\G_NBit_MUX:21:MUXI\|o_o~0\|datad " "    21.211      0.640 RR    IC  instRSTPC\|\\G_NBit_MUX:21:MUXI\|o_o~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.355      0.144 RR  CELL  instRSTPC\|\\G_NBit_MUX:21:MUXI\|o_o~0\|combout " "    21.355      0.144 RR  CELL  instRSTPC\|\\G_NBit_MUX:21:MUXI\|o_o~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.545      0.190 RR    IC  instRSTPC\|\\G_NBit_MUX:21:MUXI\|o_o~1\|datad " "    21.545      0.190 RR    IC  instRSTPC\|\\G_NBit_MUX:21:MUXI\|o_o~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.689      0.144 RR  CELL  instRSTPC\|\\G_NBit_MUX:21:MUXI\|o_o~1\|combout " "    21.689      0.144 RR  CELL  instRSTPC\|\\G_NBit_MUX:21:MUXI\|o_o~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.876      0.187 RR    IC  instRSTPC\|\\G_NBit_MUX:21:MUXI\|o_o~2\|datad " "    21.876      0.187 RR    IC  instRSTPC\|\\G_NBit_MUX:21:MUXI\|o_o~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.020      0.144 RR  CELL  instRSTPC\|\\G_NBit_MUX:21:MUXI\|o_o~2\|combout " "    22.020      0.144 RR  CELL  instRSTPC\|\\G_NBit_MUX:21:MUXI\|o_o~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.020      0.000 RR    IC  instPC\|\\G1:21:flipflop\|s_Q\|d " "    22.020      0.000 RR    IC  instPC\|\\G1:21:flipflop\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.100      0.080 RR  CELL  dffg_n:instPC\|dffg:\\G1:21:flipflop\|s_Q " "    22.100      0.080 RR  CELL  dffg_n:instPC\|dffg:\\G1:21:flipflop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.005      3.005  R        clock network delay " "    23.005      3.005  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.033      0.028           clock pessimism removed " "    23.033      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.013     -0.020           clock uncertainty " "    23.013     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.032      0.019     uTsu  dffg_n:instPC\|dffg:\\G1:21:flipflop\|s_Q " "    23.032      0.019     uTsu  dffg_n:instPC\|dffg:\\G1:21:flipflop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.100 " "Data Arrival Time  :    22.100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.032 " "Data Required Time :    23.032" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.932  " "Slack              :     0.932 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744625 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733538744625 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.285 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.285" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733538744934 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.285  " "Path #1: Hold slack is 0.285 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM:instEXMEM\|dffg:\\G_B_Reg:19:BDFFGI\|s_Q " "From Node    : EX_MEM:instEXMEM\|dffg:\\G_B_Reg:19:BDFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.656      2.656  R        clock network delay " "     2.656      2.656  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.869      0.213     uTco  EX_MEM:instEXMEM\|dffg:\\G_B_Reg:19:BDFFGI\|s_Q " "     2.869      0.213     uTco  EX_MEM:instEXMEM\|dffg:\\G_B_Reg:19:BDFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.869      0.000 FF  CELL  instEXMEM\|\\G_B_Reg:19:BDFFGI\|s_Q\|q " "     2.869      0.000 FF  CELL  instEXMEM\|\\G_B_Reg:19:BDFFGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.464      0.595 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a16\|portadatain\[3\] " "     3.464      0.595 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a16\|portadatain\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.543      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0 " "     3.543      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.085      3.085  R        clock network delay " "     3.085      3.085  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.057     -0.028           clock pessimism removed " "     3.057     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.057      0.000           clock uncertainty " "     3.057      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.258      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0 " "     3.258      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.543 " "Data Arrival Time  :     3.543" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.258 " "Data Required Time :     3.258" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.285  " "Slack              :     0.285 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538744934 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733538744934 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733538744936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.635 " "Worst-case setup slack is 4.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538746366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538746366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.635               0.000 iCLK  " "    4.635               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538746366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733538746366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.096 " "Worst-case hold slack is 0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538746584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538746584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 iCLK  " "    0.096               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538746584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733538746584 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733538746589 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733538746595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.373 " "Worst-case minimum pulse width slack is 9.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538746630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538746630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.373               0.000 iCLK  " "    9.373               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733538746630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733538746630 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733538748212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733538748212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733538748212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733538748212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.352 ns " "Worst Case Available Settling Time: 38.352 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733538748212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733538748212 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733538748212 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.635 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.635" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733538748428 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.635  " "Path #1: Setup slack is 4.635 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : RegisterFile:instRegisterFile\|dffg_n:\\registerlist:16:regi\|dffg:\\G1:13:flipflop\|s_Q " "From Node    : RegisterFile:instRegisterFile\|dffg_n:\\registerlist:16:regi\|dffg:\\G1:13:flipflop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : dffg_n:instPC\|dffg:\\G1:4:flipflop\|s_Q " "To Node      : dffg_n:instPC\|dffg:\\G1:4:flipflop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.008      2.008  F        clock network delay " "    12.008      2.008  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.113      0.105     uTco  RegisterFile:instRegisterFile\|dffg_n:\\registerlist:16:regi\|dffg:\\G1:13:flipflop\|s_Q " "    12.113      0.105     uTco  RegisterFile:instRegisterFile\|dffg_n:\\registerlist:16:regi\|dffg:\\G1:13:flipflop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.113      0.000 FF  CELL  instRegisterFile\|\\registerlist:16:regi\|\\G1:13:flipflop\|s_Q\|q " "    12.113      0.000 FF  CELL  instRegisterFile\|\\registerlist:16:regi\|\\G1:13:flipflop\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.266      0.153 FF    IC  instRegisterFile\|read1\|Mux18~6\|datad " "    12.266      0.153 FF    IC  instRegisterFile\|read1\|Mux18~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.329      0.063 FF  CELL  instRegisterFile\|read1\|Mux18~6\|combout " "    12.329      0.063 FF  CELL  instRegisterFile\|read1\|Mux18~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.713      0.384 FF    IC  instRegisterFile\|read1\|Mux18~7\|datad " "    12.713      0.384 FF    IC  instRegisterFile\|read1\|Mux18~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.776      0.063 FF  CELL  instRegisterFile\|read1\|Mux18~7\|combout " "    12.776      0.063 FF  CELL  instRegisterFile\|read1\|Mux18~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.887      0.111 FF    IC  instRegisterFile\|read1\|Mux18~8\|datac " "    12.887      0.111 FF    IC  instRegisterFile\|read1\|Mux18~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.020      0.133 FF  CELL  instRegisterFile\|read1\|Mux18~8\|combout " "    13.020      0.133 FF  CELL  instRegisterFile\|read1\|Mux18~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.456      0.436 FF    IC  instRegisterFile\|read1\|Mux18~11\|datac " "    13.456      0.436 FF    IC  instRegisterFile\|read1\|Mux18~11\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.589      0.133 FF  CELL  instRegisterFile\|read1\|Mux18~11\|combout " "    13.589      0.133 FF  CELL  instRegisterFile\|read1\|Mux18~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.699      0.110 FF    IC  instRegisterFile\|read1\|Mux18~16\|datad " "    13.699      0.110 FF    IC  instRegisterFile\|read1\|Mux18~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.762      0.063 FF  CELL  instRegisterFile\|read1\|Mux18~16\|combout " "    13.762      0.063 FF  CELL  instRegisterFile\|read1\|Mux18~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.286      0.524 FF    IC  instRegisterFile\|read1\|Mux18~19\|datad " "    14.286      0.524 FF    IC  instRegisterFile\|read1\|Mux18~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.349      0.063 FF  CELL  instRegisterFile\|read1\|Mux18~19\|combout " "    14.349      0.063 FF  CELL  instRegisterFile\|read1\|Mux18~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.584      0.235 FF    IC  instFetchUnit\|zero_detector\|ouput_or\|o_f~7\|dataa " "    14.584      0.235 FF    IC  instFetchUnit\|zero_detector\|ouput_or\|o_f~7\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.777      0.193 FF  CELL  instFetchUnit\|zero_detector\|ouput_or\|o_f~7\|combout " "    14.777      0.193 FF  CELL  instFetchUnit\|zero_detector\|ouput_or\|o_f~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.914      0.137 FF    IC  instFetchUnit\|zero_detector\|ouput_or\|o_f~9\|dataa " "    14.914      0.137 FF    IC  instFetchUnit\|zero_detector\|ouput_or\|o_f~9\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.107      0.193 FF  CELL  instFetchUnit\|zero_detector\|ouput_or\|o_f~9\|combout " "    15.107      0.193 FF  CELL  instFetchUnit\|zero_detector\|ouput_or\|o_f~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.432      0.325 FF    IC  instFetchUnit\|zero_detector\|ouput_or\|o_f~20\|dataa " "    15.432      0.325 FF    IC  instFetchUnit\|zero_detector\|ouput_or\|o_f~20\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.625      0.193 FF  CELL  instFetchUnit\|zero_detector\|ouput_or\|o_f~20\|combout " "    15.625      0.193 FF  CELL  instFetchUnit\|zero_detector\|ouput_or\|o_f~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.739      0.114 FF    IC  instPC\|\\G1:11:flipflop\|s_Q~1\|datad " "    15.739      0.114 FF    IC  instPC\|\\G1:11:flipflop\|s_Q~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.802      0.063 FF  CELL  instPC\|\\G1:11:flipflop\|s_Q~1\|combout " "    15.802      0.063 FF  CELL  instPC\|\\G1:11:flipflop\|s_Q~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.813      1.011 FF    IC  instRSTPC\|\\G_NBit_MUX:4:MUXI\|o_o~2\|datad " "    16.813      1.011 FF    IC  instRSTPC\|\\G_NBit_MUX:4:MUXI\|o_o~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.876      0.063 FF  CELL  instRSTPC\|\\G_NBit_MUX:4:MUXI\|o_o~2\|combout " "    16.876      0.063 FF  CELL  instRSTPC\|\\G_NBit_MUX:4:MUXI\|o_o~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.986      0.110 FF    IC  instRSTPC\|\\G_NBit_MUX:4:MUXI\|o_o~3\|datad " "    16.986      0.110 FF    IC  instRSTPC\|\\G_NBit_MUX:4:MUXI\|o_o~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.049      0.063 FF  CELL  instRSTPC\|\\G_NBit_MUX:4:MUXI\|o_o~3\|combout " "    17.049      0.063 FF  CELL  instRSTPC\|\\G_NBit_MUX:4:MUXI\|o_o~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.049      0.000 FF    IC  instPC\|\\G1:4:flipflop\|s_Q\|d " "    17.049      0.000 FF    IC  instPC\|\\G1:4:flipflop\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.099      0.050 FF  CELL  dffg_n:instPC\|dffg:\\G1:4:flipflop\|s_Q " "    17.099      0.050 FF  CELL  dffg_n:instPC\|dffg:\\G1:4:flipflop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.743      1.743  R        clock network delay " "    21.743      1.743  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.747      0.004           clock pessimism removed " "    21.747      0.004           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.727     -0.020           clock uncertainty " "    21.727     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.734      0.007     uTsu  dffg_n:instPC\|dffg:\\G1:4:flipflop\|s_Q " "    21.734      0.007     uTsu  dffg_n:instPC\|dffg:\\G1:4:flipflop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.099 " "Data Arrival Time  :    17.099" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.734 " "Data Required Time :    21.734" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.635  " "Slack              :     4.635 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748428 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733538748428 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.096 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.096" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748726 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733538748726 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.096  " "Path #1: Hold slack is 0.096 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM:instEXMEM\|dffg:\\G_B_Reg:19:BDFFGI\|s_Q " "From Node    : EX_MEM:instEXMEM\|dffg:\\G_B_Reg:19:BDFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.541      1.541  R        clock network delay " "     1.541      1.541  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.646      0.105     uTco  EX_MEM:instEXMEM\|dffg:\\G_B_Reg:19:BDFFGI\|s_Q " "     1.646      0.105     uTco  EX_MEM:instEXMEM\|dffg:\\G_B_Reg:19:BDFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.646      0.000 RR  CELL  instEXMEM\|\\G_B_Reg:19:BDFFGI\|s_Q\|q " "     1.646      0.000 RR  CELL  instEXMEM\|\\G_B_Reg:19:BDFFGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.940      0.294 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a16\|portadatain\[3\] " "     1.940      0.294 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a16\|portadatain\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.976      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0 " "     1.976      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.796      1.796  R        clock network delay " "     1.796      1.796  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.776     -0.020           clock pessimism removed " "     1.776     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.776      0.000           clock uncertainty " "     1.776      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.880      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0 " "     1.880      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.976 " "Data Arrival Time  :     1.976" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.880 " "Data Required Time :     1.880" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.096  " "Slack              :     0.096 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1733538748727 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733538748727 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733538751991 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733538754794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1309 " "Peak virtual memory: 1309 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733538755144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  6 20:32:35 2024 " "Processing ended: Fri Dec  6 20:32:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733538755144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733538755144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733538755144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733538755144 ""}
