// Seed: 4239974314
`define pp_13 0
`timescale 1ps / 1 ps `timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    output id_3,
    input logic id_4,
    inout id_5,
    output logic id_6,
    output id_7,
    input reg id_8,
    input id_9,
    output logic id_10,
    input logic id_11,
    input logic id_12
);
  initial begin
    id_7 <= id_8;
    if (id_5) if (id_4) id_7 <= {id_5};
  end
endmodule
