;/****************************************************************************
;/
;/    Copyright 1995. All Rights Reserved by:
;/    
;/        CIRRUS LOGIC Inc
;/        3100 West Warren Ave
;/        Fremont, CA. 94538
;/        (510) 623-8300
;/
;/
;/    This document contains material confidential to CIRRUS LOGIC its 
;/    contents must not be revealed, used or disclosed to anyone or 
;/    company with out written permission by CIRRUS LOGIC.  
;/    The information contained herein is solely for the use of CIRRUS LOGIC.
;/
;/    File:  pwrup_h.s
;/
;/    Module Version: ACU 1.00
;/
;/    Function:  This file contains the power up and stack initialization 
;/               routine for the ARM Risk Machine.
;/
;/    Product:  ACU 
;/
;/    History:
;/
;/         Created:  06/20/95
;/
;/         ---------------------------------------------------------
;/         -              Modifications            -
;/         ---------------------------------------------------------
;/
;/         Author & Date: CIRRUS LOGIC
;/         Description:
;/         Reason:
;/
;/****************************************************************************

RAMBase         EQU     &00060000

;/***************************************************************************/
;*                               ARM Constants                               *
;/***************************************************************************/

;       ROM VECTORS

ResetV                  EQU     0
UndefInstrV             EQU     4
SWIV                    EQU     8
PrefAbortV              EQU     &c
DataAbortV              EQU     &10
AddrExceptV             EQU     &14
IRQV                    EQU     &18
FIQV                    EQU     &1c
ErrorV                  EQU     &20
LastV                   EQU     &24

User26Mode              EQU     &0
FIQ26Mode               EQU     &1
IRQ26Mode               EQU     &2
SVC26Mode               EQU     &3

User32Mode              EQU     &10
FIQ32Mode               EQU     &11
IRQ32Mode               EQU     &12
SVC32Mode               EQU     &13
Abort32Mode             EQU     &17
Undef32Mode             EQU     &1b
Mask32Mode              EQU     &1f

PSR_32Bit               EQU     &10
ModeMask                EQU     &0000001f 
SubModeMask             EQU     &0000000f 
NoInt                   EQU     &000000c0
IFConfig                EQU     &000000d0
CCMask                  EQU     &f0000000

;***************************************************************************
;*                              Memory Layout                              *
;***************************************************************************

;mrm4696
;mrm72496
;callerid reset problem
;IRQStackBase            EQU      &ff8340

IRQStackBase            EQU      &ff8300

FIQStackBase            EQU      &ff83c0
SVCStackBase            EQU      &ff8340

;shd 5/9/96 for pnp
UserStack               EQU     &ff8000                ;ff7ffc
Defaultstacksize        EQU     &1000                  ;4KB, see rtstand.s
TopOFMEmory             EQU     &ff0000
;***************************************************************************
;*                              MMU constants                              *
;***************************************************************************

MMUCP                   CP      15

MMUIDReg                CN      0
MMUControlReg           CN      1

Config32Bit             EQU     &10 + &20 ; mmu, idc, wb off, 32 bit prog/data, little endian






;***************************************************************************
;*                              Musket Specific                            *
;***************************************************************************

IrqLocation              EQU       &18  
FiqLocation              EQU       &1C



;***************************************************************************
;                             CONTROL REGISTERS                     *
;***************************************************************************


ChipSelectconfigurationRegZero          EQU       &FFFF00
ChipSelectconfigurationRegOne           EQU       &FFFF04
ChipSelectconfigurationRegTwo           EQU       &FFFF08
ChipSelectconfigurationRegThree         EQU       &FFFF0C
ChipSelectconfigurationRegFour          EQU       &FFFF10
ChipSelectconfigurationRegFive          EQU       &FFFF14
OnChipPeripConfigReg                    EQU       &FFFF18
BusControlAndStatusReg						 EQU		  &FFFF2C		
CacheConfigurationReg                   EQU       &FFFF30




ChipSelectconfigurationRegTwoVal        EQU       &091FFC50

;mrm51396 
;Changed the data memory chip select (CS3) wait state from zreo to one 


;ChipSelectconfigurationRegThreeVal      EQU       &FF1FF000
ChipSelectconfigurationRegThreeVal      EQU       &FF1FF010
ChipSelectconfigurationRegFourVal       EQU       &0A1FFC70
ChipSelectconfigurationRegFiveVal       EQU       &0B1FFC40


;set chip select one to zero wait state

ChipsSelOneMaskThreeWait           EQU    &30    
ChipsSelOneMaskOneWait             EQU    &10    
MaskChipOperMode						  EQU		&0000000F	
MaskChipWaitMode						  EQU		&FFFFFF0F	

;CACHE SETTINGS

BothCacheRamsAsCache          EQU       &03
ExternalWaitStateEnable			EQU		 &20

;************************************************************************
;                             PERIPHERAL
;************************************************************************
;On chip Peripheral config   
;Musket base address defines for all the on chip Peripherals

PeripheralBaseAddress         EQU       &FFC000




;mrm7996

GPIOStartLocation        EQU       PeripheralBaseAddress 
SoftUartStartLocation    EQU       PeripheralBaseAddress + &21C
SerUartStartLocation     EQU       PeripheralBaseAddress + &300
ParUartStartLocation     EQU       PeripheralBaseAddress + &400
HostIntfaceStartLocation EQU       PeripheralBaseAddress + &500

;shd 5/9/96
HostIntfaceStatusReg    EQU     PeripheralBaseAddress + &570  ;for pnp
LPRAMEN                 EQU     PeripheralBaseAddress + &574  ;for sleep mode

;****************************************************************
;GPIO Registers 
;****************************************************************
;mrm7996

GPPFR                    EQU       GPIOStartLocation
GPR0                     EQU       GPIOStartLocation + &204     
GPR1                     EQU       GPIOStartLocation + &208    
GPR2                     EQU       GPIOStartLocation + &20C   
GPCR0                    EQU       GPIOStartLocation + &210    
GPCR1                    EQU       GPIOStartLocation + &214
GPCR2                    EQU       GPIOStartLocation + &218


;Gp0_Init_Val         EQU    &7FFF
;Gp1_Init_Val         EQU    &Ef7f
;Gp2_Init_Val         EQU    &0000

 [ SERIAL_ON = 1

Gp0_Init_Val         EQU    &7FFF
Gp1_Init_Val         EQU    &ee7f  ;was 887f changed by ramn 7/16/96
Gp2_Init_Val         EQU    &1133  ;was 0033 changed by ramn 7/16/96
	
 ]

 [ SERIAL_ON = 0

Gp0_Init_Val         EQU    &7FFF
Gp1_Init_Val         EQU    &007f ; for parallel mode gpio 12 to gpio15 
											 ; should never be assigned as outputs
											 ; these are not GPIOs in ISA/PNP mode
											 ; these are address lines
											 ; ramn 7/24/96	 
Gp2_Init_Val         EQU    &0033  
	
 ]


		

;FORCE THE 16 BIT MODE WHEN USING THE INTERNAL GPIO

Set16BitMode         EQU    &FE    

;enable external interrup zero or one

GppfrExtInt0             EQU       &04
GppfrExtInt1             EQU       &08



;****************************************************************
;Interrupt Registers 
;****************************************************************
InterruptStartLocation   EQU       PeripheralBaseAddress + &000


;****************************************************************
;Interrupt enable register (IER)
;****************************************************************
InterruptEnableReg       EQU       InterruptStartLocation


IE_ptxne                 EQU       &0001     
IE_stxne                 EQU       &0002     
IE_PnP                   EQU       &0004     
IE_surx                  EQU       &0008     
IE_sutx                  EQU       &0010     
IE_tmr0                  EQU       &0020     
IE_ring                  EQU       &0040     
IE_ext0                  EQU       &0080     
IE_tmr2                  EQU       &0100     
IE_tmr1                  EQU       &0200     
IE_tmr3                  EQU       &0400     
IE_ext1                  EQU       &0800     
IE_dma0                  EQU       &1000     
IE_dma1                  EQU       &2000     
IE_srs                   EQU       &4000     
IE_debug                 EQU       &8000     


;******************************
;Interrupt clear register (ICR)
;******************************
InterruptClearReg        EQU       InterruptStartLocation + &04

IC_ptxne                 EQU       &0001     
IC_stxne                 EQU       &0002     
IC_PnP                   EQU       &0004     
IC_surx                  EQU       &0008     
IC_sutx                  EQU       &0010     
IC_tmr0                  EQU       &0020     
IC_ring                  EQU       &0040     
IC_ext0                  EQU       &0080     
IC_tmr2                  EQU       &0100     
IC_tmr1                  EQU       &0200     
IC_tmr3                  EQU       &0400     
IC_ext1                  EQU       &0800     
IC_dma0                  EQU       &1000     
IC_dma1                  EQU       &2000     
IC_srs                   EQU       &4000     
IC_debug                 EQU       &8000     




;*****************************
;Interrupt mode register (IMR)
;*****************************
InterruptModeReg         EQU       InterruptStartLocation + &08

IS_ext1_llvl             EQU       &0028
IS_ext0_llvl             EQU       &0005


;*******************************
;Interrupt source register (ISR)
;*******************************
InterruptSourceReg       EQU       InterruptStartLocation + &0C

;interrupt assignment to FIQ or IRQ

IS_ptxne_irq                EQU       &FFFE     
IS_stxne_irq                EQU       &FFFD     
IS_PnP_irq                  EQU       &FFFB     
IS_surx_irq                 EQU       &FFF7     
IS_sutx_irq                 EQU       &FFEF     
IS_tmr0_irq                 EQU       &FFDF     
IS_ring_irq                 EQU       &FFBF     
IS_ext0_irq                 EQU       &FF7F     
IS_tmr2_irq                 EQU       &FEFF     
IS_tmr1_irq                 EQU       &FDFF     
IS_tmr3_irq                 EQU       &FBFF     
IS_ext1_irq                 EQU       &F7FF     
IS_dma0_irq                 EQU       &EFFF     
IS_dma1_irq                 EQU       &DFFF     
IS_srs_irq                  EQU       &BFFF     
IS_debug_irq                EQU       &7FFF     



;Timer Registers 
;****************************************************************
TimerStartLocation       EQU       PeripheralBaseAddress + &100

TimerStatusReg           EQU       TimerStartLocation
TimerBaseClockReg        EQU       TimerStartLocation + &04

;timer0 registers
;****************************************************************
TimerControlReg0         EQU       TimerStartLocation + &08
TimerPreScalarReg0       EQU       TimerStartLocation + &0C
TimerPreScalarCount0     EQU       TimerStartLocation + &10
TimerDividerReg0         EQU       TimerStartLocation + &14
TimerDividerCount0       EQU       TimerStartLocation + &18 


;timer1 registers
;****************************************************************
TimerControlReg1         EQU       TimerStartLocation + &1C
TimerPreScalarReg1       EQU       TimerStartLocation + &20
TimerPreScalarCount1     EQU       TimerStartLocation + &24
TimerDividerReg1         EQU       TimerStartLocation + &28
TimerDividerCount1       EQU       TimerStartLocation + &2C 


;timer2 registers
;****************************************************************
TimerControlReg2         EQU       TimerStartLocation + &30
TimerPreScalarReg2       EQU       TimerStartLocation + &34
TimerPreScalarCount2     EQU       TimerStartLocation + &38
TimerDividerReg2         EQU       TimerStartLocation + &3C
TimerDividerCount2       EQU       TimerStartLocation + &40 


;timer3 registers
;****************************************************************
TimerControlReg3         EQU       TimerStartLocation + &44
TimerPreScalarReg3       EQU       TimerStartLocation + &48
TimerPreScalarCount3     EQU       TimerStartLocation + &4C
TimerDividerReg3         EQU       TimerStartLocation + &50
TimerDividerCount3       EQU       TimerStartLocation + &54 


TimerBaseClockCount      EQU       TimerStartLocation + &58


;Interrup Source Branch Table    
;****************************************************************
TxBufferNotEmptyLocation EQU     &FF83C0
SerialIntLocation        EQU     &FF83C4
PNPIntLocation           EQU     &FF83C8
SoftUartRxIntLocation    EQU     &FF83CC
SoftUartTxIntLocation    EQU     &FF83D0
Timer0IntLocation        EQU     &FF83D4          
RingIntLocation          EQU     &FF83D8
Ext0IntLocation          EQU     &FF83DC          
Timer2IntLocation        EQU     &FF83E0
Timer1IntLocation        EQU     &FF83E4          
Timer3IntLocation        EQU     &FF83E8          
Ext1IntLocation          EQU     &FF83EC          
Dma0IntLocation          EQU     &FF83F0
Dma1IntLocation          EQU     &FF83F4
Unused0                  EQU     &FF83F8
Unused1                  EQU		&FF83FC
				    
				    
 
DummyRet                 EQU		&E25EF004
BranchToSelf				 EQU		&EAFFFFFE	


BOOT_CODE_INFO				 EQU	   &40004  ; added by ramn on 1/29/96
BOOT_CODE_INFO_MINUS1	 EQU	   &40000
BETA_BRD_FLAG1				 EQU	   &00000801
BETA_BRD_FLAG2				 EQU	   &00000000


CP_CONTROL_REGISTER 		 EQU	   &fc  ; added by ramn on 3/11/96
RESET_THRU_CP				 EQU	   &00
CLEAR_RESET_THRU_CP		 EQU	   &01
COM_RAM						 EQU	   &90000

;mrm62796 
;mrm71696 
;CHANGE THE DSP WS TO 6
;CSCR2_Val_7_wait         EQU     &091FFC50 ; added ramn 4/22/96 
CSCR2_Val_7_wait         EQU     &091FFC60 ; added ramn 4/22/96 


;ramn 7/29/96
;defination for sleep mode registers

POWER_MANAG_REG        EQU	PeripheralBaseAddress + &600
CLOCK_MANAG_REG        EQU PeripheralBaseAddress + &604



			END
