`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 16 2023 21:03:44 CST (May 16 2023 13:03:44 UTC)

module dut_N_Mux_1_2_89_1(in2, ctrl1, out1);
  input in2, ctrl1;
  output out1;
  wire in2, ctrl1;
  wire out1;
  wire n_0;
  NAND2X4 g4(.A (ctrl1), .B (n_0), .Y (out1));
  CLKINVX12 g5(.A (in2), .Y (n_0));
endmodule


