library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity tb_timer is

end entity;

architecture sim of tb_timer is
	component dut_timer is
		port(
		clk 	: in std_logic;
		reset 	: in std_logic;
		enable	: in std_logic;
		contagem: out std_logic_vector(5 downto 0)

		);
	end component;
