module pc_tb;
   wire tstclk;
   wire tstrst;
   wire tstc_e;
   wire tstadrs_in;
   reg 	adrs_out;

   pc dut(
	  .clk(tstclk),
	  .rst(tstrst),
	  .c_e(tstc_e),
	  .adrs_in(tstadrs_in),
	  .adrs_out(tstadrs_out)
	  );
   always
     begin
	tstclk <= 0 #5;
	tstclk <= 1 #5;
	
     end
   
   initial
     begin
	$dumpvars;
	
	tstrst <= 1'b0;
	tstc_e <= 1'b1;
	#15;
	tstrst <= 1'b1;
	tstadrs_in <= 8'b00000004;
	#15;
	tstadrs_in <= 8'b00000004;
	#15;
	tstadrs_in <= 8'b00000004;
	#15;
	tstadrs_in <= 8'b00000004;
	tst_ce <= 1'b0;
	
	$finish;
     end
   
   
   
endmodule
