#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Aug  2 12:44:23 2020
# Process ID: 14976
# Current directory: C:/Users/81330/Desktop/FPGA/QSPI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15572 C:\Users\81330\Desktop\FPGA\QSPI\QSPI.xpr
# Log file: C:/Users/81330/Desktop/FPGA/QSPI/vivado.log
# Journal file: C:/Users/81330/Desktop/FPGA/QSPI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/81330/Desktop/FPGA/QSPI/QSPI.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_1_1/rgb2dvi_1.xci] -no_script -reset -force -quiet
remove_files  C:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_1_1/rgb2dvi_1.xci
export_ip_user_files -of_objects  [get_files C:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_2/rgb2dvi_2.xci] -no_script -reset -force -quiet
remove_files  C:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_2/rgb2dvi_2.xci
update_ip_catalog -add_ip C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA-IP/Mini-HDMI-IP/IP/RGB2DVI_IP/component.xml -repo_path c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property -dict [list CONFIG.kClkPrimitive {MMCM}] [get_ips rgb2dvi_0]
generate_target all [get_files  C:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
catch { config_ip_cache -export [get_ips -all rgb2dvi_0] }
export_ip_user_files -of_objects [get_files C:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -no_script -sync -force -quiet
reset_run rgb2dvi_0_synth_1
launch_runs -jobs 6 rgb2dvi_0_synth_1
export_simulation -of_objects [get_files C:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -directory C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files -ipstatic_source_dir C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/modelsim} {questa=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/questa} {riviera=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/riviera} {activehdl=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property -dict [list CONFIG.kClkPrimitive {PLL}] [get_ips rgb2dvi_0]
generate_target all [get_files  C:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
generate_target all [get_files  C:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
set_property  ip_repo_paths  {c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_G_Rom c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_R_Rom c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_G_Rom c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_R_Rom c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_G_Rom c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_R_Rom c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_G_Rom c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_R_Rom c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0} [current_project]
update_ip_catalog
generate_target all [get_files  C:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
reset_run rgb2dvi_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
generate_target all [get_files  C:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
