# Verilog -- Modelsim
work/*
/sim/wave.do