#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Feb 19 10:03:25 2025
# Process ID: 791988
# Current directory: /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design
# Command line: vivado
# Log file: /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/vivado.log
# Journal file: /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/it/Desktop/vivado/Vivado_2019_setup/Xilinx/Vivado/Vivado/2019.1/data/ip'.
set_property board_part digilentinc.com:arty-a7-100:part0:1.1 [current_project]
add_files {/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/rv32i_top.sv /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/rv32i_soc.sv /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/uncore/spi/fifo4.v /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/uncore/uart/uart_top.v /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/alu_control.sv /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/forwarding_unit.sv /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/control_unit.sv /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/uncore/uart/uart_transmitter.v /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/uncore/uart/uart_receiver.v /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/pipeline_controller.sv /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/uncore/uart/uart_rfifo.v /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/sram/csrc/import_dpic.h /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/alignment_units.sv /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/sram/sram_tb.sv /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/uncore/uart/uart_sync_flops.v /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/uncore/gpio/gpio_top.sv /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/uncore/gpio/bidirec.sv /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/uncore/gpio/gpio_defines.v /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/WishboneInterconnect/wishbone_controller.sv /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/sram/ts1da32kx32_100a_tc.v /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/hazard_controller.sv /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/tb/rv32i_soc_tb.sv /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/uncore/uart/raminfr.v /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/reg_file.sv /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/tb/rv32i_tb.sv /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/rv32i_soc_fpga_top.sv /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/imm_gen.sv /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/main_control.sv /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/lib.sv /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/data_mem.sv /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/sram/csrc/rmapats.h /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/branch_controller.sv /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/sram/csrc/rmar0.h /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/uncore/spi/simple_spi_top.v /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/uncore/uart/uart_regs.v /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/uncore/uart/uart_wb.v /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/sram/csrc/rmar.h /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/WishboneInterconnect/wb_intercon.sv /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/rom.sv /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/uncore/uart/uart_tfifo.v /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/alu.sv /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/data_path.sv /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/uncore/uart/uart_defines.v /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/program_counter.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.srcs/constrs_1
file mkdir /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.srcs/constrs_1/new
close [ open /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.srcs/constrs_1/new/const.xdc w ]
add_files -fileset constrs_1 /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.srcs/constrs_1/new/const.xdc
set_property top rv32i_soc_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rv32i_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj rv32i_soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/lib.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_dec
INFO: [VRFC 10-311] analyzing module n_bit_dec_with_en
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-311] analyzing module mux2x1
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-311] analyzing module one_hot_mux4x1
INFO: [VRFC 10-311] analyzing module one_hot_mux2x1
INFO: [VRFC 10-311] analyzing module one_hot_mux3x1
INFO: [VRFC 10-311] analyzing module n_bit_reg
INFO: [VRFC 10-311] analyzing module n_bit_reg_wclr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/alignment_units.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_aligner
INFO: [VRFC 10-311] analyzing module load_aligner
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module n_bit_add_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/uncore/gpio/bidirec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bidirec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/branch_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2458] undeclared symbol r_type_id, assumed default net type wire [/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/control_unit.sv:78]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/data_path.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2458] undeclared symbol fun7_5_id, assumed default net type wire [/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/data_path.sv:235]
INFO: [VRFC 10-2458] undeclared symbol alu_src_exe, assumed default net type wire [/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/data_path.sv:341]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/uncore/gpio/gpio_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/hazard_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/pipeline_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/rv32i_soc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_soc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/rv32i_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/WishboneInterconnect/wb_intercon.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_intercon
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/WishboneInterconnect/wishbone_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/tb/rv32i_soc_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_soc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto a0e32721c4a34e418e3de1174642e1c9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rv32i_soc_tb_behav xil_defaultlib.rv32i_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Desktop/vivado/Vivado_2019_setup/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto a0e32721c4a34e418e3de1174642e1c9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rv32i_soc_tb_behav xil_defaultlib.rv32i_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'rv32i_core_inst' is not declared under prefix 'DUT' [/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/tb/rv32i_soc_tb.sv:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'wb_io_cti_i' [/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/rv32i_soc.sv:222]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'wb_io_bte_i' [/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/rv32i_soc.sv:223]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rv32i_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj rv32i_soc_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto a0e32721c4a34e418e3de1174642e1c9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rv32i_soc_tb_behav xil_defaultlib.rv32i_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Desktop/vivado/Vivado_2019_setup/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto a0e32721c4a34e418e3de1174642e1c9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rv32i_soc_tb_behav xil_defaultlib.rv32i_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'rv32i_core_inst' is not declared under prefix 'DUT' [/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/tb/rv32i_soc_tb.sv:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'wb_io_cti_i' [/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/rv32i_soc.sv:222]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'wb_io_bte_i' [/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/rv32i_soc.sv:223]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rv32i_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj rv32i_soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/lib.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_dec
INFO: [VRFC 10-311] analyzing module n_bit_dec_with_en
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-311] analyzing module mux2x1
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-311] analyzing module one_hot_mux4x1
INFO: [VRFC 10-311] analyzing module one_hot_mux2x1
INFO: [VRFC 10-311] analyzing module one_hot_mux3x1
INFO: [VRFC 10-311] analyzing module n_bit_reg
INFO: [VRFC 10-311] analyzing module n_bit_reg_wclr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/alignment_units.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_aligner
INFO: [VRFC 10-311] analyzing module load_aligner
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module n_bit_add_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/uncore/gpio/bidirec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bidirec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/branch_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2458] undeclared symbol r_type_id, assumed default net type wire [/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/control_unit.sv:78]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/data_path.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2458] undeclared symbol fun7_5_id, assumed default net type wire [/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/data_path.sv:235]
INFO: [VRFC 10-2458] undeclared symbol alu_src_exe, assumed default net type wire [/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/data_path.sv:341]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/uncore/gpio/gpio_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/hazard_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/pipeline_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/rv32i_soc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_soc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/core/rv32i_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/WishboneInterconnect/wb_intercon.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_intercon
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/WishboneInterconnect/wishbone_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/tb/rv32i_soc_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto a0e32721c4a34e418e3de1174642e1c9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rv32i_soc_tb_behav xil_defaultlib.rv32i_soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Desktop/vivado/Vivado_2019_setup/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto a0e32721c4a34e418e3de1174642e1c9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rv32i_soc_tb_behav xil_defaultlib.rv32i_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'wb_io_cti_i' [/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/rv32i_soc.sv:222]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'wb_io_bte_i' [/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/rv32i_soc.sv:223]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.riscv_types
Compiling package xil_defaultlib.$unit_lib_sv
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.mux2x1(n=32)
Compiling module xil_defaultlib.n_bit_reg(n=1)
Compiling module xil_defaultlib.n_bit_reg_wclr(n=64)
Compiling module xil_defaultlib.n_bit_reg_wclr(n=32,CLR_VALUE=32...
Compiling module xil_defaultlib.n_bit_reg_wclr(n=96)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.one_hot_mux2x1
Compiling module xil_defaultlib.one_hot_mux2x1(n=4)
Compiling module xil_defaultlib.mux2x1(n=8)
Compiling module xil_defaultlib.mux2x1(n=11)
Compiling module xil_defaultlib.one_hot_mux3x1
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.n_bit_reg_wclr(n=190)
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.n_bit_add_sub
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.n_bit_reg_wclr(n=180)
Compiling module xil_defaultlib.one_hot_mux3x1(n=32)
Compiling module xil_defaultlib.n_bit_reg_wclr(n=39)
Compiling module xil_defaultlib.data_path(DMEM_DEPTH=128,IMEM_DE...
Compiling module xil_defaultlib.n_bit_dec_with_en
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.branch_controller
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.hazard_handler
Compiling module xil_defaultlib.pipeline_controller
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.rv32i(DMEM_DEPTH=128,IMEM_DEPTH=...
Compiling module xil_defaultlib.n_bit_dec
Compiling module xil_defaultlib.one_hot_mux2x1(n=5)
Compiling module xil_defaultlib.n_bit_dec(n=1)
Compiling module xil_defaultlib.one_hot_mux3x1(n=4)
Compiling module xil_defaultlib.store_aligner
Compiling module xil_defaultlib.n_bit_reg(n=5)
Compiling module xil_defaultlib.mux4x1(n=8)
Compiling module xil_defaultlib.mux2x1(n=24)
Compiling module xil_defaultlib.mux2x1(n=16)
Compiling module xil_defaultlib.mux4x1(n=32)
Compiling module xil_defaultlib.load_aligner
Compiling module xil_defaultlib.wishbone_controller
Compiling module xil_defaultlib.wb_mux(num_slaves=5,MATCH_ADDR=1...
Compiling module xil_defaultlib.wb_intercon
Compiling module xil_defaultlib.bidirec
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.n_bit_reg(n=32)
Compiling module xil_defaultlib.data_mem(DEPTH=128)
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.rv32i_soc_default
Compiling module xil_defaultlib.rv32i_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rv32i_soc_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/rv32i_soc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 19 11:04:37 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rv32i_soc_tb_behav -key {Behavioral:sim_1:Functional:rv32i_soc_tb} -tclbatch {rv32i_soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source rv32i_soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File /home/it/Documents/rvsoc_v3/src/tb/uart_receiver/machine.hex referenced on /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/tb/rv32i_soc_tb.sv at line 35 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rv32i_soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 7011.422 ; gain = 225.852 ; free physical = 8683 ; free virtual = 27819
launch_runs synth_1 -jobs 10
[Wed Feb 19 11:07:40 2025] Launched synth_1...
Run output will be captured here: /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Wed Feb 19 11:08:07 2025] Launched impl_1...
Run output will be captured here: /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Feb 19 11:09:04 2025] Launched impl_1...
Run output will be captured here: /home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:06:40
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B8424FA
set_property PROGRAM.FILE {/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.runs/impl_1/rv32i_soc_fpag_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.runs/impl_1/rv32i_soc_fpag_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
