{
  "module_name": "amdgpu_atombios.h",
  "hash_id": "14033019a60c9c3feae59578e2c6573d872832d7d85c0677a9a3b958b17cba1b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/amdgpu_atombios.h",
  "human_readable_source": " \n\n#ifndef __AMDGPU_ATOMBIOS_H__\n#define __AMDGPU_ATOMBIOS_H__\n\nstruct atom_clock_dividers {\n\tu32 post_div;\n\tunion {\n\t\tstruct {\n#ifdef __BIG_ENDIAN\n\t\t\tu32 reserved : 6;\n\t\t\tu32 whole_fb_div : 12;\n\t\t\tu32 frac_fb_div : 14;\n#else\n\t\t\tu32 frac_fb_div : 14;\n\t\t\tu32 whole_fb_div : 12;\n\t\t\tu32 reserved : 6;\n#endif\n\t\t};\n\t\tu32 fb_div;\n\t};\n\tu32 ref_div;\n\tbool enable_post_div;\n\tbool enable_dithen;\n\tu32 vco_mode;\n\tu32 real_clock;\n\t \n\tu32 post_divider;\n\tu32 flags;\n};\n\nstruct atom_mpll_param {\n\tunion {\n\t\tstruct {\n#ifdef __BIG_ENDIAN\n\t\t\tu32 reserved : 8;\n\t\t\tu32 clkfrac : 12;\n\t\t\tu32 clkf : 12;\n#else\n\t\t\tu32 clkf : 12;\n\t\t\tu32 clkfrac : 12;\n\t\t\tu32 reserved : 8;\n#endif\n\t\t};\n\t\tu32 fb_div;\n\t};\n\tu32 post_div;\n\tu32 bwcntl;\n\tu32 dll_speed;\n\tu32 vco_mode;\n\tu32 yclk_sel;\n\tu32 qdr;\n\tu32 half_rate;\n};\n\n#define MEM_TYPE_GDDR5  0x50\n#define MEM_TYPE_GDDR4  0x40\n#define MEM_TYPE_GDDR3  0x30\n#define MEM_TYPE_DDR2   0x20\n#define MEM_TYPE_GDDR1  0x10\n#define MEM_TYPE_DDR3   0xb0\n#define MEM_TYPE_MASK   0xf0\n\nstruct atom_memory_info {\n\tu8 mem_vendor;\n\tu8 mem_type;\n};\n\n#define MAX_AC_TIMING_ENTRIES 16\n\nstruct atom_memory_clock_range_table {\n\tu8 num_entries;\n\tu8 rsv[3];\n\tu32 mclk[MAX_AC_TIMING_ENTRIES];\n};\n\n#define VBIOS_MC_REGISTER_ARRAY_SIZE 32\n#define VBIOS_MAX_AC_TIMING_ENTRIES 20\n\nstruct atom_mc_reg_entry {\n\tu32 mclk_max;\n\tu32 mc_data[VBIOS_MC_REGISTER_ARRAY_SIZE];\n};\n\nstruct atom_mc_register_address {\n\tu16 s1;\n\tu8 pre_reg_data;\n};\n\nstruct atom_mc_reg_table {\n\tu8 last;\n\tu8 num_entries;\n\tstruct atom_mc_reg_entry mc_reg_table_entry[VBIOS_MAX_AC_TIMING_ENTRIES];\n\tstruct atom_mc_register_address mc_reg_address[VBIOS_MC_REGISTER_ARRAY_SIZE];\n};\n\n#define MAX_VOLTAGE_ENTRIES 32\n\nstruct atom_voltage_table_entry {\n\tu16 value;\n\tu32 smio_low;\n};\n\nstruct atom_voltage_table {\n\tu32 count;\n\tu32 mask_low;\n\tu32 phase_delay;\n\tstruct atom_voltage_table_entry entries[MAX_VOLTAGE_ENTRIES];\n};\n\nstruct amdgpu_gpio_rec\namdgpu_atombios_lookup_gpio(struct amdgpu_device *adev,\n\t\t\t    u8 id);\n\nstruct amdgpu_i2c_bus_rec amdgpu_atombios_lookup_i2c_gpio(struct amdgpu_device *adev,\n\t\t\t\t\t\t\t  uint8_t id);\nvoid amdgpu_atombios_i2c_init(struct amdgpu_device *adev);\n\nbool amdgpu_atombios_has_dce_engine_info(struct amdgpu_device *adev);\n\nbool amdgpu_atombios_get_connector_info_from_object_table(struct amdgpu_device *adev);\n\nint amdgpu_atombios_get_clock_info(struct amdgpu_device *adev);\n\nint amdgpu_atombios_get_gfx_info(struct amdgpu_device *adev);\n\nint amdgpu_atombios_get_vram_width(struct amdgpu_device *adev);\n\nbool amdgpu_atombios_get_asic_ss_info(struct amdgpu_device *adev,\n\t\t\t\t      struct amdgpu_atom_ss *ss,\n\t\t\t\t      int id, u32 clock);\n\nint amdgpu_atombios_get_clock_dividers(struct amdgpu_device *adev,\n\t\t\t\t       u8 clock_type,\n\t\t\t\t       u32 clock,\n\t\t\t\t       bool strobe_mode,\n\t\t\t\t       struct atom_clock_dividers *dividers);\n\n#ifdef CONFIG_DRM_AMDGPU_SI\nint amdgpu_atombios_get_memory_pll_dividers(struct amdgpu_device *adev,\n\t\t\t\t\t    u32 clock,\n\t\t\t\t\t    bool strobe_mode,\n\t\t\t\t\t    struct atom_mpll_param *mpll_param);\n\nvoid amdgpu_atombios_set_engine_dram_timings(struct amdgpu_device *adev,\n\t\t\t\t\t     u32 eng_clock, u32 mem_clock);\n\nbool\namdgpu_atombios_is_voltage_gpio(struct amdgpu_device *adev,\n\t\t\t\tu8 voltage_type, u8 voltage_mode);\n\nint amdgpu_atombios_get_voltage_table(struct amdgpu_device *adev,\n\t\t\t\t      u8 voltage_type, u8 voltage_mode,\n\t\t\t\t      struct atom_voltage_table *voltage_table);\n\nint amdgpu_atombios_init_mc_reg_table(struct amdgpu_device *adev,\n\t\t\t\t      u8 module_index,\n\t\t\t\t      struct atom_mc_reg_table *reg_table);\nint amdgpu_atombios_get_max_vddc(struct amdgpu_device *adev, u8 voltage_type,\n\t\t\t     u16 voltage_id, u16 *voltage);\nint amdgpu_atombios_get_leakage_vddc_based_on_leakage_idx(struct amdgpu_device *adev,\n\t\t\t\t\t\t      u16 *voltage,\n\t\t\t\t\t\t      u16 leakage_idx);\nvoid amdgpu_atombios_get_default_voltages(struct amdgpu_device *adev,\n\t\t\t\t\t  u16 *vddc, u16 *vddci, u16 *mvdd);\nint amdgpu_atombios_get_svi2_info(struct amdgpu_device *adev,\n\t\t\t      u8 voltage_type,\n\t\t\t      u8 *svd_gpio_id, u8 *svc_gpio_id);\n#endif\n\nbool amdgpu_atombios_has_gpu_virtualization_table(struct amdgpu_device *adev);\n\nvoid amdgpu_atombios_scratch_regs_lock(struct amdgpu_device *adev, bool lock);\nvoid amdgpu_atombios_scratch_regs_engine_hung(struct amdgpu_device *adev,\n\t\t\t\t\t      bool hung);\nvoid amdgpu_atombios_scratch_regs_set_backlight_level(struct amdgpu_device *adev,\n\t\t\t\t\t\t      u32 backlight_level);\nbool amdgpu_atombios_scratch_need_asic_init(struct amdgpu_device *adev);\n\nvoid amdgpu_atombios_copy_swap(u8 *dst, u8 *src, u8 num_bytes, bool to_le);\nint amdgpu_atombios_get_clock_dividers(struct amdgpu_device *adev,\n\t\t\t\t       u8 clock_type,\n\t\t\t\t       u32 clock,\n\t\t\t\t       bool strobe_mode,\n\t\t\t\t       struct atom_clock_dividers *dividers);\n\nint amdgpu_atombios_get_data_table(struct amdgpu_device *adev,\n\t\t\t\t   uint32_t table,\n\t\t\t\t   uint16_t *size,\n\t\t\t\t   uint8_t *frev,\n\t\t\t\t   uint8_t *crev,\n\t\t\t\t   uint8_t **addr);\n\nvoid amdgpu_atombios_fini(struct amdgpu_device *adev);\nint amdgpu_atombios_init(struct amdgpu_device *adev);\nint amdgpu_atombios_sysfs_init(struct amdgpu_device *adev);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}