TimeQuest Timing Analyzer report for radioberry
Sun Nov 12 15:40:55 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'spi_sck'
 14. Slow 1200mV 85C Model Setup: 'spi_ce0'
 15. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 16. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 17. Slow 1200mV 85C Model Setup: 'ad9866_clk'
 18. Slow 1200mV 85C Model Setup: 'virt_ad9866_rxclk'
 19. Slow 1200mV 85C Model Setup: 'clk_10mhz'
 20. Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Setup: 'spi_ce1'
 22. Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Hold: 'ad9866_clk'
 24. Slow 1200mV 85C Model Hold: 'spi_ce0'
 25. Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Hold: 'clk_10mhz'
 27. Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 85C Model Hold: 'spi_ce1'
 29. Slow 1200mV 85C Model Hold: 'spi_sck'
 30. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 31. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 32. Slow 1200mV 85C Model Hold: 'virt_ad9866_rxclk'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_clk'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_rxclk'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_txclk'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_sck'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10mhz'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce1'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce0'
 42. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Propagation Delay
 49. Minimum Propagation Delay
 50. MTBF Summary
 51. Synchronizer Summary
 52. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
 84. Slow 1200mV 0C Model Fmax Summary
 85. Slow 1200mV 0C Model Setup Summary
 86. Slow 1200mV 0C Model Hold Summary
 87. Slow 1200mV 0C Model Recovery Summary
 88. Slow 1200mV 0C Model Removal Summary
 89. Slow 1200mV 0C Model Minimum Pulse Width Summary
 90. Slow 1200mV 0C Model Setup: 'spi_sck'
 91. Slow 1200mV 0C Model Setup: 'spi_ce0'
 92. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 93. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 94. Slow 1200mV 0C Model Setup: 'ad9866_clk'
 95. Slow 1200mV 0C Model Setup: 'virt_ad9866_rxclk'
 96. Slow 1200mV 0C Model Setup: 'clk_10mhz'
 97. Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 98. Slow 1200mV 0C Model Setup: 'spi_ce1'
 99. Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
100. Slow 1200mV 0C Model Hold: 'ad9866_clk'
101. Slow 1200mV 0C Model Hold: 'spi_ce0'
102. Slow 1200mV 0C Model Hold: 'clk_10mhz'
103. Slow 1200mV 0C Model Hold: 'spi_sck'
104. Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
105. Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
106. Slow 1200mV 0C Model Hold: 'spi_ce1'
107. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
108. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
109. Slow 1200mV 0C Model Hold: 'virt_ad9866_rxclk'
110. Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'
111. Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'
112. Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'
113. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_sck'
114. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'
115. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'
116. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'
117. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
118. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'
119. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
120. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
121. Setup Times
122. Hold Times
123. Clock to Output Times
124. Minimum Clock to Output Times
125. Propagation Delay
126. Minimum Propagation Delay
127. MTBF Summary
128. Synchronizer Summary
129. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
147. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
159. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
160. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
161. Fast 1200mV 0C Model Setup Summary
162. Fast 1200mV 0C Model Hold Summary
163. Fast 1200mV 0C Model Recovery Summary
164. Fast 1200mV 0C Model Removal Summary
165. Fast 1200mV 0C Model Minimum Pulse Width Summary
166. Fast 1200mV 0C Model Setup: 'spi_sck'
167. Fast 1200mV 0C Model Setup: 'ad9866_clk'
168. Fast 1200mV 0C Model Setup: 'spi_ce0'
169. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
170. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
171. Fast 1200mV 0C Model Setup: 'virt_ad9866_rxclk'
172. Fast 1200mV 0C Model Setup: 'clk_10mhz'
173. Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
174. Fast 1200mV 0C Model Setup: 'spi_ce1'
175. Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
176. Fast 1200mV 0C Model Hold: 'spi_sck'
177. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
178. Fast 1200mV 0C Model Hold: 'spi_ce0'
179. Fast 1200mV 0C Model Hold: 'ad9866_clk'
180. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
181. Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
182. Fast 1200mV 0C Model Hold: 'spi_ce1'
183. Fast 1200mV 0C Model Hold: 'clk_10mhz'
184. Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
185. Fast 1200mV 0C Model Hold: 'virt_ad9866_rxclk'
186. Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'
187. Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'
188. Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'
189. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_sck'
190. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'
191. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'
192. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'
193. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
194. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'
195. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
196. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
197. Setup Times
198. Hold Times
199. Clock to Output Times
200. Minimum Clock to Output Times
201. Propagation Delay
202. Minimum Propagation Delay
203. MTBF Summary
204. Synchronizer Summary
205. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
206. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
207. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
208. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
209. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
210. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
211. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
212. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
213. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
214. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
215. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
216. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
217. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
218. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
219. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
220. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
221. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
222. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
223. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
224. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
225. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
226. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
227. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
228. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
229. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
230. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
231. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
232. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
233. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
234. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
235. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
236. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
237. Multicorner Timing Analysis Summary
238. Setup Times
239. Hold Times
240. Clock to Output Times
241. Minimum Clock to Output Times
242. Propagation Delay
243. Minimum Propagation Delay
244. Board Trace Model Assignments
245. Input Transition Times
246. Slow Corner Signal Integrity Metrics
247. Fast Corner Signal Integrity Metrics
248. Setup Transfers
249. Hold Transfers
250. Recovery Transfers
251. Removal Transfers
252. Report TCCS
253. Report RSKM
254. Unconstrained Paths
255. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; radioberry                                         ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C25E144C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; radioberry.sdc ; OK     ; Sun Nov 12 15:40:35 2017 ;
+----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; ad9866_clk                                                  ; Base      ; 13.563    ; 73.73 MHz ; 0.000 ; 6.781     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_clk }                                                  ;
; ad9866_rxclk                                                ; Base      ; 13.563    ; 73.73 MHz ; 0.000 ; 6.781     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_rxclk }                                                ;
; ad9866_txclk                                                ; Base      ; 13.563    ; 73.73 MHz ; 0.000 ; 6.781     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_txclk }                                                ;
; clk_10mhz                                                   ; Base      ; 100.000   ; 10.0 MHz  ; 0.000 ; 50.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { clk_10mhz }                                                   ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5208.333  ; 0.19 MHz  ; 0.000 ; 2604.166  ; 50.00      ; 625       ; 12          ;       ;        ;           ;            ; false    ; clk_10mhz ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 33333.333 ; 0.03 MHz  ; 0.000 ; 16666.666 ; 50.00      ; 1000      ; 3           ;       ;        ;           ;            ; false    ; clk_10mhz ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; spi_ce0                                                     ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_ce[0] }                                                   ;
; spi_ce1                                                     ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_ce[1] }                                                   ;
; spi_sck                                                     ; Base      ; 64.000    ; 15.63 MHz ; 0.000 ; 32.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_sck }                                                     ;
; spi_slave:spi_slave_rx2_inst|done                           ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_slave:spi_slave_rx2_inst|done }                           ;
; spi_slave:spi_slave_rx_inst|done                            ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_slave:spi_slave_rx_inst|done }                            ;
; virt_ad9866_clk                                             ; Virtual   ; 13.563    ; 73.73 MHz ; 0.000 ; 6.781     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
; virt_ad9866_rxclk                                           ; Virtual   ; 13.563    ; 73.73 MHz ; 0.000 ; 6.781     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                             ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; 20.52 MHz  ; 20.52 MHz       ; spi_sck                                                     ;                                                   ;
; 83.18 MHz  ; 63.75 MHz       ; ad9866_clk                                                  ; limit due to minimum port rate restriction (tmin) ;
; 111.92 MHz ; 111.92 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 145.67 MHz ; 145.67 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 145.92 MHz ; 145.92 MHz      ; clk_10mhz                                                   ;                                                   ;
; 178.54 MHz ; 178.54 MHz      ; spi_ce0                                                     ;                                                   ;
; 223.31 MHz ; 223.31 MHz      ; spi_ce1                                                     ;                                                   ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_sck                                                     ; 0.211     ; 0.000         ;
; spi_ce0                                                     ; 0.395     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.846     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1.041     ; 0.000         ;
; ad9866_clk                                                  ; 1.069     ; 0.000         ;
; virt_ad9866_rxclk                                           ; 22.304    ; 0.000         ;
; clk_10mhz                                                   ; 93.147    ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1037.942  ; 0.000         ;
; spi_ce1                                                     ; 2495.522  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33326.468 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; ad9866_clk                                                  ; 0.350  ; 0.000         ;
; spi_ce0                                                     ; 0.372  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.454  ; 0.000         ;
; clk_10mhz                                                   ; 0.454  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.455  ; 0.000         ;
; spi_ce1                                                     ; 0.455  ; 0.000         ;
; spi_sck                                                     ; 0.455  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.719  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.860  ; 0.000         ;
; virt_ad9866_rxclk                                           ; 14.658 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_clk                                                  ; -2.123    ; -4.246        ;
; ad9866_rxclk                                                ; -2.123    ; -2.123        ;
; ad9866_txclk                                                ; -2.123    ; -2.123        ;
; spi_sck                                                     ; 31.690    ; 0.000         ;
; clk_10mhz                                                   ; 49.758    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.495  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.544  ; 0.000         ;
; spi_ce1                                                     ; 1249.626  ; 0.000         ;
; spi_ce0                                                     ; 1249.704  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.860  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16666.358 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_sck'                                                                                                                      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.211 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.207      ;
; 0.211 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.207      ;
; 0.211 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.207      ;
; 0.211 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.207      ;
; 0.211 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.207      ;
; 0.211 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[29] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.207      ;
; 0.211 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.207      ;
; 0.211 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.207      ;
; 0.211 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.207      ;
; 0.211 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.207      ;
; 0.211 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[15] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.207      ;
; 0.211 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.207      ;
; 0.211 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.207      ;
; 0.211 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.207      ;
; 0.211 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.207      ;
; 0.211 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.207      ;
; 0.259 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 6.184      ;
; 0.259 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 6.184      ;
; 0.259 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 6.184      ;
; 0.259 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 6.184      ;
; 0.259 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 6.184      ;
; 0.259 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 6.184      ;
; 0.259 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 6.184      ;
; 0.259 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 6.184      ;
; 0.259 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 6.184      ;
; 0.259 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 6.184      ;
; 0.259 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 6.184      ;
; 0.259 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 6.184      ;
; 0.259 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 6.184      ;
; 0.259 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 6.184      ;
; 0.259 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 6.184      ;
; 0.259 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 6.184      ;
; 0.297 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[47]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.477      ; 6.171      ;
; 0.297 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.477      ; 6.171      ;
; 0.297 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.477      ; 6.171      ;
; 0.297 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.477      ; 6.171      ;
; 0.297 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.477      ; 6.171      ;
; 0.297 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.477      ; 6.171      ;
; 0.297 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.477      ; 6.171      ;
; 0.297 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.477      ; 6.171      ;
; 0.297 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.477      ; 6.171      ;
; 0.297 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.477      ; 6.171      ;
; 0.297 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.477      ; 6.171      ;
; 0.297 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.477      ; 6.171      ;
; 0.297 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.477      ; 6.171      ;
; 0.297 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.477      ; 6.171      ;
; 0.297 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.477      ; 6.171      ;
; 0.297 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[32]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.477      ; 6.171      ;
; 0.389 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.029      ;
; 0.389 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.029      ;
; 0.389 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.029      ;
; 0.389 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.029      ;
; 0.389 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.029      ;
; 0.389 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[29] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.029      ;
; 0.389 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.029      ;
; 0.389 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.029      ;
; 0.389 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.029      ;
; 0.389 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.029      ;
; 0.389 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[15] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.029      ;
; 0.389 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.029      ;
; 0.389 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.029      ;
; 0.389 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.029      ;
; 0.389 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.029      ;
; 0.389 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.427      ; 6.029      ;
; 0.417 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[7]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.625      ; 6.199      ;
; 0.417 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.625      ; 6.199      ;
; 0.417 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.625      ; 6.199      ;
; 0.417 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.625      ; 6.199      ;
; 0.449 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 5.994      ;
; 0.449 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 5.994      ;
; 0.449 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 5.994      ;
; 0.449 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 5.994      ;
; 0.449 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 5.994      ;
; 0.449 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 5.994      ;
; 0.449 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 5.994      ;
; 0.449 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 5.994      ;
; 0.449 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 5.994      ;
; 0.449 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 5.994      ;
; 0.449 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 5.994      ;
; 0.449 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 5.994      ;
; 0.449 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 5.994      ;
; 0.449 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 5.994      ;
; 0.449 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 5.994      ;
; 0.449 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.452      ; 5.994      ;
; 0.477 ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_sck      ; spi_sck     ; 2.000        ; -0.112     ; 1.432      ;
; 0.480 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[3]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.708      ; 6.219      ;
; 0.480 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.708      ; 6.219      ;
; 0.480 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.708      ; 6.219      ;
; 0.480 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.708      ; 6.219      ;
; 0.551 ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_sck      ; spi_sck     ; 2.000        ; -0.067     ; 1.403      ;
; 0.555 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[24] ; spi_ce0      ; spi_sck     ; 2.000        ; 3.186      ; 4.622      ;
; 0.555 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[22] ; spi_ce0      ; spi_sck     ; 2.000        ; 3.186      ; 4.622      ;
; 0.555 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[21] ; spi_ce0      ; spi_sck     ; 2.000        ; 3.186      ; 4.622      ;
; 0.555 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[9]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.186      ; 4.622      ;
; 0.567 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[47] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.461      ; 5.885      ;
; 0.567 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.461      ; 5.885      ;
; 0.567 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.461      ; 5.885      ;
; 0.567 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.461      ; 5.885      ;
; 0.567 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.461      ; 5.885      ;
; 0.567 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.461      ; 5.885      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                             ;
+----------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.395    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.798      ; 2.441      ;
; 0.454    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.798      ; 2.382      ;
; 0.492    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.812      ; 2.358      ;
; 0.495    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.812      ; 2.355      ;
; 0.498    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.935      ; 2.475      ;
; 0.504    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.812      ; 2.346      ;
; 0.525    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.027      ; 2.540      ;
; 0.535    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.934      ; 2.437      ;
; 0.540    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.935      ; 2.433      ;
; 0.576    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.934      ; 2.396      ;
; 0.577    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.782      ; 2.243      ;
; 0.594    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.938      ; 2.382      ;
; 0.595    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.027      ; 2.470      ;
; 0.604    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.930      ; 2.364      ;
; 0.669    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.935      ; 2.304      ;
; 0.671    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.027      ; 2.394      ;
; 0.672    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.279      ; 1.645      ;
; 0.679    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.027      ; 2.386      ;
; 0.712    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.935      ; 2.261      ;
; 0.781    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.798      ; 2.055      ;
; 0.810    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.291      ; 1.519      ;
; 0.824    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.938      ; 2.152      ;
; 0.842    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.291      ; 1.487      ;
; 0.848    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.812      ; 2.002      ;
; 0.888    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.603      ; 1.753      ;
; 0.891    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.603      ; 1.750      ;
; 0.901    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.946      ; 2.083      ;
; 0.929    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.603      ; 1.712      ;
; 0.932    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.930      ; 2.036      ;
; 0.955    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.938      ; 2.021      ;
; 0.969    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.946      ; 2.015      ;
; 1.174    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.264      ; 1.128      ;
; 2494.399 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.151     ; 5.471      ;
; 2494.502 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.151     ; 5.368      ;
; 2494.551 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.151     ; 5.319      ;
; 2494.750 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.003      ; 5.274      ;
; 2494.853 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.003      ; 5.171      ;
; 2494.902 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.003      ; 5.122      ;
; 2495.284 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.151     ; 4.586      ;
; 2495.285 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.151     ; 4.585      ;
; 2495.407 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.319      ; 4.980      ;
; 2495.415 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.787      ; 5.440      ;
; 2495.416 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.289      ; 4.941      ;
; 2495.501 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.572      ; 5.139      ;
; 2495.508 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 1.028      ; 5.588      ;
; 2495.534 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.371     ; 4.116      ;
; 2495.554 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.151     ; 4.316      ;
; 2495.558 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.355     ; 4.108      ;
; 2495.592 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.542      ; 5.018      ;
; 2495.600 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.781      ; 5.249      ;
; 2495.635 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.003      ; 4.389      ;
; 2495.636 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.003      ; 4.388      ;
; 2495.639 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.371     ; 4.011      ;
; 2495.643 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.667      ; 5.092      ;
; 2495.661 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.355     ; 4.005      ;
; 2495.686 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.566      ; 4.948      ;
; 2495.705 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.371     ; 3.945      ;
; 2495.709 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.078     ; 4.234      ;
; 2495.710 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.079      ; 4.390      ;
; 2495.710 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.355     ; 3.956      ;
; 2495.777 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.536      ; 4.827      ;
; 2495.828 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.661      ; 4.901      ;
; 2495.831 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.414      ; 4.651      ;
; 2495.870 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.371     ; 3.780      ;
; 2495.963 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.371     ; 3.687      ;
; 2495.970 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 1.061      ; 5.159      ;
; 2495.970 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.371     ; 3.680      ;
; 2496.029 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.371     ; 3.621      ;
; 2496.057 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.695      ; 4.706      ;
; 2496.079 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.061     ; 3.881      ;
; 2496.080 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.694      ; 4.682      ;
; 2496.087 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.061     ; 3.873      ;
; 2496.101 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.371     ; 3.549      ;
; 2496.150 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.371     ; 3.500      ;
; 2496.157 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.171     ; 3.693      ;
; 2496.169 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.690      ; 4.589      ;
; 2496.172 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.151     ; 3.698      ;
; 2496.180 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.060     ; 3.781      ;
; 2496.238 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.136      ; 3.919      ;
; 2496.242 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.689      ; 4.515      ;
; 2496.244 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.437      ; 4.261      ;
; 2496.256 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 1.156      ; 4.968      ;
; 2496.265 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.688      ; 4.491      ;
; 2496.265 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.040     ; 3.716      ;
; 2496.310 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.059      ; 3.770      ;
; 2496.315 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.021     ; 3.685      ;
; 2496.327 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.083     ; 3.611      ;
; 2496.350 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.151     ; 3.520      ;
; 2496.354 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.684      ; 4.398      ;
; 2496.375 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.049     ; 3.597      ;
; 2496.385 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 1.066      ; 4.749      ;
; 2496.393 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 1.028      ; 4.703      ;
; 2496.394 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.969      ; 4.643      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
+----------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                       ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.846 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.519     ; 2.377      ;
; 1.132 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.262     ; 2.348      ;
; 1.138 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.553     ; 2.051      ;
; 1.158 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.260     ; 2.324      ;
; 1.178 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.260     ; 2.304      ;
; 1.186 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.262     ; 2.294      ;
; 1.209 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.262     ; 2.271      ;
; 1.210 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.260     ; 2.272      ;
; 1.218 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.262     ; 2.262      ;
; 1.226 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.173     ; 2.343      ;
; 1.243 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.262     ; 2.237      ;
; 1.246 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.175     ; 2.321      ;
; 1.260 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.175     ; 2.307      ;
; 1.264 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.518     ; 1.960      ;
; 1.266 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.175     ; 2.301      ;
; 1.280 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.183     ; 2.279      ;
; 1.295 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.183     ; 2.264      ;
; 1.320 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.173     ; 2.249      ;
; 1.325 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.379     ; 2.287      ;
; 1.350 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.087     ; 2.554      ;
; 1.391 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.260     ; 2.091      ;
; 1.394 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.090      ; 2.687      ;
; 1.400 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.074      ; 2.416      ;
; 1.431 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.064      ; 2.375      ;
; 1.438 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.260     ; 2.044      ;
; 1.457 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.064      ; 2.349      ;
; 1.471 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.262     ; 2.009      ;
; 1.472 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.066      ; 2.336      ;
; 1.473 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.066      ; 2.335      ;
; 1.474 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.229     ; 2.039      ;
; 1.476 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.260     ; 2.006      ;
; 1.480 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.074      ; 2.336      ;
; 1.481 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.262     ; 1.999      ;
; 1.481 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.069      ; 2.330      ;
; 1.482 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.153      ; 2.413      ;
; 1.497 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.074      ; 2.319      ;
; 1.498 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.074      ; 2.318      ;
; 1.503 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.069      ; 2.308      ;
; 1.511 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.224     ; 2.007      ;
; 1.513 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.074      ; 2.303      ;
; 1.515 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.066      ; 2.293      ;
; 1.517 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.261     ; 1.964      ;
; 1.517 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.260     ; 1.965      ;
; 1.520 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.069      ; 2.291      ;
; 1.521 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.161      ; 2.382      ;
; 1.525 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.064      ; 2.281      ;
; 1.526 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.074      ; 2.290      ;
; 1.529 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.262     ; 1.951      ;
; 1.537 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.064      ; 2.269      ;
; 1.539 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.261     ; 1.942      ;
; 1.542 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.261     ; 1.939      ;
; 1.546 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.175     ; 2.021      ;
; 1.546 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.347      ; 2.792      ;
; 1.551 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.074      ; 2.265      ;
; 1.556 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.173     ; 2.013      ;
; 1.558 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.261     ; 1.923      ;
; 1.561 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.074      ; 2.255      ;
; 1.579 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.173     ; 1.990      ;
; 1.580 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.069      ; 2.231      ;
; 1.580 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.173     ; 1.989      ;
; 1.581 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.151      ; 2.312      ;
; 1.583 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.173     ; 1.986      ;
; 1.584 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.153      ; 2.311      ;
; 1.586 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.153      ; 2.309      ;
; 1.597 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.173     ; 1.972      ;
; 1.600 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.173     ; 1.969      ;
; 1.601 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.261     ; 1.880      ;
; 1.603 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.161      ; 2.300      ;
; 1.615 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.173     ; 1.954      ;
; 1.623 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.087     ; 2.281      ;
; 1.628 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.151      ; 2.265      ;
; 1.633 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.089     ; 2.269      ;
; 1.669 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.156      ; 2.229      ;
; 1.686 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.156      ; 2.212      ;
; 1.696 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.344     ; 1.951      ;
; 1.716 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.002     ; 2.273      ;
; 1.745 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.069      ; 2.066      ;
; 1.760 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.074      ; 2.056      ;
; 1.770 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.074      ; 2.046      ;
; 1.781 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.066      ; 2.027      ;
; 1.784 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.074      ; 2.032      ;
; 1.784 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.000      ; 2.207      ;
; 1.791 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.074      ; 2.025      ;
; 1.793 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.066      ; 2.015      ;
; 1.798 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.074      ; 2.018      ;
; 1.801 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.261     ; 1.680      ;
; 1.805 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.064      ; 2.001      ;
; 1.806 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.261     ; 1.675      ;
; 1.812 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.064      ; 1.994      ;
; 1.815 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.261     ; 1.666      ;
; 1.815 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.156      ; 2.083      ;
; 1.816 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.074      ; 2.000      ;
; 1.817 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.151      ; 2.076      ;
; 1.821 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.074      ; 1.995      ;
; 1.823 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.069      ; 1.988      ;
; 1.827 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.161      ; 2.076      ;
; 1.827 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.074      ; 1.989      ;
; 1.827 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.151      ; 2.066      ;
; 1.837 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.151      ; 2.056      ;
; 1.841 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.069      ; 1.970      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.041 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.521      ; 3.222      ;
; 1.082 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.177      ; 2.837      ;
; 1.095 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.177      ; 2.824      ;
; 1.249 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.177      ; 2.670      ;
; 1.341 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.820      ; 3.221      ;
; 1.356 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.521      ; 2.907      ;
; 1.356 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.182      ; 2.568      ;
; 1.357 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.521      ; 2.906      ;
; 1.368 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.820      ; 3.194      ;
; 1.375 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.820      ; 3.187      ;
; 1.375 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.820      ; 3.187      ;
; 1.378 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.825      ; 3.189      ;
; 1.384 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.841      ; 3.199      ;
; 1.389 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.820      ; 3.173      ;
; 1.390 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.177      ; 2.529      ;
; 1.391 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.521      ; 2.872      ;
; 1.403 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.177      ; 2.516      ;
; 1.404 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.825      ; 3.163      ;
; 1.404 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.820      ; 3.158      ;
; 1.404 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.177      ; 2.515      ;
; 1.413 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.820      ; 3.149      ;
; 1.425 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.820      ; 3.137      ;
; 1.427 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.825      ; 3.140      ;
; 1.427 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.820      ; 3.135      ;
; 1.458 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.521      ; 2.805      ;
; 1.472 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.825      ; 3.095      ;
; 1.486 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.841      ; 3.097      ;
; 1.503 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.825      ; 3.064      ;
; 1.509 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.841      ; 3.074      ;
; 1.557 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.825      ; 3.010      ;
; 1.573 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.820      ; 2.989      ;
; 1.583 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.996      ; 3.404      ;
; 1.587 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.996      ; 3.400      ;
; 1.603 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.836      ; 2.975      ;
; 1.607 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.836      ; 2.971      ;
; 1.635 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.825      ; 2.932      ;
; 1.638 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.820      ; 2.924      ;
; 1.668 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.820      ; 2.894      ;
; 1.669 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.182      ; 2.255      ;
; 1.704 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.841      ; 2.879      ;
; 1.711 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.841      ; 2.872      ;
; 1.745 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.841      ; 2.838      ;
; 1.754 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.825      ; 2.813      ;
; 1.765 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.825      ; 2.802      ;
; 1.775 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.820      ; 2.787      ;
; 1.779 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.820      ; 2.783      ;
; 1.786 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.820      ; 2.776      ;
; 1.792 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.825      ; 2.775      ;
; 1.810 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.521      ; 2.453      ;
; 1.812 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.825      ; 2.755      ;
; 1.816 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.841      ; 2.767      ;
; 1.831 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.825      ; 2.736      ;
; 1.832 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.836      ; 2.746      ;
; 1.847 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.825      ; 2.720      ;
; 1.881 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.825      ; 2.686      ;
; 1.895 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.841      ; 2.688      ;
; 1.905 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.836      ; 2.673      ;
; 1.926 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.841      ; 2.657      ;
; 1.981 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.841      ; 2.602      ;
; 2.043 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.012      ; 2.960      ;
; 2.046 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.012      ; 2.957      ;
; 2.070 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.820      ; 2.492      ;
; 2.074 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.836      ; 2.504      ;
; 2.092 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.996      ; 2.895      ;
; 2.094 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.996      ; 2.893      ;
; 2.099 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.995      ; 2.887      ;
; 2.106 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.836      ; 2.472      ;
; 2.167 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.825      ; 2.400      ;
; 2.204 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.825      ; 2.363      ;
; 2.222 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.825      ; 2.345      ;
; 2.277 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.012      ; 2.726      ;
; 2.279 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.012      ; 2.724      ;
; 2.328 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.981      ; 2.644      ;
; 2.394 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.012      ; 2.609      ;
; 2.395 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.012      ; 2.608      ;
; 2.416 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.012      ; 2.587      ;
; 2.417 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.012      ; 2.586      ;
; 2.484 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.825      ; 2.083      ;
; 2.501 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.996      ; 2.486      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866_clk'                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                      ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; 1.069 ; ad9866_adio[10]                                                                                                                    ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.869      ; 6.364      ;
; 1.075 ; ad9866_adio[9]                                                                                                                     ; agc_goodlvl                                                  ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.869      ; 6.358      ;
; 1.076 ; ad9866_adio[9]                                                                                                                     ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.869      ; 6.357      ;
; 1.146 ; ad9866_adio[11]                                                                                                                    ; agc_goodlvl                                                  ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.869      ; 6.287      ;
; 1.152 ; ad9866_adio[11]                                                                                                                    ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.869      ; 6.281      ;
; 1.243 ; ad9866_clk                                                                                                                         ; ad9866_rxclk                                                 ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.539      ;
; 1.243 ; ad9866_clk                                                                                                                         ; ad9866_txclk                                                 ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.539      ;
; 1.373 ; ad9866_adio[10]                                                                                                                    ; agc_goodlvl                                                  ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.869      ; 6.060      ;
; 1.395 ; ad9866_adio[5]                                                                                                                     ; adcpipe[0][5]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.206      ; 5.812      ;
; 1.422 ; ad9866_adio[8]                                                                                                                     ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.869      ; 6.011      ;
; 1.434 ; spi_slave:spi_slave_rx_inst|treg[47]                                                                                               ; spi_miso                                                     ; spi_sck         ; ad9866_clk  ; 15.000       ; -3.614     ; 8.922      ;
; 1.521 ; ad9866_adio[4]                                                                                                                     ; adcpipe[1][4]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.464      ; 5.944      ;
; 1.541 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[8]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.987     ; 7.035      ;
; 1.550 ; ad9866_adio[5]                                                                                                                     ; adcpipe[1][5]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.582      ; 6.033      ;
; 1.566 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[7]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.001     ; 6.996      ;
; 1.587 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[5]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.069     ; 6.907      ;
; 1.591 ; ad9866_adio[7]                                                                                                                     ; adcpipe[0][7]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.541      ; 5.951      ;
; 1.593 ; ad9866_adio[7]                                                                                                                     ; adcpipe[1][7]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.541      ; 5.949      ;
; 1.599 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.960     ; 7.004      ;
; 1.629 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.018     ; 6.916      ;
; 1.644 ; ad9866_adio[1]                                                                                                                     ; adcpipe[1][1]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.276      ; 5.633      ;
; 1.655 ; ad9866_adio[10]                                                                                                                    ; adcpipe[0][10]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.490      ; 5.836      ;
; 1.744 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[9]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.862     ; 6.957      ;
; 1.754 ; ad9866_adio[4]                                                                                                                     ; adcpipe[0][4]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.895      ; 5.142      ;
; 1.888 ; ad9866_adio[11]                                                                                                                    ; adcpipe[1][11]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.842      ; 5.955      ;
; 1.900 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[6]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.001     ; 6.662      ;
; 1.922 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[4]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.069     ; 6.572      ;
; 1.958 ; ad9866_adio[1]                                                                                                                     ; adcpipe[0][1]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.489      ; 5.532      ;
; 1.989 ; spi_slave:spi_slave_rx2_inst|treg[47]                                                                                              ; spi_miso                                                     ; spi_sck         ; ad9866_clk  ; 15.000       ; -3.598     ; 8.383      ;
; 2.012 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.960     ; 6.591      ;
; 2.042 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.018     ; 6.503      ;
; 2.077 ; ad9866_adio[11]                                                                                                                    ; adcpipe[0][11]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.848      ; 5.772      ;
; 2.084 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.106     ; 11.394     ;
; 2.089 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[6]                                                 ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.044     ; 6.430      ;
; 2.101 ; ad9866_adio[3]                                                                                                                     ; adcpipe[1][3]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.173      ; 5.073      ;
; 2.103 ; ad9866_adio[3]                                                                                                                     ; adcpipe[0][3]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.173      ; 5.071      ;
; 2.121 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                   ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.002     ; 6.440      ;
; 2.122 ; ad9866_adio[0]                                                                                                                     ; adcpipe[0][0]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.443      ; 5.322      ;
; 2.122 ; ad9866_adio[2]                                                                                                                     ; adcpipe[0][2]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.508      ; 5.387      ;
; 2.124 ; ad9866_adio[9]                                                                                                                     ; adcpipe[1][9]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.838      ; 5.715      ;
; 2.128 ; ad9866_adio[10]                                                                                                                    ; adcpipe[1][10]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.202      ; 5.075      ;
; 2.161 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.106     ; 11.317     ;
; 2.161 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[3]                                                   ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.043     ; 6.359      ;
; 2.165 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[3]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.949     ; 6.449      ;
; 2.172 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[2]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.949     ; 6.442      ;
; 2.173 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.106     ; 11.305     ;
; 2.179 ; ad9866_adio[6]                                                                                                                     ; adcpipe[0][6]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.718      ; 5.540      ;
; 2.181 ; ad9866_adio[6]                                                                                                                     ; adcpipe[1][6]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.718      ; 5.538      ;
; 2.190 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                               ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.128     ; 6.245      ;
; 2.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[5]                                                   ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.077     ; 6.287      ;
; 2.202 ; ad9866_adio[9]                                                                                                                     ; adcpipe[0][9]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.278      ; 5.077      ;
; 2.203 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                               ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.102     ; 6.258      ;
; 2.241 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.106     ; 11.237     ;
; 2.247 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.167     ; 6.149      ;
; 2.267 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.157     ; 11.160     ;
; 2.270 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.071     ; 6.222      ;
; 2.291 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.106     ; 11.187     ;
; 2.306 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[4]                                                   ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.117     ; 6.140      ;
; 2.307 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[9]                                                   ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.066     ; 6.190      ;
; 2.318 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.167     ; 6.078      ;
; 2.351 ; ad9866_adio[2]                                                                                                                     ; adcpipe[1][2]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.579      ; 5.229      ;
; 2.353 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.592      ; 11.823     ;
; 2.356 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.157     ; 11.071     ;
; 2.363 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                               ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.083     ; 6.117      ;
; 2.374 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[38]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.592      ; 11.802     ;
; 2.381 ; ad9866_adio[8]                                                                                                                     ; adcpipe[1][8]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.803      ; 5.423      ;
; 2.391 ; ad9866_adio[0]                                                                                                                     ; adcpipe[1][0]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.524      ; 5.134      ;
; 2.410 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.157     ; 11.017     ;
; 2.437 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.167     ; 5.959      ;
; 2.448 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.106     ; 11.030     ;
; 2.450 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[0]                                                   ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.002     ; 6.111      ;
; 2.460 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[8]                                                   ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.081     ; 6.022      ;
; 2.477 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][12] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.170     ; 10.937     ;
; 2.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[10]                                                  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.100     ; 5.986      ;
; 2.479 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][12] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.170     ; 10.935     ;
; 2.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[7]                                                 ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.044     ; 6.038      ;
; 2.490 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.157     ; 10.937     ;
; 2.495 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.541      ; 11.630     ;
; 2.513 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[41]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.592      ; 11.663     ;
; 2.516 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[38]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.541      ; 11.609     ;
; 2.518 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.156     ; 10.910     ;
; 2.538 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[2]                                                   ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.043     ; 5.982      ;
; 2.540 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.157     ; 10.887     ;
; 2.542 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][12] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.170     ; 10.872     ;
; 2.557 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.906     ; 6.100      ;
; 2.559 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][12] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.170     ; 10.855     ;
; 2.560 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[6]                                                   ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.053     ; 5.950      ;
; 2.562 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.156     ; 10.866     ;
; 2.563 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[1]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.116     ; 5.884      ;
; 2.570 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                               ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.128     ; 5.865      ;
; 2.582 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                               ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.102     ; 5.879      ;
; 2.583 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[0]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.949     ; 6.031      ;
; 2.593 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.549      ; 11.540     ;
; 2.595 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.156     ; 10.833     ;
; 2.598 ; ad9866_adio[8]                                                                                                                     ; adcpipe[0][8]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 4.143      ; 5.546      ;
; 2.599 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.542      ; 11.527     ;
; 2.607 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.156     ; 10.821     ;
; 2.609 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][12] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.170     ; 10.805     ;
; 2.611 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.136     ; 10.837     ;
; 2.613 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[39]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.592      ; 11.563     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'virt_ad9866_rxclk'                                                                                                 ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 22.304 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.384     ; 8.292      ;
; 23.914 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.609     ; 6.457      ;
; 24.077 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.440     ; 6.463      ;
; 24.699 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.570     ; 5.711      ;
; 25.460 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.396     ; 5.124      ;
; 25.717 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.344     ; 4.919      ;
; 26.065 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.396     ; 4.519      ;
; 26.081 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.537     ; 4.362      ;
; 26.444 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.381     ; 4.155      ;
; 26.567 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.360     ; 4.053      ;
; 27.346 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.366     ; 3.268      ;
; 27.382 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.350     ; 3.248      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_10mhz'                                                                                                                                               ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 93.147 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.772      ;
; 93.147 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.772      ;
; 93.147 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.772      ;
; 93.147 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.772      ;
; 93.147 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.772      ;
; 93.147 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.772      ;
; 93.147 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.772      ;
; 93.147 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.772      ;
; 93.147 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.772      ;
; 93.147 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.772      ;
; 93.147 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.772      ;
; 93.183 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.736      ;
; 93.183 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.736      ;
; 93.183 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.736      ;
; 93.183 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.736      ;
; 93.183 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.736      ;
; 93.183 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.736      ;
; 93.183 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.736      ;
; 93.183 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.736      ;
; 93.183 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.736      ;
; 93.183 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.736      ;
; 93.183 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.736      ;
; 93.355 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.564      ;
; 93.355 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.564      ;
; 93.355 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.564      ;
; 93.355 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.564      ;
; 93.355 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.564      ;
; 93.355 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.564      ;
; 93.355 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.564      ;
; 93.355 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.564      ;
; 93.355 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.564      ;
; 93.355 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.564      ;
; 93.355 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.564      ;
; 93.372 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.548      ;
; 93.372 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.548      ;
; 93.372 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.548      ;
; 93.372 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.548      ;
; 93.372 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.548      ;
; 93.408 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.512      ;
; 93.408 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.512      ;
; 93.408 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.512      ;
; 93.408 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.512      ;
; 93.408 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.512      ;
; 93.528 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.391      ;
; 93.528 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.391      ;
; 93.528 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.391      ;
; 93.528 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.391      ;
; 93.528 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.391      ;
; 93.528 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.391      ;
; 93.528 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.391      ;
; 93.528 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.391      ;
; 93.528 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.391      ;
; 93.528 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.391      ;
; 93.528 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 6.391      ;
; 93.580 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.340      ;
; 93.580 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.340      ;
; 93.580 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.340      ;
; 93.580 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.340      ;
; 93.580 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.340      ;
; 93.753 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.167      ;
; 93.753 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.167      ;
; 93.753 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.167      ;
; 93.753 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.167      ;
; 93.753 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.167      ;
; 93.911 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.009      ;
; 93.963 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.956      ;
; 94.222 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.700      ;
; 94.274 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.647      ;
; 94.336 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 5.584      ;
; 94.372 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 5.548      ;
; 94.421 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 5.499      ;
; 94.430 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 5.490      ;
; 94.466 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 5.454      ;
; 94.473 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.446      ;
; 94.497 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.422      ;
; 94.497 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.422      ;
; 94.497 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.422      ;
; 94.497 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.422      ;
; 94.497 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.422      ;
; 94.497 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.422      ;
; 94.497 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.422      ;
; 94.497 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.422      ;
; 94.497 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.422      ;
; 94.497 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.422      ;
; 94.497 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.422      ;
; 94.498 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.421      ;
; 94.498 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.421      ;
; 94.498 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.421      ;
; 94.498 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.421      ;
; 94.498 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.421      ;
; 94.498 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.421      ;
; 94.498 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.421      ;
; 94.498 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.421      ;
; 94.498 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.421      ;
; 94.498 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.421      ;
; 94.498 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.421      ;
; 94.544 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 5.376      ;
; 94.571 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.348      ;
; 94.571 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.348      ;
; 94.571 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.348      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 1037.942 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.183     ; 3.539      ;
; 1037.942 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.183     ; 3.539      ;
; 1037.942 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.183     ; 3.539      ;
; 1037.942 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.183     ; 3.539      ;
; 1037.942 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.183     ; 3.539      ;
; 1037.942 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.183     ; 3.539      ;
; 1037.942 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.183     ; 3.539      ;
; 1037.942 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.183     ; 3.539      ;
; 1037.942 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.183     ; 3.539      ;
; 1037.942 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.183     ; 3.539      ;
; 1038.273 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0100  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.183     ; 3.208      ;
; 1038.354 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.183     ; 3.127      ;
; 1039.270 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|char_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.183     ; 2.211      ;
; 1039.670 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0000  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.183     ; 1.811      ;
; 2599.699 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 4.336      ;
; 2599.699 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 4.336      ;
; 2599.699 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 4.336      ;
; 2599.699 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 4.336      ;
; 2599.699 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 4.336      ;
; 2599.699 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 4.336      ;
; 2599.699 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 4.336      ;
; 2599.699 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 4.336      ;
; 2599.699 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 4.336      ;
; 2600.294 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.133     ; 3.740      ;
; 2600.294 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.133     ; 3.740      ;
; 2600.294 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.133     ; 3.740      ;
; 2600.294 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.133     ; 3.740      ;
; 2600.294 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.133     ; 3.740      ;
; 2600.294 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.133     ; 3.740      ;
; 2600.294 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.133     ; 3.740      ;
; 2600.294 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.133     ; 3.740      ;
; 2600.294 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.133     ; 3.740      ;
; 2602.328 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 1.707      ;
; 2602.328 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 1.707      ;
; 2602.395 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 1.640      ;
; 5203.168 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.087      ;
; 5203.168 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.087      ;
; 5203.168 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.087      ;
; 5203.168 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.087      ;
; 5203.168 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.087      ;
; 5203.168 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.087      ;
; 5203.168 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.087      ;
; 5203.168 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.087      ;
; 5203.168 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.087      ;
; 5203.168 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.087      ;
; 5203.224 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.031      ;
; 5203.224 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.031      ;
; 5203.224 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.031      ;
; 5203.224 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.031      ;
; 5203.224 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.031      ;
; 5203.224 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.031      ;
; 5203.224 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.031      ;
; 5203.224 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.031      ;
; 5203.224 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.031      ;
; 5203.224 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.031      ;
; 5203.244 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.011      ;
; 5203.244 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.011      ;
; 5203.244 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.011      ;
; 5203.244 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.011      ;
; 5203.244 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.011      ;
; 5203.244 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.011      ;
; 5203.244 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.011      ;
; 5203.244 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.011      ;
; 5203.244 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.011      ;
; 5203.244 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.011      ;
; 5203.273 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 4.982      ;
; 5203.273 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 4.982      ;
; 5203.273 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 4.982      ;
; 5203.273 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 4.982      ;
; 5203.273 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 4.982      ;
; 5203.273 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 4.982      ;
; 5203.273 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 4.982      ;
; 5203.273 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 4.982      ;
; 5203.273 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 4.982      ;
; 5203.273 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 4.982      ;
; 5203.389 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.865      ;
; 5203.389 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.865      ;
; 5203.389 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.865      ;
; 5203.389 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.865      ;
; 5203.389 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.865      ;
; 5203.389 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.865      ;
; 5203.389 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.865      ;
; 5203.389 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.865      ;
; 5203.389 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.865      ;
; 5203.389 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.865      ;
; 5203.389 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.865      ;
; 5203.389 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.865      ;
; 5203.389 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.865      ;
; 5203.389 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.865      ;
; 5203.389 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.865      ;
; 5203.389 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.865      ;
; 5203.389 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.865      ;
; 5203.389 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.865      ;
; 5203.398 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 4.857      ;
; 5203.398 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 4.857      ;
; 5203.398 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 4.857      ;
; 5203.398 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 4.857      ;
; 5203.398 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 4.857      ;
; 5203.398 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 4.857      ;
; 5203.398 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 4.857      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                 ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2495.522 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 4.805      ;
; 2495.737 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 4.590      ;
; 2496.049 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.293      ; 4.292      ;
; 2496.301 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.293      ; 4.040      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.516 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.293      ; 3.825      ;
; 2496.745 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 3.582      ;
; 2496.747 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 3.580      ;
; 2496.943 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.979      ;
; 2496.944 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.978      ;
; 2496.965 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.293      ; 3.376      ;
; 2496.988 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.934      ;
; 2496.989 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.933      ;
; 2497.026 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 3.301      ;
; 2497.031 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 3.296      ;
; 2497.063 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.293      ; 3.278      ;
; 2497.091 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 3.236      ;
; 2497.092 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 3.235      ;
; 2497.120 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 3.207      ;
; 2497.138 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.293      ; 3.203      ;
; 2497.159 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.763      ;
; 2497.159 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.763      ;
; 2497.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.292      ; 3.155      ;
; 2497.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.718      ;
; 2497.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.718      ;
; 2497.218 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.278      ; 3.108      ;
; 2497.246 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 3.081      ;
; 2497.295 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 2.626      ;
; 2497.296 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 2.625      ;
; 2497.438 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 2.889      ;
; 2497.439 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 2.888      ;
; 2497.448 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 2.879      ;
; 2497.461 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 2.866      ;
; 2497.464 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.293      ; 2.877      ;
; 2497.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.293      ; 2.851      ;
; 2497.511 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 2.410      ;
; 2497.511 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 2.410      ;
; 2497.551 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.371      ;
; 2497.552 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.370      ;
; 2497.564 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.358      ;
; 2497.600 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.322      ;
; 2497.617 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 2.306      ;
; 2497.635 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 2.288      ;
; 2497.641 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.278      ; 2.685      ;
; 2497.655 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.267      ;
; 2497.656 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.266      ;
; 2497.682 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.240      ;
; 2497.683 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.239      ;
; 2497.736 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 2.591      ;
; 2497.761 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.161      ;
; 2497.763 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.159      ;
; 2497.764 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.293      ; 2.577      ;
; 2497.769 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 2.154      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                            ;
+-----------+------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33326.468 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.785      ;
; 33326.468 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.785      ;
; 33326.468 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.785      ;
; 33326.468 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.785      ;
; 33326.468 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.785      ;
; 33326.468 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.785      ;
; 33326.468 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.785      ;
; 33326.468 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.785      ;
; 33326.468 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.785      ;
; 33326.639 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|key_state.PREDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.613      ;
; 33326.701 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|key_state.PREDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.551      ;
; 33326.841 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.414      ;
; 33326.841 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.414      ;
; 33326.841 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.414      ;
; 33326.841 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.414      ;
; 33326.841 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.414      ;
; 33326.841 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.414      ;
; 33326.841 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.414      ;
; 33326.841 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.414      ;
; 33326.841 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.414      ;
; 33327.033 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.220      ;
; 33327.033 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.220      ;
; 33327.033 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.220      ;
; 33327.033 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.220      ;
; 33327.033 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.220      ;
; 33327.033 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.220      ;
; 33327.033 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.220      ;
; 33327.033 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.220      ;
; 33327.033 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.220      ;
; 33327.051 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.202      ;
; 33327.051 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.202      ;
; 33327.051 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.202      ;
; 33327.051 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.202      ;
; 33327.051 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.202      ;
; 33327.051 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.202      ;
; 33327.051 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.202      ;
; 33327.051 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.202      ;
; 33327.051 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.202      ;
; 33327.067 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.189      ;
; 33327.067 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.189      ;
; 33327.067 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.189      ;
; 33327.067 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.189      ;
; 33327.067 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.189      ;
; 33327.067 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.189      ;
; 33327.067 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.189      ;
; 33327.067 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.189      ;
; 33327.067 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.189      ;
; 33327.167 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|key_state.DOTDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.085      ;
; 33327.172 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|key_state.PREDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.083      ;
; 33327.189 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|key_state.SENDDOT  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.063      ;
; 33327.214 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|key_state.DOTHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.038      ;
; 33327.234 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|key_state.PREDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.021      ;
; 33327.238 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|key_state.PREDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.017      ;
; 33327.300 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|key_state.PREDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.955      ;
; 33327.312 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 5.944      ;
; 33327.312 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 5.944      ;
; 33327.312 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 5.944      ;
; 33327.312 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 5.944      ;
; 33327.312 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 5.944      ;
; 33327.312 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 5.944      ;
; 33327.312 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 5.944      ;
; 33327.312 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 5.944      ;
; 33327.312 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 5.944      ;
; 33327.389 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|key_state.DASHHELD ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 5.863      ;
; 33327.406 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.849      ;
; 33327.406 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.849      ;
; 33327.406 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.849      ;
; 33327.406 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.849      ;
; 33327.406 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.849      ;
; 33327.406 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.849      ;
; 33327.406 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.849      ;
; 33327.406 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.849      ;
; 33327.406 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.849      ;
; 33327.424 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.831      ;
; 33327.424 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.831      ;
; 33327.424 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.831      ;
; 33327.424 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.831      ;
; 33327.424 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.831      ;
; 33327.424 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.831      ;
; 33327.424 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.831      ;
; 33327.424 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.831      ;
; 33327.424 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.831      ;
; 33327.426 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 5.830      ;
; 33327.426 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 5.830      ;
; 33327.426 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 5.830      ;
; 33327.426 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 5.830      ;
; 33327.426 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 5.830      ;
; 33327.426 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 5.830      ;
; 33327.426 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 5.830      ;
; 33327.426 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 5.830      ;
; 33327.426 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 5.830      ;
; 33327.440 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.076     ; 5.818      ;
; 33327.440 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.076     ; 5.818      ;
; 33327.440 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.076     ; 5.818      ;
; 33327.440 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.076     ; 5.818      ;
; 33327.440 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.076     ; 5.818      ;
; 33327.440 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.076     ; 5.818      ;
; 33327.440 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.076     ; 5.818      ;
; 33327.440 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.076     ; 5.818      ;
; 33327.440 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.076     ; 5.818      ;
+-----------+------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.350 ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[35]                                     ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[35]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.437      ; 0.999      ;
; 0.362 ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[38]                                    ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[38]                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.437      ; 1.011      ;
; 0.374 ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[28]                         ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[28]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.446      ; 1.032      ;
; 0.430 ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[9]                                      ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[9]                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.364      ; 1.006      ;
; 0.449 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[7]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.159      ; 0.820      ;
; 0.456 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[1]                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.159      ; 0.827      ;
; 0.462 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[37]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[37]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.552      ; 1.226      ;
; 0.485 ; agc_nearclip                                                                                                                       ; agc_nearclip                                                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.487 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[27]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[27]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.552      ; 1.251      ;
; 0.492 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.107      ; 0.811      ;
; 0.497 ; agc_delaycnt[0]                                                                                                                    ; agc_delaycnt[0]                                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.758      ;
; 0.502 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.327      ; 1.041      ;
; 0.507 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[3]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.109      ; 0.828      ;
; 0.510 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[12][0]                                                                             ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[13][2]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.777      ;
; 0.512 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity5                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.779      ;
; 0.512 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.780      ;
; 0.512 ; receiver:receiver_inst|cordic:cordic_inst|Z[8][6]                                                                                  ; receiver:receiver_inst|cordic:cordic_inst|Z[9][6]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.778      ;
; 0.513 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity5                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.779      ;
; 0.514 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[2]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.110      ; 0.836      ;
; 0.515 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[2]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.109      ; 0.836      ;
; 0.516 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[2]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.107      ; 0.835      ;
; 0.517 ; transmitter:transmitter_inst|CicInterpM5:in2|dx0[19]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|x1[20]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.785      ;
; 0.522 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[13][5]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[14][5]                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.785      ;
; 0.524 ; agc_delaycnt[21]                                                                                                                   ; agc_delaycnt[21]                                                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.785      ;
; 0.524 ; transmitter:transmitter_inst|FirInterp8_1024:fi|counter[9]                                                                         ; transmitter:transmitter_inst|FirInterp8_1024:fi|counter[9]                                                                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.785      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][2]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][2]                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.792      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; receiver:receiver_inst|cordic:cordic_inst|Z[2][0]                                                                                  ; receiver:receiver_inst|cordic:cordic_inst|Z[3][0]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.796      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.796      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.793      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.372 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.235      ; 0.819      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.501 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.104      ; 0.817      ;
; 0.530 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.242      ; 0.984      ;
; 0.535 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.803      ;
; 0.540 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.811      ;
; 0.540 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.811      ;
; 0.551 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.818      ;
; 0.553 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.820      ;
; 0.565 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.025      ; 0.802      ;
; 0.650 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.042     ; 0.820      ;
; 0.721 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.025      ; 0.958      ;
; 0.723 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.315      ; 1.250      ;
; 0.742 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 1.010      ;
; 0.742 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.906      ; 1.902      ;
; 0.748 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.914      ; 1.916      ;
; 0.752 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.037      ; 2.043      ;
; 0.794 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.242      ; 1.248      ;
; 0.805 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 1.076      ;
; 0.807 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 1.078      ;
; 0.810 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 1.077      ;
; 0.815 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.242      ; 1.269      ;
; 0.831 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 1.099      ;
; 0.838 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 1.109      ;
; 0.848 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.042     ; 1.018      ;
; 0.860 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.446      ; 1.518      ;
; 0.894 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.906      ; 2.054      ;
; 0.901 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.810      ; 1.965      ;
; 0.901 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.114      ; 1.227      ;
; 0.905 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.755      ; 1.914      ;
; 0.907 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.059     ; 1.060      ;
; 0.951 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.074      ; 1.237      ;
; 0.978 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.060      ; 2.292      ;
; 0.980 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 1.238      ;
; 0.989 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.083      ; 1.284      ;
; 1.006 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.446      ; 1.664      ;
; 1.018 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 1.285      ;
; 1.022 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.059     ; 1.175      ;
; 1.023 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.003     ; 1.232      ;
; 1.026 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.003     ; 1.235      ;
; 1.029 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.003     ; 1.238      ;
; 1.051 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.010     ; 1.253      ;
; 1.051 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.010     ; 1.253      ;
; 1.061 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.671      ; 1.986      ;
; 1.077 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.060      ; 2.391      ;
; 1.080 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.051     ; 1.241      ;
; 1.083 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.133      ; 1.428      ;
; 1.085 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.003     ; 1.294      ;
; 1.091 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.914      ; 2.259      ;
; 1.101 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.572      ; 1.927      ;
; 1.113 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.540      ; 1.907      ;
; 1.113 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.314      ; 1.639      ;
; 1.121 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.066     ; 1.267      ;
; 1.125 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 1.393      ;
; 1.131 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.056     ; 1.287      ;
; 1.134 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.886      ; 2.274      ;
; 1.139 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.053      ; 2.446      ;
; 1.146 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.204      ; 1.562      ;
; 1.150 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.108      ; 1.470      ;
; 1.153 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.097      ; 1.462      ;
; 1.154 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.937      ; 2.345      ;
; 1.157 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.136     ; 1.233      ;
; 1.159 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.909      ; 2.322      ;
; 1.165 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.097      ; 1.474      ;
; 1.187 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.778      ; 2.219      ;
; 1.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.295      ; 1.710      ;
; 1.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.162      ; 2.621      ;
; 1.212 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.034      ; 2.500      ;
; 1.225 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.003     ; 1.434      ;
; 1.239 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.164      ; 1.615      ;
; 1.258 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.049     ; 1.421      ;
; 1.274 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.034      ; 2.562      ;
; 1.277 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.101      ; 1.590      ;
; 1.281 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 1.548      ;
; 1.287 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.050      ; 2.591      ;
; 1.294 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.065      ; 2.613      ;
; 1.302 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.245      ; 1.759      ;
; 1.303 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.003     ; 1.512      ;
; 1.303 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.037      ; 2.594      ;
; 1.311 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.011      ; 2.576      ;
; 1.312 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.049     ; 1.475      ;
; 1.315 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.694      ; 2.263      ;
; 1.321 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.075      ; 1.608      ;
; 1.321 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.162      ; 2.737      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.454 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.493 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.785      ;
; 0.502 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.712 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.003      ;
; 0.739 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.030      ;
; 0.741 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.465      ;
; 0.743 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.034      ;
; 0.746 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[1]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[8]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[2]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[3]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.041      ;
; 0.750 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.042      ;
; 0.752 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.475      ;
; 0.756 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.479      ;
; 0.760 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.052      ;
; 0.763 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.773 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.065      ;
; 0.775 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.499      ;
; 0.777 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.501      ;
; 0.779 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.503      ;
; 0.784 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.507      ;
; 0.784 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.507      ;
; 0.784 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.507      ;
; 0.791 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.515      ;
; 0.796 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.519      ;
; 0.798 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.522      ;
; 0.798 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.522      ;
; 0.814 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.538      ;
; 0.820 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.544      ;
; 0.821 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.544      ;
; 0.829 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.552      ;
; 0.834 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.557      ;
; 0.839 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.562      ;
; 0.851 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.142      ;
; 0.863 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[5]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.154      ;
; 0.868 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[6]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.159      ;
; 0.871 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.162      ;
; 0.875 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[0]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.166      ;
; 0.877 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[7]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.168      ;
; 0.891 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.182      ;
; 0.948 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.240      ;
; 1.100 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.102 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.394      ;
; 1.103 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.827      ;
; 1.105 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[2]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.396      ;
; 1.105 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[7]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.396      ;
; 1.108 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.109 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[0]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.109 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.111 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
; 1.111 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.403      ;
; 1.111 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.403      ;
; 1.114 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.405      ;
; 1.117 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.120 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.412      ;
; 1.120 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.412      ;
; 1.121 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.413      ;
; 1.125 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.416      ;
; 1.134 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.425      ;
; 1.231 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.523      ;
; 1.232 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.524      ;
; 1.232 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.524      ;
; 1.232 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.524      ;
; 1.232 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.523      ;
; 1.233 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.525      ;
; 1.240 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.532      ;
; 1.241 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.533      ;
; 1.241 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.533      ;
; 1.241 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.533      ;
; 1.241 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.532      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_10mhz'                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.758      ;
; 0.502 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.793      ;
; 0.503 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.794      ;
; 0.506 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.797      ;
; 0.558 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.850      ;
; 0.698 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.990      ;
; 0.699 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.991      ;
; 0.699 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.991      ;
; 0.700 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.992      ;
; 0.703 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.995      ;
; 0.709 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.001      ;
; 0.736 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.028      ;
; 0.736 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.028      ;
; 0.736 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.028      ;
; 0.737 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.029      ;
; 0.738 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.739 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.033      ;
; 0.742 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.743 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.034      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.043      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.043      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.763 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.056      ;
; 0.767 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.060      ;
; 0.768 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.059      ;
; 0.806 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.098      ;
; 0.810 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.102      ;
; 0.814 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.106      ;
; 0.815 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.107      ;
; 0.816 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.108      ;
; 0.824 ; ad9866:ad9866_inst|sclk                            ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.116      ;
; 0.825 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.117      ;
; 0.826 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.118      ;
; 0.826 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.118      ;
; 0.829 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.121      ;
; 0.829 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.121      ;
; 0.909 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.201      ;
; 0.909 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.200      ;
; 0.910 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.202      ;
; 0.911 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.203      ;
; 0.951 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.243      ;
; 0.957 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.249      ;
; 0.957 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.249      ;
; 0.967 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.259      ;
; 1.029 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.320      ;
; 1.029 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.320      ;
; 1.029 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.320      ;
; 1.051 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.342      ;
; 1.072 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.364      ;
; 1.089 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.082      ; 1.383      ;
; 1.091 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.383      ;
; 1.091 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.383      ;
; 1.092 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.093 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.385      ;
; 1.093 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.385      ;
; 1.093 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.094 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
; 1.095 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.386      ;
; 1.095 ; counter[21]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.386      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                        ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.455 ; iambic:iambic_inst|keyer_out             ; iambic:iambic_inst|keyer_out             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|key_state.SENDDOT     ; iambic:iambic_inst|key_state.SENDDOT     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|key_state.DASHDELAY   ; iambic:iambic_inst|key_state.DASHDELAY   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|key_state.DOTDELAY    ; iambic:iambic_inst|key_state.DOTDELAY    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|key_state.LETTERSPACE ; iambic:iambic_inst|key_state.LETTERSPACE ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.511 ; iambic:iambic_inst|delay[17]             ; iambic:iambic_inst|delay[17]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.802      ;
; 0.529 ; iambic:iambic_inst|key_state.SENDDOT     ; iambic:iambic_inst|key_state.DOTDELAY    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.820      ;
; 0.544 ; iambic:iambic_inst|dash_memory           ; iambic:iambic_inst|key_state.PREDASH     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.835      ;
; 0.671 ; iambic:iambic_inst|dot_memory            ; iambic:iambic_inst|key_state.00000       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.962      ;
; 0.685 ; iambic:iambic_inst|key_state.DOTDELAY    ; iambic:iambic_inst|key_state.DOTHELD     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.976      ;
; 0.742 ; iambic:iambic_inst|key_state.DASHDELAY   ; iambic:iambic_inst|dot_memory            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.033      ;
; 0.745 ; iambic:iambic_inst|key_state.DASHDELAY   ; iambic:iambic_inst|key_state.DASHHELD    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.036      ;
; 0.757 ; iambic:iambic_inst|delay[7]              ; iambic:iambic_inst|delay[7]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.047      ;
; 0.763 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.053      ;
; 0.763 ; iambic:iambic_inst|delay[5]              ; iambic:iambic_inst|delay[5]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.053      ;
; 0.763 ; iambic:iambic_inst|delay[9]              ; iambic:iambic_inst|delay[9]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.054      ;
; 0.764 ; iambic:iambic_inst|delay[11]             ; iambic:iambic_inst|delay[11]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; iambic:iambic_inst|delay[15]             ; iambic:iambic_inst|delay[15]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; iambic:iambic_inst|delay[14]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; iambic:iambic_inst|delay[13]             ; iambic:iambic_inst|delay[13]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; iambic:iambic_inst|key_state.PREDOT      ; iambic:iambic_inst|key_state.SENDDOT     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; iambic:iambic_inst|delay[1]              ; iambic:iambic_inst|delay[1]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.056      ;
; 0.767 ; iambic:iambic_inst|delay[3]              ; iambic:iambic_inst|delay[3]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.057      ;
; 0.767 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[2]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.057      ;
; 0.768 ; iambic:iambic_inst|delay[16]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.059      ;
; 0.773 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.063      ;
; 0.782 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.072      ;
; 0.791 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[0]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.081      ;
; 0.805 ; iambic:iambic_inst|dash_memory           ; iambic:iambic_inst|key_state.00000       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.096      ;
; 0.830 ; iambic:iambic_inst|dash_memory           ; iambic:iambic_inst|key_state.DOTHELD     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.121      ;
; 0.867 ; iambic:iambic_inst|key_state.DOTDELAY    ; iambic:iambic_inst|dash_memory           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.158      ;
; 0.938 ; iambic:iambic_inst|key_state.LETTERSPACE ; iambic:iambic_inst|dot_memory            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.229      ;
; 0.938 ; iambic:iambic_inst|key_state.LETTERSPACE ; iambic:iambic_inst|dash_memory           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.229      ;
; 0.945 ; iambic:iambic_inst|key_state.DOTHELD     ; iambic:iambic_inst|key_state.PREDOT      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.236      ;
; 1.013 ; iambic:iambic_inst|dot_memory            ; iambic:iambic_inst|key_state.DASHHELD    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.304      ;
; 1.059 ; iambic:iambic_inst|key_state.SENDDASH    ; iambic:iambic_inst|keyer_out             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.350      ;
; 1.111 ; iambic:iambic_inst|delay[7]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.401      ;
; 1.117 ; iambic:iambic_inst|delay[9]              ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.408      ;
; 1.117 ; iambic:iambic_inst|delay[5]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.407      ;
; 1.118 ; iambic:iambic_inst|delay[11]             ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.409      ;
; 1.119 ; iambic:iambic_inst|delay[13]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; iambic:iambic_inst|delay[15]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; iambic:iambic_inst|delay[1]              ; iambic:iambic_inst|delay[2]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.410      ;
; 1.121 ; iambic:iambic_inst|delay[3]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.411      ;
; 1.124 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[5]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.414      ;
; 1.125 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[13]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.416      ;
; 1.126 ; iambic:iambic_inst|delay[14]             ; iambic:iambic_inst|delay[15]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.417      ;
; 1.126 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[11]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.417      ;
; 1.128 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[3]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.418      ;
; 1.129 ; iambic:iambic_inst|delay[16]             ; iambic:iambic_inst|delay[17]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.420      ;
; 1.129 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[1]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.419      ;
; 1.133 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.423      ;
; 1.134 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[7]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.424      ;
; 1.134 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.425      ;
; 1.135 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.426      ;
; 1.135 ; iambic:iambic_inst|delay[14]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.426      ;
; 1.137 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.427      ;
; 1.138 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[2]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.428      ;
; 1.140 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[9]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.433      ;
; 1.143 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.433      ;
; 1.149 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.442      ;
; 1.200 ; iambic:iambic_inst|key_state.DOTHELD     ; iambic:iambic_inst|key_state.PREDASH     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.491      ;
; 1.229 ; iambic:iambic_inst|key_state.00000       ; iambic:iambic_inst|key_state.PREDOT      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.520      ;
; 1.231 ; iambic:iambic_inst|key_state.DASHHELD    ; iambic:iambic_inst|key_state.PREDOT      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.522      ;
; 1.239 ; iambic:iambic_inst|delay[7]              ; iambic:iambic_inst|delay[9]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.532      ;
; 1.248 ; iambic:iambic_inst|delay[9]              ; iambic:iambic_inst|delay[11]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.539      ;
; 1.248 ; iambic:iambic_inst|delay[5]              ; iambic:iambic_inst|delay[7]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.538      ;
; 1.248 ; iambic:iambic_inst|delay[7]              ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; iambic:iambic_inst|delay[11]             ; iambic:iambic_inst|delay[13]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.540      ;
; 1.250 ; iambic:iambic_inst|delay[13]             ; iambic:iambic_inst|delay[15]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.541      ;
; 1.250 ; iambic:iambic_inst|delay[15]             ; iambic:iambic_inst|delay[17]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.541      ;
; 1.251 ; iambic:iambic_inst|delay[1]              ; iambic:iambic_inst|delay[3]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.541      ;
; 1.252 ; iambic:iambic_inst|delay[3]              ; iambic:iambic_inst|delay[5]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.542      ;
; 1.257 ; iambic:iambic_inst|delay[9]              ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.548      ;
; 1.257 ; iambic:iambic_inst|delay[5]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.547      ;
; 1.258 ; iambic:iambic_inst|delay[11]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.549      ;
; 1.259 ; iambic:iambic_inst|delay[13]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.550      ;
; 1.260 ; iambic:iambic_inst|delay[1]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.550      ;
; 1.261 ; iambic:iambic_inst|delay[3]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.551      ;
; 1.264 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[7]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.554      ;
; 1.265 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[15]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.556      ;
; 1.266 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[13]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.557      ;
; 1.266 ; iambic:iambic_inst|delay[14]             ; iambic:iambic_inst|delay[17]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.557      ;
; 1.268 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[5]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.558      ;
; 1.269 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[3]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.559      ;
; 1.271 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[9]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.564      ;
; 1.273 ; iambic:iambic_inst|dash_memory           ; iambic:iambic_inst|dash_memory           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.564      ;
; 1.273 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.563      ;
; 1.274 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.565      ;
; 1.275 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.566      ;
; 1.277 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.567      ;
; 1.278 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.568      ;
; 1.280 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[11]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.573      ;
; 1.280 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.573      ;
; 1.289 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.582      ;
; 1.292 ; iambic:iambic_inst|key_state.SENDDASH    ; iambic:iambic_inst|dash_memory           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.583      ;
; 1.330 ; iambic:iambic_inst|key_state.00000       ; iambic:iambic_inst|key_state.00000       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.621      ;
; 1.352 ; iambic:iambic_inst|key_state.SENDDASH    ; iambic:iambic_inst|key_state.DASHDELAY   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.643      ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.488 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.779      ;
; 0.535 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.826      ;
; 0.536 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.827      ;
; 0.538 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.829      ;
; 0.552 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.843      ;
; 0.627 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.918      ;
; 0.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.940      ;
; 0.669 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.960      ;
; 0.722 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.013      ;
; 0.728 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.019      ;
; 0.734 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.025      ;
; 0.734 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.025      ;
; 0.736 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.027      ;
; 0.744 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.035      ;
; 0.749 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.040      ;
; 0.753 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.044      ;
; 0.763 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.054      ;
; 0.778 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.069      ;
; 0.784 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.075      ;
; 0.785 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.076      ;
; 0.786 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.077      ;
; 0.794 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.085      ;
; 0.795 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.086      ;
; 0.821 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.112      ;
; 0.837 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.128      ;
; 0.859 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.150      ;
; 0.859 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.150      ;
; 0.925 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.216      ;
; 0.927 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.218      ;
; 0.927 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.218      ;
; 0.929 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.220      ;
; 1.038 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.101      ; 1.351      ;
; 1.041 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.332      ;
; 1.183 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.078      ; 1.473      ;
; 1.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.477      ;
; 1.224 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.078      ; 1.514      ;
; 1.231 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.081      ; 1.524      ;
; 1.237 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.528      ;
; 1.260 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.551      ;
; 1.260 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.551      ;
; 1.297 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.081      ; 1.590      ;
; 1.298 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.078      ; 1.588      ;
; 1.306 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.597      ;
; 1.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.440      ; 2.051      ;
; 1.382 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.439      ; 2.075      ;
; 1.516 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.807      ;
; 1.517 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.808      ;
; 1.520 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.811      ;
; 1.549 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.840      ;
; 1.551 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.842      ;
; 1.554 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.845      ;
; 1.566 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.078      ; 1.856      ;
; 1.572 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.864      ;
; 1.578 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.869      ;
; 1.610 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.901      ;
; 1.619 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.440      ; 2.313      ;
; 1.634 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.925      ;
; 1.695 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.440      ; 2.389      ;
; 1.695 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.986      ;
; 1.704 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.454      ; 2.412      ;
; 1.730 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 2.022      ;
; 1.751 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 2.043      ;
; 1.783 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.439      ; 2.476      ;
; 1.787 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.078      ;
; 1.787 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.078      ;
; 1.799 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.454      ; 2.507      ;
; 1.819 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.110      ;
; 1.819 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.110      ;
; 1.832 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.440      ; 2.526      ;
; 1.838 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.078      ; 2.128      ;
; 1.859 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.439      ; 2.552      ;
; 1.859 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.440      ; 2.553      ;
; 1.897 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.188      ;
; 1.903 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.078      ; 2.193      ;
; 1.904 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.195      ;
; 1.904 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.195      ;
; 1.930 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.454      ; 2.638      ;
; 1.940 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.231      ;
; 1.964 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.439      ; 2.657      ;
; 1.975 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.440      ; 2.669      ;
; 2.009 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.440      ; 2.703      ;
; 2.108 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.440      ; 2.802      ;
; 2.114 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.454      ; 2.822      ;
; 2.134 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.078      ; 2.424      ;
; 2.135 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.078      ; 2.425      ;
; 2.137 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.438      ; 2.829      ;
; 2.145 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.439      ; 2.838      ;
; 2.152 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.439      ; 2.845      ;
; 2.174 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.453      ; 2.881      ;
; 2.184 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.454      ; 2.892      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_sck'                                                                                                                        ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.455 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.672      ; 3.369      ;
; 0.455 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.672      ; 3.369      ;
; 0.455 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.672      ; 3.369      ;
; 0.455 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[30]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.672      ; 3.369      ;
; 0.455 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[28]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.672      ; 3.369      ;
; 0.455 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[23]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.672      ; 3.369      ;
; 0.455 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.672      ; 3.369      ;
; 0.455 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[19]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.672      ; 3.369      ;
; 0.455 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[18]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.672      ; 3.369      ;
; 0.455 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[17]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.672      ; 3.369      ;
; 0.455 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[16]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.672      ; 3.369      ;
; 0.455 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[15]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.672      ; 3.369      ;
; 0.455 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[14]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.672      ; 3.369      ;
; 0.455 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[13]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.672      ; 3.369      ;
; 0.455 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.672      ; 3.369      ;
; 0.455 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.672      ; 3.369      ;
; 0.491 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rdata[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.116      ; 0.819      ;
; 0.494 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|done      ; spi_ce1      ; spi_sck     ; 0.000        ; 3.433      ; 4.169      ;
; 0.513 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.898      ; 3.653      ;
; 0.513 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.898      ; 3.653      ;
; 0.513 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.898      ; 3.653      ;
; 0.523 ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_slave:spi_slave_rx_inst|treg[43]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.793      ;
; 0.523 ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.794      ;
; 0.524 ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_slave:spi_slave_rx_inst|treg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_slave:spi_slave_rx_inst|treg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.795      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.795      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_slave:spi_slave_rx_inst|treg[45]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_slave:spi_slave_rx_inst|treg[40]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_slave:spi_slave_rx_inst|treg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_slave:spi_slave_rx_inst|treg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.796      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_slave:spi_slave_rx_inst|treg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.796      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.527 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.796      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_slave:spi_slave_rx_inst|treg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.793      ;
; 0.527 ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.796      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|treg[41] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.796      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.796      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|treg[15] ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.796      ;
; 0.529 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.795      ;
; 0.529 ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_slave:spi_slave_rx_inst|treg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.796      ;
; 0.529 ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_slave:spi_slave_rx_inst|treg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.796      ;
; 0.530 ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_slave:spi_slave_rx_inst|treg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.797      ;
; 0.542 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.696      ; 3.480      ;
; 0.542 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.696      ; 3.480      ;
; 0.542 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.696      ; 3.480      ;
; 0.542 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.696      ; 3.480      ;
; 0.542 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.696      ; 3.480      ;
; 0.542 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.696      ; 3.480      ;
; 0.542 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.696      ; 3.480      ;
; 0.542 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.696      ; 3.480      ;
; 0.542 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.696      ; 3.480      ;
; 0.542 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.696      ; 3.480      ;
; 0.542 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.696      ; 3.480      ;
; 0.542 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.696      ; 3.480      ;
; 0.542 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.696      ; 3.480      ;
; 0.542 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.696      ; 3.480      ;
; 0.548 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.938      ; 3.728      ;
; 0.548 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.938      ; 3.728      ;
; 0.549 ; spi_slave:spi_slave_rx2_inst|rreg[21] ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.818      ;
; 0.549 ; spi_slave:spi_slave_rx2_inst|rreg[18] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.818      ;
; 0.550 ; spi_slave:spi_slave_rx2_inst|rreg[23] ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.819      ;
; 0.550 ; spi_slave:spi_slave_rx2_inst|rreg[16] ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.819      ;
; 0.550 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rreg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.818      ;
; 0.551 ; spi_slave:spi_slave_rx2_inst|rreg[17] ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.820      ;
; 0.551 ; spi_slave:spi_slave_rx2_inst|rreg[15] ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.820      ;
; 0.551 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rreg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.819      ;
; 0.552 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.821      ;
; 0.552 ; spi_slave:spi_slave_rx2_inst|rreg[22] ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.821      ;
; 0.552 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rreg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.819      ;
; 0.552 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rreg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.818      ;
; 0.552 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.820      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_slave:spi_slave_rx_inst|rreg[8]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_slave:spi_slave_rx_inst|rreg[33]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_slave:spi_slave_rx_inst|rreg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.818      ;
; 0.555 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.821      ;
; 0.555 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.821      ;
; 0.555 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rreg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.819      ;
; 0.555 ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_slave:spi_slave_rx_inst|rreg[18]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.819      ;
; 0.555 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_slave:spi_slave_rx_inst|rreg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.819      ;
; 0.555 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_slave:spi_slave_rx_inst|rreg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.819      ;
; 0.556 ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_slave:spi_slave_rx_inst|rreg[16]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.820      ;
; 0.565 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[11]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.648      ; 3.455      ;
; 0.565 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[6]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.648      ; 3.455      ;
; 0.565 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[5]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.648      ; 3.455      ;
; 0.565 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[4]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.648      ; 3.455      ;
; 0.565 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[3]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.648      ; 3.455      ;
; 0.565 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.648      ; 3.455      ;
; 0.565 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[1]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.648      ; 3.455      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.719 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.275      ; 2.236      ;
; 0.788 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.290      ; 2.320      ;
; 0.790 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.290      ; 2.322      ;
; 0.831 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.290      ; 2.363      ;
; 0.833 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.290      ; 2.365      ;
; 0.943 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.290      ; 2.475      ;
; 0.947 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.290      ; 2.479      ;
; 0.966 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.260      ; 2.468      ;
; 0.966 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.146      ; 1.921      ;
; 1.051 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.275      ; 2.568      ;
; 1.052 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.275      ; 2.569      ;
; 1.074 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.290      ; 2.606      ;
; 1.077 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.290      ; 2.609      ;
; 1.109 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.273      ; 2.624      ;
; 1.181 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.146      ; 2.136      ;
; 1.210 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.146      ; 2.165      ;
; 1.213 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.146      ; 2.168      ;
; 1.299 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.157      ; 2.265      ;
; 1.324 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.157      ; 2.290      ;
; 1.360 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.142      ; 2.311      ;
; 1.387 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.161      ; 2.357      ;
; 1.431 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.161      ; 2.401      ;
; 1.444 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.275      ; 2.961      ;
; 1.448 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.275      ; 2.965      ;
; 1.473 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.146      ; 2.428      ;
; 1.498 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.146      ; 2.453      ;
; 1.502 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.161      ; 2.472      ;
; 1.520 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.146      ; 2.475      ;
; 1.544 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.146      ; 2.499      ;
; 1.546 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.142      ; 2.497      ;
; 1.549 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.142      ; 2.500      ;
; 1.570 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.146      ; 2.525      ;
; 1.577 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.161      ; 2.547      ;
; 1.584 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.146      ; 2.539      ;
; 1.584 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.853      ; 2.246      ;
; 1.589 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.157      ; 2.555      ;
; 1.596 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.161      ; 2.566      ;
; 1.596 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.146      ; 2.551      ;
; 1.607 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.161      ; 2.577      ;
; 1.624 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.161      ; 2.594      ;
; 1.644 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.142      ; 2.595      ;
; 1.651 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.157      ; 2.617      ;
; 1.725 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.146      ; 2.680      ;
; 1.747 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.142      ; 2.698      ;
; 1.758 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.142      ; 2.709      ;
; 1.765 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.161      ; 2.735      ;
; 1.775 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.146      ; 2.730      ;
; 1.785 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.528      ; 2.122      ;
; 1.804 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.146      ; 2.759      ;
; 1.830 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.157      ; 2.796      ;
; 1.839 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.157      ; 2.805      ;
; 1.845 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.142      ; 2.796      ;
; 1.855 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.853      ; 2.517      ;
; 1.870 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.146      ; 2.825      ;
; 1.882 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.142      ; 2.833      ;
; 1.883 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.161      ; 2.853      ;
; 1.885 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.142      ; 2.836      ;
; 1.888 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.142      ; 2.839      ;
; 1.899 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.142      ; 2.850      ;
; 1.902 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.142      ; 2.853      ;
; 1.906 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.161      ; 2.876      ;
; 1.912 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.146      ; 2.867      ;
; 1.913 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.142      ; 2.864      ;
; 1.917 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.853      ; 2.579      ;
; 1.918 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.142      ; 2.869      ;
; 1.919 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.142      ; 2.870      ;
; 1.922 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.146      ; 2.877      ;
; 1.924 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.146      ; 2.879      ;
; 1.940 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.853      ; 2.602      ;
; 1.942 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.853      ; 2.604      ;
; 1.960 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.142      ; 2.911      ;
; 1.997 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.524      ; 2.330      ;
; 1.998 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.524      ; 2.331      ;
; 2.022 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.524      ; 2.355      ;
; 2.066 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.528      ; 2.403      ;
; 2.143 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.524      ; 2.476      ;
; 2.229 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.524      ; 2.562      ;
; 2.232 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.853      ; 2.894      ;
; 2.260 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.524      ; 2.593      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.860 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.229      ; 1.331      ;
; 0.864 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.229      ; 1.335      ;
; 1.055 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.232      ; 1.529      ;
; 1.061 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.229      ; 1.532      ;
; 1.073 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.232      ; 1.547      ;
; 1.074 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.232      ; 1.548      ;
; 1.075 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.148      ; 1.465      ;
; 1.087 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.232      ; 1.561      ;
; 1.090 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.229      ; 1.561      ;
; 1.090 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.232      ; 1.564      ;
; 1.100 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.231      ; 1.573      ;
; 1.122 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.148      ; 1.512      ;
; 1.145 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.231      ; 1.618      ;
; 1.172 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.146      ; 1.560      ;
; 1.182 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.146      ; 1.570      ;
; 1.300 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.229      ; 1.771      ;
; 1.313 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.148      ; 1.703      ;
; 1.343 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.231      ; 1.816      ;
; 1.345 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.146      ; 1.733      ;
; 1.362 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.148      ; 1.752      ;
; 1.371 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.146      ; 1.759      ;
; 1.386 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.148      ; 1.776      ;
; 1.393 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.149      ; 1.784      ;
; 1.403 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.149      ; 1.794      ;
; 1.421 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.149      ; 1.812      ;
; 1.498 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.443      ; 1.750      ;
; 1.508 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.443      ; 1.760      ;
; 1.527 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.448      ; 1.784      ;
; 1.528 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.438      ; 1.775      ;
; 1.529 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.440      ; 1.778      ;
; 1.533 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.438      ; 1.780      ;
; 1.535 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.448      ; 1.792      ;
; 1.535 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.443      ; 1.787      ;
; 1.544 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.443      ; 1.796      ;
; 1.554 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.448      ; 1.811      ;
; 1.554 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.448      ; 1.811      ;
; 1.554 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.438      ; 1.801      ;
; 1.556 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.231      ; 2.029      ;
; 1.557 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.448      ; 1.814      ;
; 1.559 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.448      ; 1.816      ;
; 1.562 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.443      ; 1.814      ;
; 1.563 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.100      ; 1.472      ;
; 1.563 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.100      ; 1.472      ;
; 1.568 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.443      ; 1.820      ;
; 1.573 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.438      ; 1.820      ;
; 1.575 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.099     ; 1.718      ;
; 1.580 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.101      ; 1.490      ;
; 1.586 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.440      ; 1.835      ;
; 1.586 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.443      ; 1.838      ;
; 1.587 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.440      ; 1.836      ;
; 1.587 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.440      ; 1.836      ;
; 1.588 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.438      ; 1.835      ;
; 1.589 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.098      ; 1.496      ;
; 1.592 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.448      ; 1.849      ;
; 1.595 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.360      ; 1.764      ;
; 1.598 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.076      ; 1.483      ;
; 1.600 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.365      ; 1.774      ;
; 1.601 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.100      ; 1.510      ;
; 1.604 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.229      ; 2.075      ;
; 1.606 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.440      ; 1.855      ;
; 1.606 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.440      ; 1.855      ;
; 1.609 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.448      ; 1.866      ;
; 1.611 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.438      ; 1.858      ;
; 1.614 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.100      ; 1.523      ;
; 1.614 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.440      ; 1.863      ;
; 1.615 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.357      ; 1.781      ;
; 1.621 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.357      ; 1.787      ;
; 1.621 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.355      ; 1.785      ;
; 1.622 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.100      ; 1.531      ;
; 1.628 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.438      ; 1.875      ;
; 1.628 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.438      ; 1.875      ;
; 1.640 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.365      ; 1.814      ;
; 1.642 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.443      ; 1.894      ;
; 1.643 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.365      ; 1.817      ;
; 1.651 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.357      ; 1.817      ;
; 1.652 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.365      ; 1.826      ;
; 1.654 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.355      ; 1.818      ;
; 1.655 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.355      ; 1.819      ;
; 1.656 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.360      ; 1.825      ;
; 1.662 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.365      ; 1.836      ;
; 1.665 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.365      ; 1.839      ;
; 1.671 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.146      ; 2.059      ;
; 1.673 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.148      ; 2.063      ;
; 1.675 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.365      ; 1.849      ;
; 1.679 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.365      ; 1.853      ;
; 1.682 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.357      ; 1.848      ;
; 1.686 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.360      ; 1.855      ;
; 1.700 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.017      ; 1.526      ;
; 1.712 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.017      ; 1.538      ;
; 1.713 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.017      ; 1.539      ;
; 1.716 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.443      ; 1.968      ;
; 1.722 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.443      ; 1.974      ;
; 1.766 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.438      ; 2.013      ;
; 1.771 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.601      ; 2.614      ;
; 1.802 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.448      ; 2.059      ;
; 1.809 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.440      ; 2.058      ;
; 1.810 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.360      ; 1.979      ;
; 1.829 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.365      ; 2.003      ;
; 1.837 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.365      ; 2.011      ;
; 1.838 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.440      ; 2.087      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'virt_ad9866_rxclk'                                                                                                  ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 14.658 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.184     ; 3.213      ;
; 14.693 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.199     ; 3.233      ;
; 15.353 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.194     ; 3.898      ;
; 15.469 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.213     ; 3.995      ;
; 15.822 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.228     ; 4.333      ;
; 15.871 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.363     ; 4.247      ;
; 16.122 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.178     ; 4.683      ;
; 16.323 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.228     ; 4.834      ;
; 17.028 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.395     ; 5.372      ;
; 17.476 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.270     ; 5.945      ;
; 17.695 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.432     ; 6.002      ;
; 19.612 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.217     ; 8.134      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_clk'                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_rxclk                                                               ;
; -2.123 ; 13.563       ; 15.686         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_txclk                                                               ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[0]               ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[10]              ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[11]              ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[12]              ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[13]              ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[14]              ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[15]              ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[16]              ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[17]              ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[1]               ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[2]               ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[3]               ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[4]               ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[5]               ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[6]               ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[7]               ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[8]               ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[9]               ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[18]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[19]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[20]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[21]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[22]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[23]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[24]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[25]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[26]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[27]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[28]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[29]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[30]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[31]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[32]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[33]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[34]                 ;
; 6.185  ; 6.586        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[35]                 ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_1  ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_1 ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_1 ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_1 ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_1 ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_1 ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_1 ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_1 ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_1 ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_1  ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_1  ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_1  ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_1  ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_1  ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_1  ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_1  ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_1  ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_1  ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[0]                  ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[10]                 ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[11]                 ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[12]                 ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[13]                 ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[14]                 ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[15]                 ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[16]                 ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[17]                 ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[1]                  ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[2]                  ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[3]                  ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[4]                  ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[5]                  ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[6]                  ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[7]                  ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[8]                  ;
; 6.189  ; 6.590        ; 0.401          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[9]                  ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[0]                   ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[10]                  ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[11]                  ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[12]                  ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[13]                  ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[14]                  ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[15]                  ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[16]                  ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[17]                  ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[1]                   ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[2]                   ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]                   ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]                   ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[5]                   ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[6]                   ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[7]                   ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[8]                   ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[9]                   ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[18]                     ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[19]                     ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[20]                     ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[21]                     ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[22]                     ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[23]                     ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[24]                     ;
; 6.200  ; 6.601        ; 0.401          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[25]                     ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_rxclk'                                     ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_rxclk ; Rise       ; ad9866_rxclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_txclk'                                     ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_txclk ; Rise       ; ad9866_txclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_sck'                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; 31.690 ; 31.910       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[32]   ;
; 31.690 ; 31.910       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[33]   ;
; 31.690 ; 31.910       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[34]   ;
; 31.690 ; 31.910       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[35]   ;
; 31.690 ; 31.910       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[36]   ;
; 31.690 ; 31.910       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[37]   ;
; 31.690 ; 31.910       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[38]   ;
; 31.690 ; 31.910       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[39]   ;
; 31.690 ; 31.910       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[40]   ;
; 31.690 ; 31.910       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[41]   ;
; 31.690 ; 31.910       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[42]   ;
; 31.690 ; 31.910       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[43]   ;
; 31.690 ; 31.910       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[44]   ;
; 31.690 ; 31.910       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[45]   ;
; 31.690 ; 31.910       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[46]   ;
; 31.690 ; 31.910       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[47]   ;
; 31.699 ; 31.919       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[20]   ;
; 31.699 ; 31.919       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[21]   ;
; 31.711 ; 31.931       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[10]  ;
; 31.711 ; 31.931       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[11]  ;
; 31.711 ; 31.931       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[8]   ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[0]   ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[10]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[11]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[12]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[13]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[15]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[16]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[18]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[19]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[1]   ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[22]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[29]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[2]   ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[30]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[31]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[32]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[33]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[34]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[35]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[36]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[37]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[38]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[39]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[40]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[41]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[42]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[43]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[44]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[45]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[46]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[47]  ;
; 31.712 ; 31.932       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[9]   ;
; 31.713 ; 31.933       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[14]  ;
; 31.713 ; 31.933       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[17]  ;
; 31.713 ; 31.933       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[20]  ;
; 31.713 ; 31.933       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[21]  ;
; 31.713 ; 31.933       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[23]  ;
; 31.713 ; 31.933       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[24]  ;
; 31.713 ; 31.933       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[25]  ;
; 31.713 ; 31.933       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[26]  ;
; 31.713 ; 31.933       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[27]  ;
; 31.713 ; 31.933       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[28]  ;
; 31.713 ; 31.933       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[3]   ;
; 31.713 ; 31.933       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[4]   ;
; 31.713 ; 31.933       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[5]   ;
; 31.713 ; 31.933       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[6]   ;
; 31.713 ; 31.933       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[7]   ;
; 31.713 ; 31.933       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[8]   ;
; 31.715 ; 31.935       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[27]  ;
; 31.715 ; 31.935       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[28]  ;
; 31.715 ; 31.935       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[40]  ;
; 31.725 ; 31.945       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[22] ;
; 31.725 ; 31.945       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[40] ;
; 31.739 ; 31.959       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[16]   ;
; 31.739 ; 31.959       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[17]   ;
; 31.739 ; 31.959       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[18]   ;
; 31.739 ; 31.959       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[19]   ;
; 31.739 ; 31.959       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[20]   ;
; 31.739 ; 31.959       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[21]   ;
; 31.739 ; 31.959       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[22]   ;
; 31.739 ; 31.959       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[23]   ;
; 31.739 ; 31.959       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[24]   ;
; 31.739 ; 31.959       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[25]   ;
; 31.739 ; 31.959       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[26]   ;
; 31.739 ; 31.959       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[27]   ;
; 31.739 ; 31.959       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[28]   ;
; 31.739 ; 31.959       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[29]   ;
; 31.739 ; 31.959       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[30]   ;
; 31.739 ; 31.959       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[31]   ;
; 31.743 ; 31.963       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[0]    ;
; 31.743 ; 31.963       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[1]    ;
; 31.743 ; 31.963       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[2]    ;
; 31.743 ; 31.963       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[3]    ;
; 31.744 ; 31.964       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[10]   ;
; 31.744 ; 31.964       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[11]   ;
; 31.744 ; 31.964       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[12]   ;
; 31.744 ; 31.964       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[13]   ;
; 31.744 ; 31.964       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[14]   ;
; 31.744 ; 31.964       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[15]   ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10mhz'                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[1]              ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[2]              ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[3]              ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[4]              ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[5]              ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[6]              ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset             ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12] ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13] ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14] ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15] ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16] ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17] ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18] ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19] ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20] ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21] ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22] ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                            ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                           ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[12]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[13]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[14]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[15]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[16]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[17]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[18]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[19]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[20]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[21]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[22]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[23]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[0]                                       ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[1]                                       ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[2]                                       ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[3]                                       ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[4]                                       ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[5]                                       ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[0]                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[10]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[11]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[1]                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[2]                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[3]                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[4]                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[5]                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[6]                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[7]                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[8]                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[9]                                         ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[0]              ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]  ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]  ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]  ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]  ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]  ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]  ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]  ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]  ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]  ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]  ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[0]                                         ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[10]                                        ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[11]                                        ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[1]                                         ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[2]                                         ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[3]                                         ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[4]                                         ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[5]                                         ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[6]                                         ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'                                                          ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                    ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]~_Duplicate_1  ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]~_Duplicate_1 ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]~_Duplicate_1 ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]~_Duplicate_1 ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]~_Duplicate_1 ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]~_Duplicate_1 ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]~_Duplicate_1 ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]~_Duplicate_1 ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]~_Duplicate_1 ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]~_Duplicate_1  ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]~_Duplicate_1  ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]~_Duplicate_1  ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]~_Duplicate_1  ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]~_Duplicate_1  ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]~_Duplicate_1  ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]~_Duplicate_1  ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]~_Duplicate_1  ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]~_Duplicate_1  ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]~_Duplicate_1  ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]~_Duplicate_1  ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]~_Duplicate_1  ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]~_Duplicate_1  ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]~_Duplicate_1  ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]~_Duplicate_1  ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]~_Duplicate_1  ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]~_Duplicate_1  ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[26]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[26]~_Duplicate_1  ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[27]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[27]~_Duplicate_1  ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[28]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[28]~_Duplicate_1  ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[29]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[29]~_Duplicate_1  ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[30]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[30]~_Duplicate_1  ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[31]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[31]~_Duplicate_1  ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]                ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]               ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]               ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]               ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]               ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]               ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]               ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]               ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[17]               ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[1]                ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[2]                ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[3]                ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[4]                ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[5]                ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[6]                ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[7]                ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[8]                ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[9]                ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]              ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                           ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                    ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]               ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]               ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1  ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]               ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_1  ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]               ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_1  ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]               ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_1  ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]               ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_1  ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]               ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]~_Duplicate_1  ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]               ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]~_Duplicate_1  ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]               ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]~_Duplicate_1  ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1 ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1 ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1 ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1 ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1 ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1 ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1 ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1 ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1 ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1 ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1 ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1 ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1 ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1 ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1 ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1 ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]              ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1 ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]              ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1 ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]              ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1 ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]              ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1 ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]              ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1 ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]              ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1 ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]              ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1 ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]              ;
; 1249.635 ; 1250.036     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1 ;
; 1249.637 ; 1250.038     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 1249.637 ; 1250.038     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 1249.637 ; 1250.038     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 1249.637 ; 1250.038     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 1249.637 ; 1250.038     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; 1249.637 ; 1250.038     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 1249.637 ; 1250.038     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; 1249.637 ; 1250.038     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce1'                                                                                                                                                                   ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                            ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 1249.626 ; 1249.861     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.630 ; 1249.865     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.675 ; 1249.895     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; 1249.682 ; 1249.902     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ;
; 1249.682 ; 1249.902     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ;
; 1249.682 ; 1249.902     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; 1249.682 ; 1249.902     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; 1249.682 ; 1249.902     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; 1249.682 ; 1249.902     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; 1249.682 ; 1249.902     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; 1249.682 ; 1249.902     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; 1249.682 ; 1249.902     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; 1249.874 ; 1249.874     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a30|clk1                                                         ;
; 1249.874 ; 1249.874     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[4]|clk                                                                      ;
; 1249.876 ; 1249.876     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; spi_ce[1]~inputclkctrl|outclk                                                                                                     ;
; 1249.878 ; 1249.878     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a12|clk1                                                         ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a0|clk1                                                          ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a2|clk                                                            ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a3|clk                                                            ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a4|clk                                                            ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a5|clk                                                            ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a6|clk                                                            ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a7|clk                                                            ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a8|clk                                                            ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a9|clk                                                            ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity2|clk                                                               ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0]|clk                                                       ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]|clk                                                       ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[2]|clk                                                       ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[2]|clk                                                                      ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[6]|clk                                                                      ;
; 1249.881 ; 1249.881     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a0|clk                                                            ;
; 1249.881 ; 1249.881     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a1|clk                                                            ;
; 1249.881 ; 1249.881     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[0]|clk                                                                      ;
; 1249.881 ; 1249.881     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[1]|clk                                                                      ;
; 1249.881 ; 1249.881     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[3]|clk                                                                      ;
; 1249.881 ; 1249.881     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[5]|clk                                                                      ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce0'                                                                                                                                                                 ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 1249.704 ; 1249.892     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.704 ; 1249.892     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ;
; 1249.704 ; 1249.892     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ;
; 1249.709 ; 1249.897     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ;
; 1249.709 ; 1249.897     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                                ;
; 1249.714 ; 1249.949     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.718 ; 1249.953     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ;
; 1249.721 ; 1249.956     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ;
; 1249.721 ; 1249.956     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_we_reg       ;
; 1249.722 ; 1249.957     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ;
; 1249.723 ; 1249.958     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.723 ; 1249.958     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.723 ; 1249.958     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.723 ; 1249.958     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.723 ; 1249.958     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.723 ; 1249.958     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.723 ; 1249.958     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.723 ; 1249.958     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.723 ; 1249.958     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.723 ; 1249.958     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.723 ; 1249.958     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.723 ; 1249.958     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.725 ; 1249.960     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; 1249.725 ; 1249.960     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_we_reg        ;
; 1249.726 ; 1249.961     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; 1249.731 ; 1249.966     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ;
; 1249.731 ; 1249.966     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_we_reg       ;
; 1249.732 ; 1249.967     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ;
; 1249.732 ; 1249.967     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ;
; 1249.732 ; 1249.967     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_we_reg       ;
; 1249.733 ; 1249.968     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ;
; 1249.735 ; 1249.970     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.736 ; 1249.971     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 1249.736 ; 1249.971     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 1249.737 ; 1249.972     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; 1249.737 ; 1249.972     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; 1249.737 ; 1249.972     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_we_reg        ;
; 1249.738 ; 1249.973     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_we_reg       ;
; 1249.741 ; 1249.976     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ;
; 1249.744 ; 1249.932     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ;
; 1249.752 ; 1249.987     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 1249.752 ; 1249.987     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 1249.753 ; 1249.941     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ;
; 1249.753 ; 1249.941     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; 1249.753 ; 1249.988     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 1249.761 ; 1249.949     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]               ;
; 1249.761 ; 1249.949     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ;
; 1249.761 ; 1249.949     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ;
; 1249.761 ; 1249.949     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                                ;
; 1249.764 ; 1249.952     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ;
; 1249.764 ; 1249.952     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ;
; 1249.764 ; 1249.952     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;
; 1249.765 ; 1249.985     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; 1249.766 ; 1249.954     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ;
; 1249.766 ; 1249.986     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;
; 1249.766 ; 1249.954     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ;
; 1249.766 ; 1249.954     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ;
; 1249.766 ; 1249.954     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ;
; 1249.770 ; 1249.958     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ;
; 1249.770 ; 1249.958     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ;
; 1249.770 ; 1249.958     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;
; 1249.770 ; 1249.958     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                       ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                         ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 2603.860 ; 2604.080     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|char_PTT                                                                                                                    ;
; 2603.860 ; 2604.080     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|enable_hang                                                                                                                 ;
; 2603.860 ; 2604.080     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0000                                                                                                             ;
; 2603.860 ; 2604.080     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0010                                                                                                             ;
; 2603.860 ; 2604.080     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0100                                                                                                             ;
; 2603.860 ; 2604.080     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[0]                                                                                                            ;
; 2603.860 ; 2604.080     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[1]                                                                                                            ;
; 2603.860 ; 2604.080     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[2]                                                                                                            ;
; 2603.860 ; 2604.080     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[3]                                                                                                            ;
; 2603.860 ; 2604.080     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[4]                                                                                                            ;
; 2603.860 ; 2604.080     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[5]                                                                                                            ;
; 2603.860 ; 2604.080     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[6]                                                                                                            ;
; 2603.860 ; 2604.080     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[7]                                                                                                            ;
; 2603.860 ; 2604.080     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[8]                                                                                                            ;
; 2603.860 ; 2604.080     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[9]                                                                                                            ;
; 2603.920 ; 2604.108     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_PTT                                                                                                                    ;
; 2603.920 ; 2604.108     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_state                                                                                                                  ;
; 2603.920 ; 2604.108     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[0]                                                                                                               ;
; 2603.920 ; 2604.108     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[10]                                                                                                              ;
; 2603.920 ; 2604.108     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[11]                                                                                                              ;
; 2603.920 ; 2604.108     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[12]                                                                                                              ;
; 2603.920 ; 2604.108     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[13]                                                                                                              ;
; 2603.920 ; 2604.108     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[14]                                                                                                              ;
; 2603.920 ; 2604.108     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[15]                                                                                                              ;
; 2603.920 ; 2604.108     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[16]                                                                                                              ;
; 2603.920 ; 2604.108     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[17]                                                                                                              ;
; 2603.920 ; 2604.108     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[1]                                                                                                               ;
; 2603.920 ; 2604.108     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[2]                                                                                                               ;
; 2603.920 ; 2604.108     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[3]                                                                                                               ;
; 2603.920 ; 2604.108     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[4]                                                                                                               ;
; 2603.920 ; 2604.108     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[5]                                                                                                               ;
; 2603.920 ; 2604.108     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[6]                                                                                                               ;
; 2603.920 ; 2604.108     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[7]                                                                                                               ;
; 2603.920 ; 2604.108     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[8]                                                                                                               ;
; 2603.920 ; 2604.108     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[9]                                                                                                               ;
; 2603.922 ; 2604.157     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[0]                          ;
; 2603.922 ; 2604.157     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[10]                         ;
; 2603.922 ; 2604.157     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[11]                         ;
; 2603.922 ; 2604.157     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[12]                         ;
; 2603.922 ; 2604.157     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[13]                         ;
; 2603.922 ; 2604.157     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[14]                         ;
; 2603.922 ; 2604.157     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[15]                         ;
; 2603.922 ; 2604.157     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[1]                          ;
; 2603.922 ; 2604.157     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[2]                          ;
; 2603.922 ; 2604.157     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[3]                          ;
; 2603.922 ; 2604.157     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[4]                          ;
; 2603.922 ; 2604.157     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[5]                          ;
; 2603.922 ; 2604.157     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[6]                          ;
; 2603.922 ; 2604.157     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[7]                          ;
; 2603.922 ; 2604.157     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[8]                          ;
; 2603.922 ; 2604.157     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[9]                          ;
; 2603.923 ; 2604.158     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2603.923 ; 2604.158     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ;
; 2603.924 ; 2604.159     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[0]                          ;
; 2603.924 ; 2604.159     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[10]                         ;
; 2603.924 ; 2604.159     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[11]                         ;
; 2603.924 ; 2604.159     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[12]                         ;
; 2603.924 ; 2604.159     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[13]                         ;
; 2603.924 ; 2604.159     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[14]                         ;
; 2603.924 ; 2604.159     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[15]                         ;
; 2603.924 ; 2604.159     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[1]                          ;
; 2603.924 ; 2604.159     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[2]                          ;
; 2603.924 ; 2604.159     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[3]                          ;
; 2603.924 ; 2604.159     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[4]                          ;
; 2603.924 ; 2604.159     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[5]                          ;
; 2603.924 ; 2604.159     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[6]                          ;
; 2603.924 ; 2604.159     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[7]                          ;
; 2603.924 ; 2604.159     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[8]                          ;
; 2603.924 ; 2604.159     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[9]                          ;
; 2603.924 ; 2604.159     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2603.924 ; 2604.159     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_PTT                                                                                                                    ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_state                                                                                                                  ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[0]                                                                                                               ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[10]                                                                                                              ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[11]                                                                                                              ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[12]                                                                                                              ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[13]                                                                                                              ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[14]                                                                                                              ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[15]                                                                                                              ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[16]                                                                                                              ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[17]                                                                                                              ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[1]                                                                                                               ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[2]                                                                                                               ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[3]                                                                                                               ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[4]                                                                                                               ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[5]                                                                                                               ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[6]                                                                                                               ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[7]                                                                                                               ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[8]                                                                                                               ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[9]                                                                                                               ;
; 2604.062 ; 2604.250     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|char_PTT                                                                                                                    ;
; 2604.062 ; 2604.250     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|enable_hang                                                                                                                 ;
; 2604.062 ; 2604.250     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0000                                                                                                             ;
; 2604.062 ; 2604.250     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0010                                                                                                             ;
; 2604.062 ; 2604.250     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0100                                                                                                             ;
; 2604.062 ; 2604.250     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[0]                                                                                                            ;
; 2604.062 ; 2604.250     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[1]                                                                                                            ;
; 2604.062 ; 2604.250     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[2]                                                                                                            ;
; 2604.062 ; 2604.250     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[3]                                                                                                            ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                    ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                            ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; 16666.358 ; 16666.578    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[10]                                                      ;
; 16666.358 ; 16666.578    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[11]                                                      ;
; 16666.358 ; 16666.578    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[12]                                                      ;
; 16666.358 ; 16666.578    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[13]                                                      ;
; 16666.358 ; 16666.578    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[14]                                                      ;
; 16666.358 ; 16666.578    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[15]                                                      ;
; 16666.358 ; 16666.578    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[16]                                                      ;
; 16666.358 ; 16666.578    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[17]                                                      ;
; 16666.358 ; 16666.578    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[9]                                                       ;
; 16666.359 ; 16666.579    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dash_memory                                                    ;
; 16666.359 ; 16666.579    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[0]                                                       ;
; 16666.359 ; 16666.579    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[1]                                                       ;
; 16666.359 ; 16666.579    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[2]                                                       ;
; 16666.359 ; 16666.579    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[3]                                                       ;
; 16666.359 ; 16666.579    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[4]                                                       ;
; 16666.359 ; 16666.579    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[5]                                                       ;
; 16666.359 ; 16666.579    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[6]                                                       ;
; 16666.359 ; 16666.579    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[7]                                                       ;
; 16666.359 ; 16666.579    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[8]                                                       ;
; 16666.359 ; 16666.579    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dot_memory                                                     ;
; 16666.359 ; 16666.579    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.00000                                                ;
; 16666.359 ; 16666.579    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHDELAY                                            ;
; 16666.359 ; 16666.579    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHHELD                                             ;
; 16666.359 ; 16666.579    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTDELAY                                             ;
; 16666.359 ; 16666.579    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTHELD                                              ;
; 16666.359 ; 16666.579    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.LETTERSPACE                                          ;
; 16666.359 ; 16666.579    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDASH                                              ;
; 16666.359 ; 16666.579    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDOT                                               ;
; 16666.359 ; 16666.579    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDASH                                             ;
; 16666.359 ; 16666.579    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDOT                                              ;
; 16666.359 ; 16666.579    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|keyer_out                                                      ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dash_memory                                                    ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[0]                                                       ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[10]                                                      ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[11]                                                      ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[12]                                                      ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[13]                                                      ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[14]                                                      ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[15]                                                      ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[16]                                                      ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[17]                                                      ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[1]                                                       ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[2]                                                       ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[3]                                                       ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[4]                                                       ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[5]                                                       ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[6]                                                       ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[7]                                                       ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[8]                                                       ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[9]                                                       ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dot_memory                                                     ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.00000                                                ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHDELAY                                            ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHHELD                                             ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTDELAY                                             ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTHELD                                              ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.LETTERSPACE                                          ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDASH                                              ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDOT                                               ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDASH                                             ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDOT                                              ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|keyer_out                                                      ;
; 16666.627 ; 16666.627    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[10]|clk                                                         ;
; 16666.627 ; 16666.627    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[11]|clk                                                         ;
; 16666.627 ; 16666.627    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[12]|clk                                                         ;
; 16666.627 ; 16666.627    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[13]|clk                                                         ;
; 16666.627 ; 16666.627    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[14]|clk                                                         ;
; 16666.627 ; 16666.627    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[15]|clk                                                         ;
; 16666.627 ; 16666.627    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[16]|clk                                                         ;
; 16666.627 ; 16666.627    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[17]|clk                                                         ;
; 16666.627 ; 16666.627    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[9]|clk                                                          ;
; 16666.628 ; 16666.628    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|dash_memory|clk                                                       ;
; 16666.628 ; 16666.628    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[0]|clk                                                          ;
; 16666.628 ; 16666.628    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[1]|clk                                                          ;
; 16666.628 ; 16666.628    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[2]|clk                                                          ;
; 16666.628 ; 16666.628    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[3]|clk                                                          ;
; 16666.628 ; 16666.628    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[4]|clk                                                          ;
; 16666.628 ; 16666.628    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[5]|clk                                                          ;
; 16666.628 ; 16666.628    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[6]|clk                                                          ;
; 16666.628 ; 16666.628    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[7]|clk                                                          ;
; 16666.628 ; 16666.628    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[8]|clk                                                          ;
; 16666.628 ; 16666.628    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|dot_memory|clk                                                        ;
; 16666.628 ; 16666.628    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.00000|clk                                                   ;
; 16666.628 ; 16666.628    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DASHDELAY|clk                                               ;
; 16666.628 ; 16666.628    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DASHHELD|clk                                                ;
; 16666.628 ; 16666.628    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DOTDELAY|clk                                                ;
; 16666.628 ; 16666.628    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DOTHELD|clk                                                 ;
; 16666.628 ; 16666.628    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.LETTERSPACE|clk                                             ;
; 16666.628 ; 16666.628    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.PREDASH|clk                                                 ;
; 16666.628 ; 16666.628    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.PREDOT|clk                                                  ;
; 16666.628 ; 16666.628    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.SENDDASH|clk                                                ;
; 16666.628 ; 16666.628    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.SENDDOT|clk                                                 ;
; 16666.628 ; 16666.628    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|keyer_out|clk                                                         ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 16666.699 ; 16666.699    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 16666.699 ; 16666.699    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 16666.703 ; 16666.703    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|dash_memory|clk                                                       ;
; 16666.703 ; 16666.703    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[0]|clk                                                          ;
; 16666.703 ; 16666.703    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[10]|clk                                                         ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+
; KEY_DASH         ; clk_10mhz  ; 9.081 ; 9.473 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; KEY_DOT          ; clk_10mhz  ; 8.479 ; 8.876 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ad9866_adio[*]   ; ad9866_clk ; 2.338 ; 2.585 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; 1.565 ; 1.858 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; 2.111 ; 2.336 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; 1.560 ; 1.858 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; 1.631 ; 1.879 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; 2.231 ; 2.459 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; 2.338 ; 2.585 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; 1.558 ; 1.801 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; 2.144 ; 2.389 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; 1.846 ; 2.121 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; 2.228 ; 2.468 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; 2.292 ; 2.474 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; 2.105 ; 2.397 ; Rise       ; ad9866_clk                                                  ;
; spi_ce[*]        ; spi_sck    ; 1.099 ; 1.415 ; Rise       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; 1.099 ; 1.415 ; Rise       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; 1.061 ; 1.249 ; Rise       ; spi_sck                                                     ;
; spi_mosi         ; spi_sck    ; 4.141 ; 4.228 ; Rise       ; spi_sck                                                     ;
; spi_ce[*]        ; spi_sck    ; 2.759 ; 2.673 ; Fall       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; 2.365 ; 2.673 ; Fall       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; 2.759 ; 2.581 ; Fall       ; spi_sck                                                     ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; KEY_DASH         ; clk_10mhz  ; -5.386 ; -5.781 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; KEY_DOT          ; clk_10mhz  ; -4.645 ; -5.033 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ad9866_adio[*]   ; ad9866_clk ; -0.596 ; -0.801 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; -0.797 ; -1.051 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; -1.107 ; -1.364 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; -0.831 ; -1.084 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; -1.129 ; -1.354 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; -1.475 ; -1.711 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; -1.591 ; -1.852 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; -1.015 ; -1.236 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; -1.592 ; -1.814 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; -0.596 ; -0.801 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; -0.899 ; -1.177 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; -1.168 ; -1.328 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; -0.968 ; -1.220 ; Rise       ; ad9866_clk                                                  ;
; spi_ce[*]        ; spi_sck    ; -0.485 ; -0.557 ; Rise       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; -0.485 ; -0.565 ; Rise       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; -0.524 ; -0.557 ; Rise       ; spi_sck                                                     ;
; spi_mosi         ; spi_sck    ; -3.193 ; -3.284 ; Rise       ; spi_sck                                                     ;
; spi_ce[*]        ; spi_sck    ; -1.593 ; -1.889 ; Fall       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; -1.593 ; -1.889 ; Fall       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; -2.004 ; -1.923 ; Fall       ; spi_sck                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 4.532  ; 4.539  ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.532  ; 4.539  ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 10.244 ; 10.442 ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 10.187 ; 10.474 ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 11.022 ; 10.963 ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 12.676 ; 12.626 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 8.899  ; 8.846  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 8.915  ; 8.796  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 7.598  ; 7.583  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 9.263  ; 9.108  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 10.281 ; 10.051 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 11.066 ; 10.747 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 8.536  ; 8.437  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 10.903 ; 10.518 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 9.520  ; 9.317  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 8.413  ; 8.314  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 12.676 ; 12.626 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 7.634  ; 7.619  ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 4.532  ; 4.539  ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.532  ; 4.539  ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 12.534 ; 12.536 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 4.469  ; 4.480  ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.469  ; 4.480  ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 8.589  ; 8.755  ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 8.422  ; 8.607  ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 9.035  ; 9.223  ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 7.411  ; 7.397  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 8.660  ; 8.610  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 8.676  ; 8.561  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 7.411  ; 7.397  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 9.009  ; 8.861  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 9.988  ; 9.767  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 10.740 ; 10.434 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 8.304  ; 8.208  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 10.585 ; 10.215 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 9.258  ; 9.062  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 8.188  ; 8.092  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 12.391 ; 12.351 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 7.446  ; 7.432  ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 4.469  ; 4.480  ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.469  ; 4.480  ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 11.712 ; 11.731 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; KEY_DASH   ; key_dash_rpi    ; 8.281  ;        ;        ; 8.668  ;
; KEY_DOT    ; key_dot_rpi     ; 8.596  ;        ;        ; 8.891  ;
; ptt_in     ; DEBUG_LED4      ; 13.491 ; 13.207 ; 13.951 ; 13.510 ;
; ptt_in     ; ad9866_adio[0]  ; 9.060  ; 8.676  ; 9.402  ; 9.018  ;
; ptt_in     ; ad9866_adio[1]  ; 8.904  ; 8.520  ; 9.231  ; 8.847  ;
; ptt_in     ; ad9866_adio[2]  ; 9.059  ; 8.675  ; 9.402  ; 9.018  ;
; ptt_in     ; ad9866_adio[3]  ; 9.059  ; 8.675  ; 9.402  ; 9.018  ;
; ptt_in     ; ad9866_adio[4]  ; 9.086  ; 8.702  ; 9.404  ; 9.020  ;
; ptt_in     ; ad9866_adio[5]  ; 9.086  ; 8.702  ; 9.404  ; 9.020  ;
; ptt_in     ; ad9866_adio[6]  ; 9.080  ; 8.696  ; 9.414  ; 9.030  ;
; ptt_in     ; ad9866_adio[7]  ; 9.080  ; 8.696  ; 9.414  ; 9.030  ;
; ptt_in     ; ad9866_adio[8]  ; 8.656  ; 8.272  ; 8.998  ; 8.614  ;
; ptt_in     ; ad9866_adio[9]  ; 8.656  ; 8.272  ; 8.998  ; 8.614  ;
; ptt_in     ; ad9866_adio[10] ; 8.626  ; 8.242  ; 8.990  ; 8.606  ;
; ptt_in     ; ad9866_adio[11] ; 8.682  ; 8.298  ; 9.021  ; 8.637  ;
; ptt_in     ; ad9866_rxen     ;        ; 11.451 ; 11.983 ;        ;
; ptt_in     ; ad9866_txen     ; 8.867  ;        ;        ; 9.195  ;
; ptt_in     ; ptt_out         ; 8.276  ;        ;        ; 8.376  ;
+------------+-----------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; KEY_DASH   ; key_dash_rpi    ; 8.069  ;        ;        ; 8.442  ;
; KEY_DOT    ; key_dot_rpi     ; 8.370  ;        ;        ; 8.655  ;
; ptt_in     ; DEBUG_LED4      ; 13.057 ; 12.777 ; 13.487 ; 13.067 ;
; ptt_in     ; ad9866_adio[0]  ; 8.730  ; 8.362  ; 9.058  ; 8.690  ;
; ptt_in     ; ad9866_adio[1]  ; 8.580  ; 8.212  ; 8.893  ; 8.525  ;
; ptt_in     ; ad9866_adio[2]  ; 8.729  ; 8.361  ; 9.058  ; 8.690  ;
; ptt_in     ; ad9866_adio[3]  ; 8.729  ; 8.361  ; 9.058  ; 8.690  ;
; ptt_in     ; ad9866_adio[4]  ; 8.755  ; 8.387  ; 9.060  ; 8.692  ;
; ptt_in     ; ad9866_adio[5]  ; 8.755  ; 8.387  ; 9.060  ; 8.692  ;
; ptt_in     ; ad9866_adio[6]  ; 8.750  ; 8.382  ; 9.069  ; 8.701  ;
; ptt_in     ; ad9866_adio[7]  ; 8.750  ; 8.382  ; 9.069  ; 8.701  ;
; ptt_in     ; ad9866_adio[8]  ; 8.342  ; 7.974  ; 8.670  ; 8.302  ;
; ptt_in     ; ad9866_adio[9]  ; 8.342  ; 7.974  ; 8.670  ; 8.302  ;
; ptt_in     ; ad9866_adio[10] ; 8.314  ; 7.946  ; 8.663  ; 8.295  ;
; ptt_in     ; ad9866_adio[11] ; 8.368  ; 8.000  ; 8.693  ; 8.325  ;
; ptt_in     ; ad9866_rxen     ;        ; 11.225 ; 11.743 ;        ;
; ptt_in     ; ad9866_txen     ; 8.641  ;        ;        ; 8.955  ;
; ptt_in     ; ptt_out         ; 8.068  ;        ;        ; 8.162  ;
+------------+-----------------+--------+--------+--------+--------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.246 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                               ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 14.246                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;                        ;              ;                  ; 12.647       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7] ;                        ;              ;                  ; 1.599        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 14.275                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;                        ;              ;                  ; 12.646       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5] ;                        ;              ;                  ; 1.629        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 14.450                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;                        ;              ;                  ; 12.438       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6] ;                        ;              ;                  ; 2.012        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 14.479                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;                        ;              ;                  ; 12.437       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4] ;                        ;              ;                  ; 2.042        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 14.752                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;                        ;              ;                  ; 12.434       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8] ;                        ;              ;                  ; 2.318        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 14.873                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;                        ;              ;                  ; 12.436       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ;                        ;              ;                  ; 2.437        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 14.893                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;                        ;              ;                  ; 12.646       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9] ;                        ;              ;                  ; 2.247        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.067                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;                        ;              ;                  ; 12.440       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2] ;                        ;              ;                  ; 2.627        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.207                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;                        ;              ;                  ; 12.650       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3] ;                        ;              ;                  ; 2.557        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.366                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;                        ;              ;                  ; 12.435       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0] ;                        ;              ;                  ; 2.931        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 15.477                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;                        ;              ;                  ; 12.437       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[11] ;                        ;              ;                  ; 3.040        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.507                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;                        ;              ;                  ; 12.645       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1] ;                        ;              ;                  ; 2.862        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 102.597                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.062       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 12.462       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; 2.190        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 102.766                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 11.770       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 12.462       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 12.437       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; 2.858        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 102.768                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.235       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 12.461       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 12.464       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 12.436       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; 2.582        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 103.016                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.182       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 12.460       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 12.436       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; 2.711        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 103.058                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.460       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 12.462       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; 2.270        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.071                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 11.976       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 12.439       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; 2.774        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.161                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.463       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 12.461       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 12.434       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; 2.570        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.174                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.462       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 12.463       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; 2.363        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.198                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 12.463       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; 2.203        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.433                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.373       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 12.439       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; 2.738        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.573                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.464       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 12.436       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; 2.786        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 103.615                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.651       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.203       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 12.461       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 12.463       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 12.438       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; 3.458        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 103.660                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 12.397       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 12.437       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; 2.935        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 103.691                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.167       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 12.462       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 12.461       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 12.434       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; 3.578        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 103.705                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.222       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 12.462       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 12.437       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; 3.350        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 103.965                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 12.462       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; 2.971        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 104.069                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 12.461       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; 3.081        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 104.122                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 12.462       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; 3.141        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 104.284                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.463       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 12.461       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 12.436       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; 3.685        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 104.318                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 12.462       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 12.439       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; 3.527        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; 21.7 MHz   ; 21.7 MHz        ; spi_sck                                                     ;                                                   ;
; 85.9 MHz   ; 63.75 MHz       ; ad9866_clk                                                  ; limit due to minimum port rate restriction (tmin) ;
; 119.12 MHz ; 119.12 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 152.11 MHz ; 152.11 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 155.38 MHz ; 155.38 MHz      ; clk_10mhz                                                   ;                                                   ;
; 190.73 MHz ; 190.73 MHz      ; spi_ce0                                                     ;                                                   ;
; 235.02 MHz ; 235.02 MHz      ; spi_ce1                                                     ;                                                   ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_sck                                                     ; 0.268     ; 0.000         ;
; spi_ce0                                                     ; 0.320     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.832     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1.043     ; 0.000         ;
; ad9866_clk                                                  ; 1.384     ; 0.000         ;
; virt_ad9866_rxclk                                           ; 22.767    ; 0.000         ;
; clk_10mhz                                                   ; 93.564    ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1038.185  ; 0.000         ;
; spi_ce1                                                     ; 2495.745  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33326.759 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; ad9866_clk                                                  ; 0.289  ; 0.000         ;
; spi_ce0                                                     ; 0.360  ; 0.000         ;
; clk_10mhz                                                   ; 0.402  ; 0.000         ;
; spi_sck                                                     ; 0.402  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.403  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.403  ; 0.000         ;
; spi_ce1                                                     ; 0.405  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.713  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.886  ; 0.000         ;
; virt_ad9866_rxclk                                           ; 14.263 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_clk                                                  ; -2.123    ; -4.246        ;
; ad9866_rxclk                                                ; -2.123    ; -2.123        ;
; ad9866_txclk                                                ; -2.123    ; -2.123        ;
; spi_sck                                                     ; 31.618    ; 0.000         ;
; clk_10mhz                                                   ; 49.753    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.523  ; 0.000         ;
; spi_ce0                                                     ; 1249.582  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.583  ; 0.000         ;
; spi_ce1                                                     ; 1249.625  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.862  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16666.360 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_sck'                                                                                                                       ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.268 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.890      ;
; 0.268 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.890      ;
; 0.268 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.890      ;
; 0.268 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.890      ;
; 0.268 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.890      ;
; 0.268 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[29] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.890      ;
; 0.268 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.890      ;
; 0.268 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.890      ;
; 0.268 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.890      ;
; 0.268 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.890      ;
; 0.268 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[15] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.890      ;
; 0.268 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.890      ;
; 0.268 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.890      ;
; 0.268 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.890      ;
; 0.268 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.890      ;
; 0.268 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.890      ;
; 0.303 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.871      ;
; 0.303 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.871      ;
; 0.303 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.871      ;
; 0.303 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.871      ;
; 0.303 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.871      ;
; 0.303 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.871      ;
; 0.303 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.871      ;
; 0.303 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.871      ;
; 0.303 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.871      ;
; 0.303 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.871      ;
; 0.303 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.871      ;
; 0.303 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.871      ;
; 0.303 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.871      ;
; 0.303 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.871      ;
; 0.303 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.871      ;
; 0.303 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.871      ;
; 0.560 ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_sck      ; spi_sck     ; 2.000        ; -0.098     ; 1.364      ;
; 0.622 ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_sck      ; spi_sck     ; 2.000        ; -0.065     ; 1.335      ;
; 0.629 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[47] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.190      ; 5.553      ;
; 0.629 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.190      ; 5.553      ;
; 0.629 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.190      ; 5.553      ;
; 0.629 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.190      ; 5.553      ;
; 0.629 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.190      ; 5.553      ;
; 0.629 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.190      ; 5.553      ;
; 0.629 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[41] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.190      ; 5.553      ;
; 0.629 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.190      ; 5.553      ;
; 0.629 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.190      ; 5.553      ;
; 0.629 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.190      ; 5.553      ;
; 0.629 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.190      ; 5.553      ;
; 0.629 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.190      ; 5.553      ;
; 0.629 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.190      ; 5.553      ;
; 0.629 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.190      ; 5.553      ;
; 0.629 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[1]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.190      ; 5.553      ;
; 0.629 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.190      ; 5.553      ;
; 0.661 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[24] ; spi_ce0      ; spi_sck     ; 2.000        ; 3.071      ; 4.402      ;
; 0.661 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[22] ; spi_ce0      ; spi_sck     ; 2.000        ; 3.071      ; 4.402      ;
; 0.661 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[21] ; spi_ce0      ; spi_sck     ; 2.000        ; 3.071      ; 4.402      ;
; 0.661 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[9]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.071      ; 4.402      ;
; 0.667 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[47]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.218      ; 5.543      ;
; 0.667 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.218      ; 5.543      ;
; 0.667 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.218      ; 5.543      ;
; 0.667 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.218      ; 5.543      ;
; 0.667 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.218      ; 5.543      ;
; 0.667 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.218      ; 5.543      ;
; 0.667 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.218      ; 5.543      ;
; 0.667 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.218      ; 5.543      ;
; 0.667 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.218      ; 5.543      ;
; 0.667 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.218      ; 5.543      ;
; 0.667 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.218      ; 5.543      ;
; 0.667 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.218      ; 5.543      ;
; 0.667 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.218      ; 5.543      ;
; 0.667 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.218      ; 5.543      ;
; 0.667 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.218      ; 5.543      ;
; 0.667 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[32]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.218      ; 5.543      ;
; 0.678 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.480      ;
; 0.678 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.480      ;
; 0.678 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.480      ;
; 0.678 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.480      ;
; 0.678 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.480      ;
; 0.678 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[29] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.480      ;
; 0.678 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.480      ;
; 0.678 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.480      ;
; 0.678 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.480      ;
; 0.678 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.480      ;
; 0.678 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[15] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.480      ;
; 0.678 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.480      ;
; 0.678 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.480      ;
; 0.678 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.480      ;
; 0.678 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.480      ;
; 0.678 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.166      ; 5.480      ;
; 0.725 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.449      ;
; 0.725 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.449      ;
; 0.725 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.449      ;
; 0.725 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.449      ;
; 0.725 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.449      ;
; 0.725 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.449      ;
; 0.725 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.449      ;
; 0.725 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.449      ;
; 0.725 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.449      ;
; 0.725 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.449      ;
; 0.725 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.449      ;
; 0.725 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.449      ;
; 0.725 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.449      ;
; 0.725 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.182      ; 5.449      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                           ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                    ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.320    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.649      ; 2.358      ;
; 0.371    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.649      ; 2.307      ;
; 0.414    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.674      ; 2.289      ;
; 0.415    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.674      ; 2.288      ;
; 0.427    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.794      ; 2.396      ;
; 0.429    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.674      ; 2.274      ;
; 0.464    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.792      ; 2.357      ;
; 0.472    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.873      ; 2.430      ;
; 0.496    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.794      ; 2.327      ;
; 0.507    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.792      ; 2.314      ;
; 0.509    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.640      ; 2.160      ;
; 0.514    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.774      ; 2.289      ;
; 0.528    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.788      ; 2.289      ;
; 0.543    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.873      ; 2.359      ;
; 0.589    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.794      ; 2.234      ;
; 0.591    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.130      ; 1.568      ;
; 0.618    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.873      ; 2.284      ;
; 0.627    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.873      ; 2.275      ;
; 0.646    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.791      ; 2.174      ;
; 0.711    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.649      ; 1.967      ;
; 0.730    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.154      ; 1.453      ;
; 0.746    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.774      ; 2.057      ;
; 0.753    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.154      ; 1.430      ;
; 0.759    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.674      ; 1.944      ;
; 0.790    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.452      ; 1.691      ;
; 0.791    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.452      ; 1.690      ;
; 0.826    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.794      ; 1.997      ;
; 0.826    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.452      ; 1.655      ;
; 0.861    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.785      ; 1.953      ;
; 0.870    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.774      ; 1.933      ;
; 0.900    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.794      ; 1.923      ;
; 1.064    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.120      ; 1.085      ;
; 2494.757 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.137     ; 5.128      ;
; 2494.875 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.137     ; 5.010      ;
; 2494.925 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.137     ; 4.960      ;
; 2494.965 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.003     ; 5.054      ;
; 2495.083 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.003     ; 4.936      ;
; 2495.133 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.003     ; 4.886      ;
; 2495.563 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.724      ; 5.220      ;
; 2495.565 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.306      ; 4.800      ;
; 2495.576 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.275      ; 4.758      ;
; 2495.606 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.137     ; 4.279      ;
; 2495.607 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.137     ; 4.278      ;
; 2495.654 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.525      ; 4.930      ;
; 2495.670 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.957      ; 5.346      ;
; 2495.744 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.494      ; 4.809      ;
; 2495.771 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.336     ; 3.915      ;
; 2495.788 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.609      ; 4.880      ;
; 2495.799 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.720      ; 4.980      ;
; 2495.813 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.338     ; 3.871      ;
; 2495.814 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.003     ; 4.205      ;
; 2495.815 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.003     ; 4.204      ;
; 2495.822 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.137     ; 4.063      ;
; 2495.889 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.336     ; 3.797      ;
; 2495.890 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.521      ; 4.690      ;
; 2495.899 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.064      ; 4.187      ;
; 2495.939 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.336     ; 3.747      ;
; 2495.941 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.078     ; 4.003      ;
; 2495.953 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.338     ; 3.731      ;
; 2495.966 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.390      ; 4.483      ;
; 2495.980 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.490      ; 4.569      ;
; 2496.012 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.338     ; 3.672      ;
; 2496.024 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.605      ; 4.640      ;
; 2496.107 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.988      ; 4.940      ;
; 2496.141 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.338     ; 3.543      ;
; 2496.163 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.338     ; 3.521      ;
; 2496.193 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.645      ; 4.511      ;
; 2496.215 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.643      ; 4.487      ;
; 2496.275 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.338     ; 3.409      ;
; 2496.292 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.639      ; 4.406      ;
; 2496.310 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.063     ; 3.649      ;
; 2496.318 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.063     ; 3.641      ;
; 2496.334 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.338     ; 3.350      ;
; 2496.364 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.137     ; 3.521      ;
; 2496.374 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.420      ; 4.105      ;
; 2496.381 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.150     ; 3.491      ;
; 2496.397 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.338     ; 3.287      ;
; 2496.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.049     ; 3.548      ;
; 2496.429 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.641      ; 4.271      ;
; 2496.440 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 1.064      ; 4.683      ;
; 2496.447 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.338     ; 3.237      ;
; 2496.451 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.639      ; 4.247      ;
; 2496.458 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.051      ; 3.615      ;
; 2496.474 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.035     ; 3.513      ;
; 2496.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.119      ; 3.664      ;
; 2496.502 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.042     ; 3.478      ;
; 2496.513 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.078     ; 3.431      ;
; 2496.519 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.023     ; 3.480      ;
; 2496.528 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.635      ; 4.166      ;
; 2496.537 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.899      ; 4.421      ;
; 2496.551 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.166      ; 3.637      ;
; 2496.566 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.991      ; 4.484      ;
; 2496.573 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.957      ; 4.443      ;
; 2496.582 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.137     ; 3.303      ;
; 2496.593 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.024      ; 3.453      ;
; 2496.595 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.988      ; 4.452      ;
; 2496.620 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.336     ; 3.066      ;
; 2496.621 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.336     ; 3.065      ;
; 2496.650 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.338     ; 3.034      ;
; 2496.652 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.338     ; 3.032      ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.832 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.647     ; 2.280      ;
; 1.119 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.392     ; 2.248      ;
; 1.132 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.667     ; 1.960      ;
; 1.147 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.389     ; 2.223      ;
; 1.156 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.389     ; 2.214      ;
; 1.167 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.392     ; 2.200      ;
; 1.192 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.392     ; 2.175      ;
; 1.192 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.389     ; 2.178      ;
; 1.197 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.392     ; 2.170      ;
; 1.208 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.307     ; 2.244      ;
; 1.218 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.392     ; 2.149      ;
; 1.220 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.310     ; 2.229      ;
; 1.227 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.341     ; 2.191      ;
; 1.230 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.645     ; 1.884      ;
; 1.239 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.310     ; 2.210      ;
; 1.247 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.310     ; 2.202      ;
; 1.253 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.340     ; 2.166      ;
; 1.295 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.307     ; 2.157      ;
; 1.319 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.494     ; 2.179      ;
; 1.330 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.217     ; 2.445      ;
; 1.356 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.085     ; 2.318      ;
; 1.362 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.058     ; 2.572      ;
; 1.363 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.389     ; 2.007      ;
; 1.387 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.095     ; 2.277      ;
; 1.408 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.389     ; 1.962      ;
; 1.417 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.095     ; 2.247      ;
; 1.426 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.373     ; 1.960      ;
; 1.429 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.085     ; 2.245      ;
; 1.431 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 2.235      ;
; 1.432 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 2.234      ;
; 1.434 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.091     ; 2.234      ;
; 1.441 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.392     ; 1.926      ;
; 1.441 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.086     ; 2.232      ;
; 1.444 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.011     ; 2.304      ;
; 1.450 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.389     ; 1.920      ;
; 1.453 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.091     ; 2.215      ;
; 1.455 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.392     ; 1.912      ;
; 1.458 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.086     ; 2.215      ;
; 1.466 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.085     ; 2.208      ;
; 1.467 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.091     ; 2.201      ;
; 1.470 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.369     ; 1.920      ;
; 1.475 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.390     ; 1.894      ;
; 1.475 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 2.191      ;
; 1.477 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.095     ; 2.187      ;
; 1.482 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.004     ; 2.273      ;
; 1.483 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.086     ; 2.190      ;
; 1.489 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.389     ; 1.881      ;
; 1.490 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.392     ; 1.877      ;
; 1.491 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.095     ; 2.173      ;
; 1.503 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.085     ; 2.171      ;
; 1.508 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.390     ; 1.861      ;
; 1.511 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.390     ; 1.858      ;
; 1.517 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.086     ; 2.156      ;
; 1.527 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.091     ; 2.141      ;
; 1.529 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.310     ; 1.920      ;
; 1.530 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.390     ; 1.839      ;
; 1.533 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.197      ; 2.656      ;
; 1.535 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.013     ; 2.211      ;
; 1.536 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.307     ; 1.916      ;
; 1.538 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.011     ; 2.210      ;
; 1.540 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.011     ; 2.208      ;
; 1.550 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.307     ; 1.902      ;
; 1.552 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.307     ; 1.900      ;
; 1.556 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.307     ; 1.896      ;
; 1.562 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.004     ; 2.193      ;
; 1.568 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.390     ; 1.801      ;
; 1.568 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.307     ; 1.884      ;
; 1.570 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.307     ; 1.882      ;
; 1.577 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.013     ; 2.169      ;
; 1.588 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.307     ; 1.864      ;
; 1.601 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.217     ; 2.174      ;
; 1.606 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.219     ; 2.167      ;
; 1.614 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.009     ; 2.136      ;
; 1.629 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.009     ; 2.121      ;
; 1.651 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.472     ; 1.869      ;
; 1.690 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.091     ; 1.978      ;
; 1.694 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.137     ; 2.161      ;
; 1.708 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.086     ; 1.965      ;
; 1.713 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.086     ; 1.960      ;
; 1.731 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 1.935      ;
; 1.734 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.085     ; 1.940      ;
; 1.737 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 1.929      ;
; 1.739 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.086     ; 1.934      ;
; 1.745 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.085     ; 1.929      ;
; 1.747 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.009     ; 2.003      ;
; 1.755 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.095     ; 1.909      ;
; 1.756 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.095     ; 1.908      ;
; 1.758 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.135     ; 2.099      ;
; 1.762 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.013     ; 1.984      ;
; 1.764 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.390     ; 1.605      ;
; 1.765 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.086     ; 1.908      ;
; 1.766 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.390     ; 1.603      ;
; 1.767 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.085     ; 1.907      ;
; 1.769 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.091     ; 1.899      ;
; 1.771 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.013     ; 1.975      ;
; 1.772 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.390     ; 1.597      ;
; 1.773 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.085     ; 1.901      ;
; 1.774 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.003     ; 1.982      ;
; 1.782 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.091     ; 1.886      ;
; 1.783 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.013     ; 1.963      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.043 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.014      ; 2.730      ;
; 1.045 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.350      ; 3.064      ;
; 1.054 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.014      ; 2.719      ;
; 1.212 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.014      ; 2.561      ;
; 1.307 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.018      ; 2.470      ;
; 1.335 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.652      ; 3.076      ;
; 1.335 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.652      ; 3.076      ;
; 1.336 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.652      ; 3.075      ;
; 1.339 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.014      ; 2.434      ;
; 1.346 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.350      ; 2.763      ;
; 1.346 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.350      ; 2.763      ;
; 1.358 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.014      ; 2.415      ;
; 1.361 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.014      ; 2.412      ;
; 1.371 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.662      ; 3.050      ;
; 1.374 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.652      ; 3.037      ;
; 1.375 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.656      ; 3.040      ;
; 1.381 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.350      ; 2.728      ;
; 1.382 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.652      ; 3.029      ;
; 1.384 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.653      ; 3.028      ;
; 1.390 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.652      ; 3.021      ;
; 1.391 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.652      ; 3.020      ;
; 1.403 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.652      ; 3.008      ;
; 1.421 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.652      ; 2.990      ;
; 1.422 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.656      ; 2.993      ;
; 1.440 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.350      ; 2.669      ;
; 1.471 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.662      ; 2.950      ;
; 1.478 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.656      ; 2.937      ;
; 1.486 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.662      ; 2.935      ;
; 1.508 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.656      ; 2.907      ;
; 1.522 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.656      ; 2.893      ;
; 1.524 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.827      ; 3.295      ;
; 1.528 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.827      ; 3.291      ;
; 1.545 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.652      ; 2.866      ;
; 1.582 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.658      ; 2.835      ;
; 1.583 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.658      ; 2.834      ;
; 1.597 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.653      ; 2.815      ;
; 1.612 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.649      ; 2.796      ;
; 1.615 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.018      ; 2.162      ;
; 1.637 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.652      ; 2.774      ;
; 1.672 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.662      ; 2.749      ;
; 1.679 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.662      ; 2.742      ;
; 1.712 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.652      ; 2.699      ;
; 1.718 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.662      ; 2.703      ;
; 1.718 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.653      ; 2.694      ;
; 1.739 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.656      ; 2.676      ;
; 1.739 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.652      ; 2.672      ;
; 1.744 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.652      ; 2.667      ;
; 1.767 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.656      ; 2.648      ;
; 1.776 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.656      ; 2.639      ;
; 1.780 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.350      ; 2.329      ;
; 1.782 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.662      ; 2.639      ;
; 1.789 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.656      ; 2.626      ;
; 1.804 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.656      ; 2.611      ;
; 1.827 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.658      ; 2.590      ;
; 1.851 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.656      ; 2.564      ;
; 1.858 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.662      ; 2.563      ;
; 1.859 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.662      ; 2.562      ;
; 1.867 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.658      ; 2.550      ;
; 1.914 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.662      ; 2.507      ;
; 1.975 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.833      ; 2.850      ;
; 1.978 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.833      ; 2.847      ;
; 2.018 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.658      ; 2.399      ;
; 2.022 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.649      ; 2.386      ;
; 2.041 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.827      ; 2.778      ;
; 2.043 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.827      ; 2.776      ;
; 2.048 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.817      ; 2.761      ;
; 2.054 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.658      ; 2.363      ;
; 2.105 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.656      ; 2.310      ;
; 2.150 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.656      ; 2.265      ;
; 2.154 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.656      ; 2.261      ;
; 2.235 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.833      ; 2.590      ;
; 2.237 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.833      ; 2.588      ;
; 2.282 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.810      ; 2.520      ;
; 2.345 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.833      ; 2.480      ;
; 2.345 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.833      ; 2.480      ;
; 2.356 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.833      ; 2.469      ;
; 2.360 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.833      ; 2.465      ;
; 2.414 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.653      ; 1.998      ;
; 2.443 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.824      ; 2.373      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                      ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; 1.384 ; ad9866_clk                                                                                                                         ; ad9866_rxclk                                                 ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.398      ;
; 1.384 ; ad9866_clk                                                                                                                         ; ad9866_txclk                                                 ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.398      ;
; 1.538 ; ad9866_adio[10]                                                                                                                    ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.702      ; 5.729      ;
; 1.569 ; ad9866_adio[9]                                                                                                                     ; agc_goodlvl                                                  ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.702      ; 5.698      ;
; 1.569 ; ad9866_adio[9]                                                                                                                     ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.702      ; 5.698      ;
; 1.645 ; ad9866_adio[11]                                                                                                                    ; agc_goodlvl                                                  ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.702      ; 5.622      ;
; 1.652 ; ad9866_adio[11]                                                                                                                    ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.702      ; 5.615      ;
; 1.826 ; ad9866_adio[10]                                                                                                                    ; agc_goodlvl                                                  ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.702      ; 5.441      ;
; 1.891 ; ad9866_adio[8]                                                                                                                     ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.702      ; 5.376      ;
; 1.898 ; spi_slave:spi_slave_rx_inst|treg[47]                                                                                               ; spi_miso                                                     ; spi_sck         ; ad9866_clk  ; 15.000       ; -3.337     ; 8.735      ;
; 1.913 ; ad9866_adio[5]                                                                                                                     ; adcpipe[0][5]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.083      ; 5.172      ;
; 1.922 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[8]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.823     ; 6.818      ;
; 1.989 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[7]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.816     ; 6.758      ;
; 1.997 ; ad9866_adio[4]                                                                                                                     ; adcpipe[1][4]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.300      ; 5.305      ;
; 2.005 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[5]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.887     ; 6.671      ;
; 2.028 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.772     ; 6.763      ;
; 2.052 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.834     ; 6.677      ;
; 2.084 ; ad9866_adio[5]                                                                                                                     ; adcpipe[1][5]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.459      ; 5.377      ;
; 2.095 ; ad9866_adio[7]                                                                                                                     ; adcpipe[0][7]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.376      ; 5.283      ;
; 2.097 ; ad9866_adio[7]                                                                                                                     ; adcpipe[1][7]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.376      ; 5.281      ;
; 2.119 ; ad9866_adio[10]                                                                                                                    ; adcpipe[0][10]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.343      ; 5.226      ;
; 2.135 ; ad9866_adio[1]                                                                                                                     ; adcpipe[1][1]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.149      ; 5.016      ;
; 2.158 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[9]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.698     ; 6.707      ;
; 2.187 ; ad9866_adio[4]                                                                                                                     ; adcpipe[0][4]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.771      ; 4.586      ;
; 2.283 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[6]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.816     ; 6.464      ;
; 2.300 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[4]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.887     ; 6.376      ;
; 2.361 ; ad9866_adio[11]                                                                                                                    ; adcpipe[1][11]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.678      ; 5.319      ;
; 2.395 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.772     ; 6.396      ;
; 2.415 ; ad9866_adio[1]                                                                                                                     ; adcpipe[0][1]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.328      ; 4.915      ;
; 2.419 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.834     ; 6.310      ;
; 2.425 ; spi_slave:spi_slave_rx2_inst|treg[47]                                                                                              ; spi_miso                                                     ; spi_sck         ; ad9866_clk  ; 15.000       ; -3.308     ; 8.237      ;
; 2.444 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                   ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.826     ; 6.293      ;
; 2.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[6]                                                 ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.850     ; 6.260      ;
; 2.480 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[3]                                                   ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.856     ; 6.227      ;
; 2.525 ; ad9866_adio[11]                                                                                                                    ; adcpipe[0][11]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.680      ; 5.157      ;
; 2.541 ; ad9866_adio[0]                                                                                                                     ; adcpipe[0][0]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.288      ; 4.749      ;
; 2.543 ; ad9866_adio[2]                                                                                                                     ; adcpipe[0][2]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.347      ; 4.806      ;
; 2.544 ; ad9866_adio[3]                                                                                                                     ; adcpipe[1][3]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.050      ; 4.508      ;
; 2.546 ; ad9866_adio[3]                                                                                                                     ; adcpipe[0][3]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.050      ; 4.506      ;
; 2.548 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[3]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.781     ; 6.234      ;
; 2.554 ; ad9866_adio[10]                                                                                                                    ; adcpipe[1][10]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.081      ; 4.529      ;
; 2.557 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                               ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.930     ; 6.076      ;
; 2.560 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[2]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.781     ; 6.222      ;
; 2.571 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[5]                                                   ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.877     ; 6.115      ;
; 2.576 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                               ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.912     ; 6.075      ;
; 2.593 ; ad9866_adio[9]                                                                                                                     ; adcpipe[1][9]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.686      ; 5.095      ;
; 2.611 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[9]                                                   ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.892     ; 6.060      ;
; 2.621 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[4]                                                   ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.922     ; 6.020      ;
; 2.626 ; ad9866_adio[9]                                                                                                                     ; adcpipe[0][9]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.140      ; 4.516      ;
; 2.632 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.982     ; 5.949      ;
; 2.634 ; ad9866_adio[6]                                                                                                                     ; adcpipe[0][6]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.574      ; 4.942      ;
; 2.636 ; ad9866_adio[6]                                                                                                                     ; adcpipe[1][6]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.574      ; 4.940      ;
; 2.639 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.895     ; 6.029      ;
; 2.700 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.982     ; 5.881      ;
; 2.719 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                               ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.897     ; 5.947      ;
; 2.766 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[0]                                                   ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.826     ; 5.971      ;
; 2.773 ; ad9866_adio[2]                                                                                                                     ; adcpipe[1][2]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.414      ; 4.643      ;
; 2.791 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[10]                                                  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.914     ; 5.858      ;
; 2.799 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.097     ; 10.689     ;
; 2.804 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.097     ; 10.684     ;
; 2.806 ; ad9866_adio[8]                                                                                                                     ; adcpipe[1][8]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.644      ; 4.840      ;
; 2.808 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[8]                                                   ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.898     ; 5.857      ;
; 2.812 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[7]                                                 ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.850     ; 5.901      ;
; 2.827 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.982     ; 5.754      ;
; 2.851 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[2]                                                   ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.856     ; 5.856      ;
; 2.853 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.097     ; 10.635     ;
; 2.861 ; ad9866_adio[0]                                                                                                                     ; adcpipe[1][0]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.416      ; 4.557      ;
; 2.881 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[6]                                                   ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.879     ; 5.803      ;
; 2.897 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                               ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.930     ; 5.736      ;
; 2.902 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.738     ; 5.923      ;
; 2.905 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.097     ; 10.583     ;
; 2.905 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[38]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.551      ; 11.231     ;
; 2.911 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.551      ; 11.225     ;
; 2.915 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                               ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.912     ; 5.736      ;
; 2.956 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.097     ; 10.532     ;
; 2.969 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.738     ; 5.856      ;
; 2.978 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[0]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.781     ; 5.804      ;
; 2.989 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[1]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.929     ; 5.645      ;
; 3.019 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[41]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.551      ; 11.117     ;
; 3.028 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[11]                                                  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.781     ; 5.754      ;
; 3.032 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.895     ; 5.636      ;
; 3.033 ; ad9866_adio[8]                                                                                                                     ; adcpipe[0][8]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.973      ; 4.942      ;
; 3.040 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[9]                                                 ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.885     ; 5.638      ;
; 3.055 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                               ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.897     ; 5.611      ;
; 3.064 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[4]                                                 ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.850     ; 5.649      ;
; 3.073 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[38]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.509      ; 11.021     ;
; 3.079 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.509      ; 11.015     ;
; 3.090 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                               ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.900     ; 5.573      ;
; 3.093 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.097     ; 10.395     ;
; 3.095 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                               ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.902     ; 5.566      ;
; 3.102 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][12] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.151     ; 10.332     ;
; 3.107 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][12] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.151     ; 10.327     ;
; 3.130 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.139     ; 10.316     ;
; 3.133 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[38]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.509      ; 10.961     ;
; 3.138 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[38]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.510      ; 10.957     ;
; 3.139 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.509      ; 10.955     ;
; 3.144 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.510      ; 10.951     ;
; 3.150 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[39]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.551      ; 10.986     ;
; 3.156 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][12] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.151     ; 10.278     ;
; 3.159 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                               ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.900     ; 5.504      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'virt_ad9866_rxclk'                                                                                                  ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 22.767 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.067     ; 8.146      ;
; 24.462 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.237     ; 6.281      ;
; 24.556 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.081     ; 6.343      ;
; 25.245 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.175     ; 5.560      ;
; 25.870 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.071     ; 5.039      ;
; 26.144 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.006     ; 4.830      ;
; 26.446 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.071     ; 4.463      ;
; 26.529 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.179     ; 4.272      ;
; 26.860 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.027     ; 4.093      ;
; 26.979 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.002     ; 3.999      ;
; 27.759 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -3.996     ; 3.225      ;
; 27.769 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.006     ; 3.205      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                                ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 93.564 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.365      ;
; 93.564 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.365      ;
; 93.564 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.365      ;
; 93.564 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.365      ;
; 93.564 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.365      ;
; 93.564 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.365      ;
; 93.564 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.365      ;
; 93.564 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.365      ;
; 93.564 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.365      ;
; 93.564 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.365      ;
; 93.564 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.365      ;
; 93.641 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.288      ;
; 93.641 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.288      ;
; 93.641 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.288      ;
; 93.641 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.288      ;
; 93.641 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.288      ;
; 93.641 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.288      ;
; 93.641 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.288      ;
; 93.641 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.288      ;
; 93.641 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.288      ;
; 93.641 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.288      ;
; 93.641 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.288      ;
; 93.756 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.173      ;
; 93.756 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.173      ;
; 93.756 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.173      ;
; 93.756 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.173      ;
; 93.756 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.173      ;
; 93.756 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.173      ;
; 93.756 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.173      ;
; 93.756 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.173      ;
; 93.756 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.173      ;
; 93.756 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.173      ;
; 93.756 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.173      ;
; 93.787 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.142      ;
; 93.787 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.142      ;
; 93.787 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.142      ;
; 93.787 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.142      ;
; 93.787 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.142      ;
; 93.864 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.065      ;
; 93.864 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.065      ;
; 93.864 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.065      ;
; 93.864 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.065      ;
; 93.864 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.065      ;
; 93.922 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.007      ;
; 93.922 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.007      ;
; 93.922 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.007      ;
; 93.922 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.007      ;
; 93.922 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.007      ;
; 93.922 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.007      ;
; 93.922 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.007      ;
; 93.922 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.007      ;
; 93.922 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.007      ;
; 93.922 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.007      ;
; 93.922 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.007      ;
; 93.979 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.950      ;
; 93.979 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.950      ;
; 93.979 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.950      ;
; 93.979 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.950      ;
; 93.979 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.950      ;
; 94.145 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.784      ;
; 94.145 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.784      ;
; 94.145 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.784      ;
; 94.145 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.784      ;
; 94.145 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.784      ;
; 94.367 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.562      ;
; 94.421 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.508      ;
; 94.645 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 5.285      ;
; 94.687 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.242      ;
; 94.699 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 5.231      ;
; 94.748 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 5.180      ;
; 94.748 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 5.180      ;
; 94.748 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 5.180      ;
; 94.748 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 5.180      ;
; 94.748 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 5.180      ;
; 94.748 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 5.180      ;
; 94.748 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 5.180      ;
; 94.748 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 5.180      ;
; 94.748 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 5.180      ;
; 94.748 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 5.180      ;
; 94.748 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 5.180      ;
; 94.749 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 5.179      ;
; 94.749 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 5.179      ;
; 94.749 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 5.179      ;
; 94.749 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 5.179      ;
; 94.749 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 5.179      ;
; 94.749 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 5.179      ;
; 94.749 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 5.179      ;
; 94.749 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 5.179      ;
; 94.749 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 5.179      ;
; 94.749 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 5.179      ;
; 94.749 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 5.179      ;
; 94.757 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.172      ;
; 94.764 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.165      ;
; 94.829 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.100      ;
; 94.834 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.095      ;
; 94.856 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.073      ;
; 94.856 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.073      ;
; 94.856 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.073      ;
; 94.856 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.073      ;
; 94.856 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.073      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 1038.185 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.160     ; 3.320      ;
; 1038.185 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.160     ; 3.320      ;
; 1038.185 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.160     ; 3.320      ;
; 1038.185 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.160     ; 3.320      ;
; 1038.185 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.160     ; 3.320      ;
; 1038.185 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.160     ; 3.320      ;
; 1038.185 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.160     ; 3.320      ;
; 1038.185 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.160     ; 3.320      ;
; 1038.185 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.160     ; 3.320      ;
; 1038.185 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.160     ; 3.320      ;
; 1038.459 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0100  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.160     ; 3.046      ;
; 1038.531 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.160     ; 2.974      ;
; 1039.406 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|char_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.160     ; 2.099      ;
; 1039.790 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0000  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.160     ; 1.715      ;
; 2599.969 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.131     ; 4.068      ;
; 2599.969 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.131     ; 4.068      ;
; 2599.969 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.131     ; 4.068      ;
; 2599.969 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.131     ; 4.068      ;
; 2599.969 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.131     ; 4.068      ;
; 2599.969 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.131     ; 4.068      ;
; 2599.969 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.131     ; 4.068      ;
; 2599.969 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.131     ; 4.068      ;
; 2599.969 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.131     ; 4.068      ;
; 2600.553 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 3.483      ;
; 2600.553 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 3.483      ;
; 2600.553 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 3.483      ;
; 2600.553 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 3.483      ;
; 2600.553 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 3.483      ;
; 2600.553 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 3.483      ;
; 2600.553 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 3.483      ;
; 2600.553 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 3.483      ;
; 2600.553 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 3.483      ;
; 2602.420 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.131     ; 1.617      ;
; 2602.420 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.131     ; 1.617      ;
; 2602.476 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.131     ; 1.561      ;
; 5203.532 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.732      ;
; 5203.532 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.732      ;
; 5203.532 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.732      ;
; 5203.532 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.732      ;
; 5203.532 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.732      ;
; 5203.532 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.732      ;
; 5203.532 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.732      ;
; 5203.532 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.732      ;
; 5203.532 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.732      ;
; 5203.532 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.732      ;
; 5203.544 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.720      ;
; 5203.544 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.720      ;
; 5203.544 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.720      ;
; 5203.544 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.720      ;
; 5203.544 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.720      ;
; 5203.544 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.720      ;
; 5203.544 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.720      ;
; 5203.544 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.720      ;
; 5203.544 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.720      ;
; 5203.544 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.720      ;
; 5203.618 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.646      ;
; 5203.618 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.646      ;
; 5203.618 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.646      ;
; 5203.618 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.646      ;
; 5203.618 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.646      ;
; 5203.618 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.646      ;
; 5203.618 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.646      ;
; 5203.618 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.646      ;
; 5203.618 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.646      ;
; 5203.618 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.646      ;
; 5203.626 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.638      ;
; 5203.626 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.638      ;
; 5203.626 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.638      ;
; 5203.626 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.638      ;
; 5203.626 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.638      ;
; 5203.626 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.638      ;
; 5203.626 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.638      ;
; 5203.626 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.638      ;
; 5203.626 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.638      ;
; 5203.626 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.638      ;
; 5203.758 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.069     ; 4.508      ;
; 5203.758 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.069     ; 4.508      ;
; 5203.758 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.069     ; 4.508      ;
; 5203.758 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.069     ; 4.508      ;
; 5203.758 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.069     ; 4.508      ;
; 5203.758 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.069     ; 4.508      ;
; 5203.758 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.069     ; 4.508      ;
; 5203.758 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.069     ; 4.508      ;
; 5203.758 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.069     ; 4.508      ;
; 5203.758 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.069     ; 4.508      ;
; 5203.758 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.069     ; 4.508      ;
; 5203.758 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.069     ; 4.508      ;
; 5203.758 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.069     ; 4.508      ;
; 5203.758 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.069     ; 4.508      ;
; 5203.758 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.069     ; 4.508      ;
; 5203.758 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.069     ; 4.508      ;
; 5203.758 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.069     ; 4.508      ;
; 5203.758 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.069     ; 4.508      ;
; 5203.768 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.496      ;
; 5203.768 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.496      ;
; 5203.768 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.496      ;
; 5203.768 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.496      ;
; 5203.768 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.496      ;
; 5203.768 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.496      ;
; 5203.768 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.496      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2495.745 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.261      ; 4.555      ;
; 2495.931 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.261      ; 4.369      ;
; 2496.223 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.272      ; 4.088      ;
; 2496.487 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.273      ; 3.825      ;
; 2496.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.273      ; 3.639      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.876 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.262      ; 3.425      ;
; 2496.887 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.260      ; 3.412      ;
; 2497.059 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.273      ; 3.253      ;
; 2497.119 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.261      ; 3.181      ;
; 2497.163 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.273      ; 3.149      ;
; 2497.180 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 2.753      ;
; 2497.181 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 2.752      ;
; 2497.183 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.262      ; 3.118      ;
; 2497.183 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 2.750      ;
; 2497.184 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 2.749      ;
; 2497.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.261      ; 3.114      ;
; 2497.190 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.261      ; 3.110      ;
; 2497.233 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.261      ; 3.067      ;
; 2497.234 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.273      ; 3.078      ;
; 2497.293 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.272      ; 3.018      ;
; 2497.330 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.260      ; 2.969      ;
; 2497.369 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.262      ; 2.932      ;
; 2497.387 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 2.546      ;
; 2497.387 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 2.546      ;
; 2497.387 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 2.546      ;
; 2497.387 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 2.546      ;
; 2497.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 2.452      ;
; 2497.482 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 2.451      ;
; 2497.516 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.260      ; 2.783      ;
; 2497.516 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.261      ; 2.784      ;
; 2497.533 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.272      ; 2.778      ;
; 2497.538 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.262      ; 2.763      ;
; 2497.547 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.261      ; 2.753      ;
; 2497.584 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.273      ; 2.728      ;
; 2497.685 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 2.248      ;
; 2497.685 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 2.248      ;
; 2497.726 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.208      ;
; 2497.727 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.207      ;
; 2497.731 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.261      ; 2.569      ;
; 2497.740 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 2.193      ;
; 2497.747 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 2.186      ;
; 2497.806 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.262      ; 2.495      ;
; 2497.817 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.117      ;
; 2497.839 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.095      ;
; 2497.850 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.084      ;
; 2497.851 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.083      ;
; 2497.861 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.273      ; 2.451      ;
; 2497.865 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.262      ; 2.436      ;
; 2497.872 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.062      ;
; 2497.873 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.061      ;
; 2497.929 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.067     ; 2.006      ;
; 2497.933 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.001      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                             ;
+-----------+------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33326.759 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.502      ;
; 33326.759 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.502      ;
; 33326.759 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.502      ;
; 33326.759 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.502      ;
; 33326.759 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.502      ;
; 33326.759 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.502      ;
; 33326.759 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.502      ;
; 33326.759 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.502      ;
; 33326.759 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.502      ;
; 33326.942 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|key_state.PREDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.319      ;
; 33326.996 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|key_state.PREDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.265      ;
; 33327.119 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.145      ;
; 33327.119 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.145      ;
; 33327.119 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.145      ;
; 33327.119 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.145      ;
; 33327.119 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.145      ;
; 33327.119 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.145      ;
; 33327.119 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.145      ;
; 33327.119 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.145      ;
; 33327.119 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.145      ;
; 33327.300 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 5.961      ;
; 33327.300 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 5.961      ;
; 33327.300 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 5.961      ;
; 33327.300 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 5.961      ;
; 33327.300 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 5.961      ;
; 33327.300 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 5.961      ;
; 33327.300 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 5.961      ;
; 33327.300 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 5.961      ;
; 33327.300 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 5.961      ;
; 33327.401 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 5.860      ;
; 33327.401 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 5.860      ;
; 33327.401 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 5.860      ;
; 33327.401 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 5.860      ;
; 33327.401 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 5.860      ;
; 33327.401 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 5.860      ;
; 33327.401 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 5.860      ;
; 33327.401 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 5.860      ;
; 33327.401 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 5.860      ;
; 33327.405 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.859      ;
; 33327.405 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.859      ;
; 33327.405 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.859      ;
; 33327.405 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.859      ;
; 33327.405 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.859      ;
; 33327.405 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.859      ;
; 33327.405 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.859      ;
; 33327.405 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.859      ;
; 33327.405 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.859      ;
; 33327.439 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|key_state.DOTDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 5.822      ;
; 33327.457 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|key_state.SENDDOT  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 5.804      ;
; 33327.478 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|key_state.DOTHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 5.783      ;
; 33327.510 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|key_state.PREDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.754      ;
; 33327.564 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|key_state.PREDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.700      ;
; 33327.588 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|key_state.PREDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.676      ;
; 33327.612 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.652      ;
; 33327.612 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.652      ;
; 33327.612 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.652      ;
; 33327.612 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.652      ;
; 33327.612 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.652      ;
; 33327.612 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.652      ;
; 33327.612 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.652      ;
; 33327.612 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.652      ;
; 33327.612 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.652      ;
; 33327.642 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|key_state.PREDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.622      ;
; 33327.646 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|key_state.DASHHELD ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 5.615      ;
; 33327.660 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.604      ;
; 33327.660 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.604      ;
; 33327.660 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.604      ;
; 33327.660 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.604      ;
; 33327.660 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.604      ;
; 33327.660 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.604      ;
; 33327.660 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.604      ;
; 33327.660 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.604      ;
; 33327.660 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.604      ;
; 33327.756 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.508      ;
; 33327.756 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.508      ;
; 33327.756 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.508      ;
; 33327.756 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.508      ;
; 33327.756 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.508      ;
; 33327.756 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.508      ;
; 33327.756 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.508      ;
; 33327.756 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.508      ;
; 33327.756 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.508      ;
; 33327.756 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|key_state.PREDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.508      ;
; 33327.760 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.504      ;
; 33327.760 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.504      ;
; 33327.760 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.504      ;
; 33327.760 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.504      ;
; 33327.760 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.504      ;
; 33327.760 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.504      ;
; 33327.760 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.504      ;
; 33327.760 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.504      ;
; 33327.760 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.504      ;
; 33327.761 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.503      ;
; 33327.761 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.503      ;
; 33327.761 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.503      ;
; 33327.761 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.503      ;
; 33327.761 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.503      ;
; 33327.761 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.503      ;
; 33327.761 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.503      ;
; 33327.761 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.503      ;
+-----------+------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.289 ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[35]                                     ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[35]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.413      ; 0.897      ;
; 0.302 ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[38]                                    ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[38]                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.413      ; 0.910      ;
; 0.310 ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[28]                         ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[28]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.422      ; 0.927      ;
; 0.368 ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[9]                                      ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[9]                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.340      ; 0.903      ;
; 0.376 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[37]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[37]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.520      ; 1.091      ;
; 0.418 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[1]                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.151      ; 0.764      ;
; 0.421 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[7]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.151      ; 0.767      ;
; 0.430 ; agc_nearclip                                                                                                                       ; agc_nearclip                                                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.432 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[27]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[27]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.520      ; 1.147      ;
; 0.445 ; agc_delaycnt[0]                                                                                                                    ; agc_delaycnt[0]                                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.684      ;
; 0.448 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.103      ; 0.746      ;
; 0.450 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.302      ; 0.947      ;
; 0.470 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[12][0]                                                                             ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[13][2]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.715      ;
; 0.472 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[2]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.107      ; 0.774      ;
; 0.472 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[3]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.107      ; 0.774      ;
; 0.472 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity5                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.716      ;
; 0.472 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity5                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.717      ;
; 0.472 ; receiver:receiver_inst|cordic:cordic_inst|Z[8][6]                                                                                  ; receiver:receiver_inst|cordic:cordic_inst|Z[9][6]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.716      ;
; 0.474 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.718      ;
; 0.476 ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[30]                                     ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[30]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.557      ; 1.228      ;
; 0.480 ; transmitter:transmitter_inst|CicInterpM5:in2|dx0[19]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|x1[20]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.724      ;
; 0.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[2]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.103      ; 0.779      ;
; 0.481 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[13][5]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[14][5]                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.724      ;
; 0.483 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[2]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.107      ; 0.785      ;
; 0.484 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rEnd4                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.729      ;
; 0.485 ; agc_delaycnt[21]                                                                                                                   ; agc_delaycnt[21]                                                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.724      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|counter[9]                                                                         ; transmitter:transmitter_inst|FirInterp8_1024:fi|counter[9]                                                                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.724      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rEnd4                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.730      ;
; 0.488 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][0]                                                                              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][0]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.197      ; 0.880      ;
; 0.489 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.736      ;
; 0.489 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.736      ;
; 0.489 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.736      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][2]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][2]                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; receiver:receiver_inst|cordic:cordic_inst|Z[10][0]                                                                                 ; receiver:receiver_inst|cordic:cordic_inst|Z[11][0]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[18]                                     ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[18]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.389      ; 1.074      ;
; 0.491 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[8]                                                                        ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[8]                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.730      ;
; 0.491 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|counter[8]                                                                            ; receiver:receiver_inst|firX8R8:fir2|fir256:A|counter[8]                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.730      ;
; 0.491 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|counter[8]                                                                            ; receiver:receiver_inst|firX8R8:fir2|fir256:C|counter[8]                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.730      ;
; 0.491 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|counter[8]                                                                            ; receiver:receiver_inst|firX8R8:fir2|fir256:G|counter[8]                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.730      ;
; 0.491 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|counter[8]                                                                            ; receiver:receiver_inst|firX8R8:fir2|fir256:H|counter[8]                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.730      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.360 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.204      ; 0.759      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.472 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.090      ; 0.757      ;
; 0.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.737      ;
; 0.500 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.744      ;
; 0.501 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.745      ;
; 0.507 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.216      ; 0.918      ;
; 0.510 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.753      ;
; 0.512 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.755      ;
; 0.521 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.021      ; 0.737      ;
; 0.608 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.043     ; 0.760      ;
; 0.640 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.275      ; 1.110      ;
; 0.669 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.021      ; 0.885      ;
; 0.669 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.814      ; 1.713      ;
; 0.673 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.832      ; 1.735      ;
; 0.683 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.926      ;
; 0.705 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.216      ; 1.116      ;
; 0.721 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.934      ; 1.885      ;
; 0.721 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.216      ; 1.132      ;
; 0.753 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.997      ;
; 0.756 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.000      ;
; 0.756 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.000      ;
; 0.766 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.410      ; 1.371      ;
; 0.778 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.022      ;
; 0.785 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.043     ; 0.937      ;
; 0.787 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.031      ;
; 0.803 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.098      ; 1.096      ;
; 0.819 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.728      ; 1.777      ;
; 0.820 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.677      ; 1.727      ;
; 0.836 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.051     ; 0.980      ;
; 0.844 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.064      ; 1.103      ;
; 0.846 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.814      ; 1.890      ;
; 0.870 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.041      ; 1.106      ;
; 0.871 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.078      ; 1.144      ;
; 0.875 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.965      ; 2.070      ;
; 0.891 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 1.145      ;
; 0.906 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.410      ; 1.511      ;
; 0.907 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.003      ; 1.105      ;
; 0.909 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.003      ; 1.107      ;
; 0.911 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.003      ; 1.109      ;
; 0.926 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.051     ; 1.070      ;
; 0.946 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.006     ; 1.135      ;
; 0.957 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.003      ; 1.155      ;
; 0.957 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.006     ; 1.146      ;
; 0.958 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.610      ; 1.798      ;
; 0.966 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.049     ; 1.112      ;
; 0.971 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.965      ; 2.166      ;
; 0.972 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.102      ; 1.269      ;
; 0.985 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.522      ; 1.737      ;
; 0.991 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.832      ; 2.053      ;
; 0.993 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.283      ; 1.471      ;
; 0.998 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.043     ; 1.150      ;
; 1.005 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.490      ; 1.725      ;
; 1.014 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 1.262      ;
; 1.020 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.083      ; 1.298      ;
; 1.023 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.119     ; 1.099      ;
; 1.026 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.063     ; 1.158      ;
; 1.026 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.172      ; 1.393      ;
; 1.032 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.797      ; 2.059      ;
; 1.037 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.083      ; 1.315      ;
; 1.041 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.093      ; 1.329      ;
; 1.047 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.816      ; 2.093      ;
; 1.047 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.851      ; 2.128      ;
; 1.048 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.943      ; 2.221      ;
; 1.068 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.256      ; 1.519      ;
; 1.075 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.696      ; 2.001      ;
; 1.092 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.053      ; 2.375      ;
; 1.099 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.003      ; 1.297      ;
; 1.105 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.935      ; 2.270      ;
; 1.111 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.138      ; 1.444      ;
; 1.125 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 1.379      ;
; 1.135 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.049     ; 1.281      ;
; 1.139 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.958      ; 2.327      ;
; 1.146 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.935      ; 2.311      ;
; 1.146 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.081      ; 1.422      ;
; 1.154 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.969      ; 2.353      ;
; 1.157 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.219      ; 1.571      ;
; 1.170 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.049     ; 1.316      ;
; 1.175 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.934      ; 2.339      ;
; 1.177 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.003      ; 1.375      ;
; 1.181 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.209      ; 2.620      ;
; 1.183 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.072      ; 1.450      ;
; 1.186 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.916      ; 2.332      ;
; 1.187 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.927      ; 2.344      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.684      ;
; 0.469 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.736      ;
; 0.470 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.737      ;
; 0.472 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.739      ;
; 0.519 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.785      ;
; 0.632 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.899      ;
; 0.646 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.912      ;
; 0.646 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.912      ;
; 0.647 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.913      ;
; 0.648 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.914      ;
; 0.649 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.915      ;
; 0.684 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.951      ;
; 0.684 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.684 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.685 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.952      ;
; 0.685 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.686 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.688 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.689 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.965      ;
; 0.700 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.967      ;
; 0.700 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.966      ;
; 0.709 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.976      ;
; 0.713 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.980      ;
; 0.715 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.981      ;
; 0.718 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.985      ;
; 0.719 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.985      ;
; 0.720 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.986      ;
; 0.754 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.020      ;
; 0.755 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.021      ;
; 0.757 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.023      ;
; 0.759 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.026      ;
; 0.766 ; ad9866:ad9866_inst|sclk                            ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.033      ;
; 0.769 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.035      ;
; 0.772 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.038      ;
; 0.774 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.041      ;
; 0.774 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.041      ;
; 0.774 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.041      ;
; 0.776 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.043      ;
; 0.838 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.104      ;
; 0.838 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.104      ;
; 0.840 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.106      ;
; 0.845 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.111      ;
; 0.869 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.136      ;
; 0.878 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.145      ;
; 0.878 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.145      ;
; 0.879 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.146      ;
; 0.941 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.208      ;
; 0.942 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.209      ;
; 0.943 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.210      ;
; 0.945 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.212      ;
; 1.003 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.074      ; 1.272      ;
; 1.005 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.006 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.007 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.553      ; 3.180      ;
; 0.402 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.553      ; 3.180      ;
; 0.402 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.553      ; 3.180      ;
; 0.402 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[30]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.553      ; 3.180      ;
; 0.402 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[28]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.553      ; 3.180      ;
; 0.402 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[23]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.553      ; 3.180      ;
; 0.402 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.553      ; 3.180      ;
; 0.402 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[19]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.553      ; 3.180      ;
; 0.402 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[18]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.553      ; 3.180      ;
; 0.402 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[17]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.553      ; 3.180      ;
; 0.402 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[16]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.553      ; 3.180      ;
; 0.402 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[15]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.553      ; 3.180      ;
; 0.402 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[14]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.553      ; 3.180      ;
; 0.402 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[13]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.553      ; 3.180      ;
; 0.402 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.553      ; 3.180      ;
; 0.402 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.553      ; 3.180      ;
; 0.403 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.775      ; 3.403      ;
; 0.403 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.775      ; 3.403      ;
; 0.403 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.775      ; 3.403      ;
; 0.406 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|done      ; spi_ce1      ; spi_sck     ; 0.000        ; 3.295      ; 3.926      ;
; 0.452 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rdata[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.111      ; 0.758      ;
; 0.459 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.819      ; 3.503      ;
; 0.459 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.819      ; 3.503      ;
; 0.489 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.859      ; 3.573      ;
; 0.489 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[10]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.859      ; 3.573      ;
; 0.489 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[8]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.859      ; 3.573      ;
; 0.491 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.736      ;
; 0.491 ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_slave:spi_slave_rx_inst|treg[43]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.736      ;
; 0.492 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_slave:spi_slave_rx_inst|treg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.737      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_slave:spi_slave_rx_inst|treg[45]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_slave:spi_slave_rx_inst|treg[40]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_slave:spi_slave_rx_inst|treg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_slave:spi_slave_rx_inst|treg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_slave:spi_slave_rx_inst|treg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.736      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_slave:spi_slave_rx_inst|treg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_slave:spi_slave_rx_inst|treg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_slave:spi_slave_rx_inst|treg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_slave:spi_slave_rx_inst|treg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[15] ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_slave:spi_slave_rx_inst|treg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.739      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.739      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[41] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.739      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.739      ;
; 0.510 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rreg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.758      ;
; 0.511 ; spi_slave:spi_slave_rx2_inst|rreg[18] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.757      ;
; 0.512 ; spi_slave:spi_slave_rx2_inst|rreg[21] ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.758      ;
; 0.512 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rreg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.760      ;
; 0.512 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.760      ;
; 0.514 ; spi_slave:spi_slave_rx2_inst|rreg[23] ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.760      ;
; 0.514 ; spi_slave:spi_slave_rx2_inst|rreg[22] ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.760      ;
; 0.514 ; spi_slave:spi_slave_rx2_inst|rreg[17] ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.760      ;
; 0.514 ; spi_slave:spi_slave_rx2_inst|rreg[16] ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.760      ;
; 0.514 ; spi_slave:spi_slave_rx2_inst|rreg[15] ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.760      ;
; 0.514 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rreg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.758      ;
; 0.514 ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_slave:spi_slave_rx_inst|rreg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.758      ;
; 0.514 ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_slave:spi_slave_rx_inst|rdata[18]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.195      ; 0.904      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.760      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rreg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.759      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_slave:spi_slave_rx_inst|rreg[8]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.759      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_slave:spi_slave_rx_inst|rreg[18]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.759      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_slave:spi_slave_rx_inst|rreg[16]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.759      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_slave:spi_slave_rx_inst|rreg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.759      ;
; 0.516 ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_slave:spi_slave_rx_inst|rreg[33]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.760      ;
; 0.516 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_slave:spi_slave_rx_inst|rreg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.760      ;
; 0.517 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.761      ;
; 0.517 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rreg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.759      ;
; 0.519 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.761      ;
; 0.530 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.577      ; 3.332      ;
; 0.530 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.577      ; 3.332      ;
; 0.530 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.577      ; 3.332      ;
; 0.530 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.577      ; 3.332      ;
; 0.530 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.577      ; 3.332      ;
; 0.530 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.577      ; 3.332      ;
; 0.530 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.577      ; 3.332      ;
; 0.530 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.577      ; 3.332      ;
; 0.530 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.577      ; 3.332      ;
; 0.530 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.577      ; 3.332      ;
; 0.530 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.577      ; 3.332      ;
; 0.530 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.577      ; 3.332      ;
; 0.530 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.577      ; 3.332      ;
; 0.530 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.577      ; 3.332      ;
; 0.544 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.564      ; 3.333      ;
; 0.544 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.564      ; 3.333      ;
; 0.544 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.564      ; 3.333      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.405 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.458 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.722      ;
; 0.468 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.732      ;
; 0.635 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.901      ;
; 0.657 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.923      ;
; 0.663 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.308      ;
; 0.690 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.334      ;
; 0.693 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.337      ;
; 0.696 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.960      ;
; 0.697 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.961      ;
; 0.697 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.961      ;
; 0.697 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.961      ;
; 0.698 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.962      ;
; 0.698 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.962      ;
; 0.698 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.962      ;
; 0.699 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.344      ;
; 0.699 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.963      ;
; 0.700 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.345      ;
; 0.700 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.964      ;
; 0.700 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.964      ;
; 0.700 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.964      ;
; 0.701 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.967      ;
; 0.701 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.965      ;
; 0.702 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.347      ;
; 0.707 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.351      ;
; 0.707 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.351      ;
; 0.709 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[8]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[1]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.974      ;
; 0.711 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[2]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.356      ;
; 0.712 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[3]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.978      ;
; 0.712 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.356      ;
; 0.712 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.976      ;
; 0.712 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.976      ;
; 0.722 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.367      ;
; 0.722 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.367      ;
; 0.726 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.990      ;
; 0.738 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.382      ;
; 0.741 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.385      ;
; 0.744 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.389      ;
; 0.748 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.392      ;
; 0.751 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.396      ;
; 0.752 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.396      ;
; 0.764 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.408      ;
; 0.805 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.071      ;
; 0.818 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[5]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.084      ;
; 0.825 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.091      ;
; 0.827 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[6]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.093      ;
; 0.834 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[0]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.100      ;
; 0.835 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[7]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.101      ;
; 0.838 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.104      ;
; 0.868 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.132      ;
; 0.976 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[7]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.242      ;
; 0.977 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[2]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.243      ;
; 0.979 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[0]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.245      ;
; 0.983 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.249      ;
; 0.985 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.251      ;
; 0.986 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.631      ;
; 1.016 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.280      ;
; 1.016 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.280      ;
; 1.017 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.281      ;
; 1.019 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.283      ;
; 1.019 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.283      ;
; 1.020 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.284      ;
; 1.020 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.284      ;
; 1.021 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.285      ;
; 1.021 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.285      ;
; 1.022 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.286      ;
; 1.022 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.286      ;
; 1.023 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.287      ;
; 1.024 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.288      ;
; 1.030 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.293      ;
; 1.031 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.295      ;
; 1.031 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.295      ;
; 1.031 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.295      ;
; 1.032 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.296      ;
; 1.034 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.298      ;
; 1.034 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.298      ;
; 1.035 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.299      ;
; 1.036 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.300      ;
; 1.036 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.300      ;
; 1.045 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.308      ;
; 1.116 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.380      ;
; 1.117 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.381      ;
; 1.118 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.382      ;
; 1.120 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.384      ;
; 1.120 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.383      ;
; 1.121 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.385      ;
; 1.130 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.394      ;
; 1.138 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.402      ;
; 1.138 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.402      ;
; 1.140 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.403      ;
; 1.141 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.405      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; iambic:iambic_inst|keyer_out             ; iambic:iambic_inst|keyer_out             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|key_state.SENDDOT     ; iambic:iambic_inst|key_state.SENDDOT     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|key_state.DASHDELAY   ; iambic:iambic_inst|key_state.DASHDELAY   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|key_state.DOTDELAY    ; iambic:iambic_inst|key_state.DOTDELAY    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|key_state.LETTERSPACE ; iambic:iambic_inst|key_state.LETTERSPACE ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.471 ; iambic:iambic_inst|delay[17]             ; iambic:iambic_inst|delay[17]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.493 ; iambic:iambic_inst|key_state.SENDDOT     ; iambic:iambic_inst|key_state.DOTDELAY    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.759      ;
; 0.513 ; iambic:iambic_inst|dash_memory           ; iambic:iambic_inst|key_state.PREDASH     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.779      ;
; 0.624 ; iambic:iambic_inst|dot_memory            ; iambic:iambic_inst|key_state.00000       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.890      ;
; 0.639 ; iambic:iambic_inst|key_state.DOTDELAY    ; iambic:iambic_inst|key_state.DOTHELD     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.905      ;
; 0.662 ; iambic:iambic_inst|key_state.DASHDELAY   ; iambic:iambic_inst|dot_memory            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.928      ;
; 0.665 ; iambic:iambic_inst|key_state.DASHDELAY   ; iambic:iambic_inst|key_state.DASHHELD    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.931      ;
; 0.704 ; iambic:iambic_inst|delay[7]              ; iambic:iambic_inst|delay[7]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.970      ;
; 0.708 ; iambic:iambic_inst|delay[9]              ; iambic:iambic_inst|delay[9]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; iambic:iambic_inst|delay[15]             ; iambic:iambic_inst|delay[15]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; iambic:iambic_inst|delay[11]             ; iambic:iambic_inst|delay[11]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; iambic:iambic_inst|key_state.PREDOT      ; iambic:iambic_inst|key_state.SENDDOT     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; iambic:iambic_inst|delay[1]              ; iambic:iambic_inst|delay[1]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; iambic:iambic_inst|delay[14]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; iambic:iambic_inst|delay[13]             ; iambic:iambic_inst|delay[13]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.977      ;
; 0.712 ; iambic:iambic_inst|delay[3]              ; iambic:iambic_inst|delay[3]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.978      ;
; 0.712 ; iambic:iambic_inst|delay[5]              ; iambic:iambic_inst|delay[5]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.978      ;
; 0.712 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.978      ;
; 0.713 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[2]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; iambic:iambic_inst|delay[16]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.980      ;
; 0.717 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.983      ;
; 0.725 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.991      ;
; 0.737 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[0]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.003      ;
; 0.754 ; iambic:iambic_inst|dash_memory           ; iambic:iambic_inst|key_state.00000       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.020      ;
; 0.772 ; iambic:iambic_inst|dash_memory           ; iambic:iambic_inst|key_state.DOTHELD     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.038      ;
; 0.812 ; iambic:iambic_inst|key_state.DOTDELAY    ; iambic:iambic_inst|dash_memory           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.078      ;
; 0.851 ; iambic:iambic_inst|key_state.LETTERSPACE ; iambic:iambic_inst|dot_memory            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.117      ;
; 0.854 ; iambic:iambic_inst|key_state.LETTERSPACE ; iambic:iambic_inst|dash_memory           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.120      ;
; 0.866 ; iambic:iambic_inst|key_state.DOTHELD     ; iambic:iambic_inst|key_state.PREDOT      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.132      ;
; 0.940 ; iambic:iambic_inst|dot_memory            ; iambic:iambic_inst|key_state.DASHHELD    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.206      ;
; 0.972 ; iambic:iambic_inst|key_state.SENDDASH    ; iambic:iambic_inst|keyer_out             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.238      ;
; 1.028 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[11]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; iambic:iambic_inst|delay[7]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[13]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; iambic:iambic_inst|delay[14]             ; iambic:iambic_inst|delay[15]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[1]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[3]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; iambic:iambic_inst|delay[15]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.296      ;
; 1.032 ; iambic:iambic_inst|delay[16]             ; iambic:iambic_inst|delay[17]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; iambic:iambic_inst|delay[9]              ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.298      ;
; 1.033 ; iambic:iambic_inst|delay[11]             ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.299      ;
; 1.033 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[5]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.299      ;
; 1.034 ; iambic:iambic_inst|delay[1]              ; iambic:iambic_inst|delay[2]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.300      ;
; 1.035 ; iambic:iambic_inst|delay[13]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.301      ;
; 1.036 ; iambic:iambic_inst|delay[3]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.302      ;
; 1.036 ; iambic:iambic_inst|delay[5]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.302      ;
; 1.036 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[7]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.302      ;
; 1.041 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[9]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.310      ;
; 1.043 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.309      ;
; 1.044 ; iambic:iambic_inst|delay[14]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.310      ;
; 1.046 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.312      ;
; 1.047 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[2]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.313      ;
; 1.047 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.313      ;
; 1.048 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.314      ;
; 1.051 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.317      ;
; 1.056 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.325      ;
; 1.109 ; iambic:iambic_inst|key_state.DOTHELD     ; iambic:iambic_inst|key_state.PREDASH     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.375      ;
; 1.124 ; iambic:iambic_inst|delay[15]             ; iambic:iambic_inst|delay[17]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.390      ;
; 1.124 ; iambic:iambic_inst|delay[7]              ; iambic:iambic_inst|delay[9]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.393      ;
; 1.126 ; iambic:iambic_inst|delay[9]              ; iambic:iambic_inst|delay[11]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.392      ;
; 1.127 ; iambic:iambic_inst|delay[11]             ; iambic:iambic_inst|delay[13]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.393      ;
; 1.128 ; iambic:iambic_inst|delay[1]              ; iambic:iambic_inst|delay[3]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.394      ;
; 1.128 ; iambic:iambic_inst|delay[13]             ; iambic:iambic_inst|delay[15]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.394      ;
; 1.132 ; iambic:iambic_inst|dash_memory           ; iambic:iambic_inst|dash_memory           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.398      ;
; 1.137 ; iambic:iambic_inst|key_state.00000       ; iambic:iambic_inst|key_state.PREDOT      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.403      ;
; 1.137 ; iambic:iambic_inst|delay[3]              ; iambic:iambic_inst|delay[5]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.403      ;
; 1.138 ; iambic:iambic_inst|delay[5]              ; iambic:iambic_inst|delay[7]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.404      ;
; 1.147 ; iambic:iambic_inst|delay[7]              ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.416      ;
; 1.150 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[13]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.416      ;
; 1.150 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[15]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.416      ;
; 1.151 ; iambic:iambic_inst|delay[14]             ; iambic:iambic_inst|delay[17]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.417      ;
; 1.152 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[3]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.418      ;
; 1.152 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[5]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.418      ;
; 1.154 ; iambic:iambic_inst|delay[9]              ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.420      ;
; 1.155 ; iambic:iambic_inst|key_state.DASHHELD    ; iambic:iambic_inst|key_state.PREDOT      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.421      ;
; 1.155 ; iambic:iambic_inst|delay[11]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.421      ;
; 1.155 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[9]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.424      ;
; 1.155 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[7]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.421      ;
; 1.156 ; iambic:iambic_inst|delay[1]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.422      ;
; 1.157 ; iambic:iambic_inst|delay[13]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.423      ;
; 1.158 ; iambic:iambic_inst|delay[3]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.424      ;
; 1.158 ; iambic:iambic_inst|delay[5]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.424      ;
; 1.163 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[11]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.432      ;
; 1.165 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.431      ;
; 1.168 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.434      ;
; 1.169 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.435      ;
; 1.169 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.435      ;
; 1.170 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.439      ;
; 1.170 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.436      ;
; 1.178 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.447      ;
; 1.183 ; iambic:iambic_inst|key_state.SENDDASH    ; iambic:iambic_inst|dash_memory           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.449      ;
; 1.212 ; iambic:iambic_inst|key_state.00000       ; iambic:iambic_inst|keyer_out             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.478      ;
; 1.216 ; iambic:iambic_inst|key_state.00000       ; iambic:iambic_inst|key_state.00000       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.482      ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.717      ;
; 0.497 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.760      ;
; 0.498 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.761      ;
; 0.500 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 0.764      ;
; 0.522 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.785      ;
; 0.583 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.846      ;
; 0.602 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.865      ;
; 0.623 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.886      ;
; 0.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 0.912      ;
; 0.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 0.927      ;
; 0.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 0.927      ;
; 0.669 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 0.933      ;
; 0.671 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.934      ;
; 0.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.937      ;
; 0.680 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 0.944      ;
; 0.695 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.958      ;
; 0.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 0.961      ;
; 0.710 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.973      ;
; 0.733 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.996      ;
; 0.734 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.997      ;
; 0.735 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.998      ;
; 0.739 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.002      ;
; 0.742 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.005      ;
; 0.770 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.033      ;
; 0.789 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.052      ;
; 0.798 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.061      ;
; 0.804 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.068      ;
; 0.845 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.108      ;
; 0.848 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.111      ;
; 0.849 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.112      ;
; 0.849 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.112      ;
; 0.928 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.191      ;
; 0.937 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.086      ; 1.218      ;
; 1.064 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 1.326      ;
; 1.093 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 1.355      ;
; 1.102 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.071      ; 1.368      ;
; 1.114 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.377      ;
; 1.140 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.403      ;
; 1.152 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.071      ; 1.418      ;
; 1.156 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 1.418      ;
; 1.168 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.431      ;
; 1.168 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.431      ;
; 1.187 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.450      ;
; 1.238 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.397      ; 1.865      ;
; 1.248 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.396      ; 1.874      ;
; 1.355 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.618      ;
; 1.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.621      ;
; 1.395 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.658      ;
; 1.399 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.662      ;
; 1.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.665      ;
; 1.421 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 1.683      ;
; 1.422 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.685      ;
; 1.441 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.705      ;
; 1.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.716      ;
; 1.470 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.397      ; 2.097      ;
; 1.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.743      ;
; 1.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.744      ;
; 1.538 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.408      ; 2.176      ;
; 1.539 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.802      ;
; 1.553 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.397      ; 2.180      ;
; 1.602 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.866      ;
; 1.606 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.408      ; 2.244      ;
; 1.615 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.879      ;
; 1.622 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.396      ; 2.248      ;
; 1.643 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.906      ;
; 1.643 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.906      ;
; 1.657 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.397      ; 2.284      ;
; 1.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.933      ;
; 1.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.933      ;
; 1.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.397      ; 2.299      ;
; 1.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.396      ; 2.299      ;
; 1.678 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 1.940      ;
; 1.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.960      ;
; 1.729 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.992      ;
; 1.729 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.992      ;
; 1.735 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 1.997      ;
; 1.770 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.408      ; 2.408      ;
; 1.778 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 2.041      ;
; 1.789 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.396      ; 2.415      ;
; 1.798 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.397      ; 2.425      ;
; 1.820 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.397      ; 2.447      ;
; 1.910 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.408      ; 2.548      ;
; 1.929 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.397      ; 2.556      ;
; 1.938 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.396      ; 2.564      ;
; 1.939 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.395      ; 2.564      ;
; 1.952 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.396      ; 2.578      ;
; 1.956 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 2.218      ;
; 1.956 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 2.218      ;
; 1.966 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.408      ; 2.604      ;
; 1.968 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.407      ; 2.605      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.713 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.082      ; 2.020      ;
; 0.769 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.090      ; 2.084      ;
; 0.770 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.090      ; 2.085      ;
; 0.835 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.090      ; 2.150      ;
; 0.838 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.090      ; 2.153      ;
; 0.932 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.067      ; 2.224      ;
; 0.941 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.090      ; 2.256      ;
; 0.945 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.090      ; 2.260      ;
; 0.948 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.948      ; 1.725      ;
; 1.000 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.084      ; 2.309      ;
; 1.002 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.084      ; 2.311      ;
; 1.042 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.090      ; 2.357      ;
; 1.045 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.090      ; 2.360      ;
; 1.055 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.073      ; 2.353      ;
; 1.136 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.950      ; 1.915      ;
; 1.165 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.950      ; 1.944      ;
; 1.173 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.950      ; 1.952      ;
; 1.250 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.952      ; 2.031      ;
; 1.260 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.952      ; 2.041      ;
; 1.312 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.944      ; 2.085      ;
; 1.321 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.956      ; 2.106      ;
; 1.350 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.084      ; 2.659      ;
; 1.354 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.084      ; 2.663      ;
; 1.359 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.956      ; 2.144      ;
; 1.416 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.950      ; 2.195      ;
; 1.429 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.950      ; 2.208      ;
; 1.451 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.950      ; 2.230      ;
; 1.454 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.950      ; 2.233      ;
; 1.457 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.946      ; 2.232      ;
; 1.458 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.946      ; 2.233      ;
; 1.461 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.956      ; 2.246      ;
; 1.500 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.948      ; 2.277      ;
; 1.510 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.956      ; 2.295      ;
; 1.511 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.950      ; 2.290      ;
; 1.531 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.952      ; 2.312      ;
; 1.540 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.950      ; 2.319      ;
; 1.544 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.946      ; 2.319      ;
; 1.558 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.956      ; 2.343      ;
; 1.561 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.956      ; 2.346      ;
; 1.565 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.657      ; 2.051      ;
; 1.579 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.956      ; 2.364      ;
; 1.609 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.952      ; 2.390      ;
; 1.625 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.950      ; 2.404      ;
; 1.656 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.946      ; 2.431      ;
; 1.663 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.948      ; 2.440      ;
; 1.665 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.944      ; 2.438      ;
; 1.697 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.956      ; 2.482      ;
; 1.737 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.948      ; 2.514      ;
; 1.738 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.952      ; 2.519      ;
; 1.740 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.337      ; 1.906      ;
; 1.741 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.946      ; 2.516      ;
; 1.749 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.952      ; 2.530      ;
; 1.771 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.946      ; 2.546      ;
; 1.773 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.946      ; 2.548      ;
; 1.780 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.950      ; 2.559      ;
; 1.799 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.956      ; 2.584      ;
; 1.800 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.657      ; 2.286      ;
; 1.802 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.946      ; 2.577      ;
; 1.816 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.956      ; 2.601      ;
; 1.819 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.946      ; 2.594      ;
; 1.821 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.950      ; 2.600      ;
; 1.822 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.946      ; 2.597      ;
; 1.830 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.950      ; 2.609      ;
; 1.838 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.946      ; 2.613      ;
; 1.839 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.946      ; 2.614      ;
; 1.845 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.946      ; 2.620      ;
; 1.850 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.950      ; 2.629      ;
; 1.857 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.946      ; 2.632      ;
; 1.876 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.657      ; 2.362      ;
; 1.896 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.657      ; 2.382      ;
; 1.904 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.657      ; 2.390      ;
; 1.923 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.333      ; 2.085      ;
; 1.928 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.333      ; 2.090      ;
; 1.942 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.333      ; 2.104      ;
; 1.984 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.337      ; 2.150      ;
; 2.052 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.333      ; 2.214      ;
; 2.131 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.657      ; 2.617      ;
; 2.132 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.333      ; 2.294      ;
; 2.162 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.333      ; 2.324      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.886 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.074      ; 1.185      ;
; 0.891 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.074      ; 1.190      ;
; 1.070 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.074      ; 1.369      ;
; 1.071 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.076      ; 1.372      ;
; 1.076 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.076      ; 1.377      ;
; 1.088 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.076      ; 1.389      ;
; 1.102 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.076      ; 1.403      ;
; 1.104 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.076      ; 1.405      ;
; 1.105 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.077      ; 1.407      ;
; 1.107 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.003     ; 1.329      ;
; 1.111 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.074      ; 1.410      ;
; 1.124 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.003     ; 1.346      ;
; 1.141 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.076      ; 1.442      ;
; 1.167 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.005     ; 1.387      ;
; 1.179 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.005     ; 1.399      ;
; 1.274 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.074      ; 1.573      ;
; 1.306 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.003     ; 1.528      ;
; 1.327 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.005     ; 1.547      ;
; 1.335 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.076      ; 1.636      ;
; 1.351 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.003     ; 1.573      ;
; 1.357 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.003     ; 1.579      ;
; 1.367 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.005     ; 1.587      ;
; 1.379 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.003     ; 1.601      ;
; 1.402 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.003     ; 1.624      ;
; 1.420 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.003     ; 1.642      ;
; 1.500 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.251      ; 1.580      ;
; 1.507 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.251      ; 1.587      ;
; 1.522 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.256      ; 1.607      ;
; 1.528 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.246      ; 1.603      ;
; 1.531 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.256      ; 1.616      ;
; 1.531 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.249      ; 1.609      ;
; 1.533 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.251      ; 1.613      ;
; 1.536 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.246      ; 1.611      ;
; 1.539 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.076      ; 1.840      ;
; 1.540 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.251      ; 1.620      ;
; 1.547 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.257      ; 1.633      ;
; 1.548 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.257      ; 1.634      ;
; 1.550 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.247     ; 1.528      ;
; 1.550 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.061     ; 1.318      ;
; 1.551 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.256      ; 1.636      ;
; 1.553 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.061     ; 1.321      ;
; 1.553 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.257      ; 1.639      ;
; 1.553 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.246      ; 1.628      ;
; 1.557 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.251      ; 1.637      ;
; 1.561 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.251      ; 1.641      ;
; 1.568 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.060     ; 1.337      ;
; 1.568 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.246      ; 1.643      ;
; 1.575 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.251      ; 1.655      ;
; 1.576 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.249      ; 1.654      ;
; 1.577 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.249      ; 1.655      ;
; 1.578 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.249      ; 1.656      ;
; 1.579 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.063     ; 1.345      ;
; 1.579 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.246      ; 1.654      ;
; 1.583 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.257      ; 1.669      ;
; 1.585 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.257      ; 1.671      ;
; 1.588 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.074      ; 1.887      ;
; 1.589 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.172      ; 1.590      ;
; 1.590 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.061     ; 1.358      ;
; 1.594 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.177      ; 1.600      ;
; 1.595 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.249      ; 1.673      ;
; 1.597 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.249      ; 1.675      ;
; 1.600 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.061     ; 1.368      ;
; 1.601 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.096     ; 1.334      ;
; 1.605 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.249      ; 1.683      ;
; 1.608 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.061     ; 1.376      ;
; 1.610 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.170      ; 1.609      ;
; 1.611 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.246      ; 1.686      ;
; 1.615 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.170      ; 1.614      ;
; 1.616 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.246      ; 1.691      ;
; 1.616 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.167      ; 1.612      ;
; 1.618 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.246      ; 1.693      ;
; 1.626 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.251      ; 1.706      ;
; 1.629 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.003     ; 1.851      ;
; 1.630 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.178      ; 1.637      ;
; 1.632 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.005     ; 1.852      ;
; 1.633 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.178      ; 1.640      ;
; 1.640 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.177      ; 1.646      ;
; 1.641 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.170      ; 1.640      ;
; 1.646 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.167      ; 1.642      ;
; 1.647 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.172      ; 1.648      ;
; 1.647 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.167      ; 1.643      ;
; 1.649 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.178      ; 1.656      ;
; 1.654 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.177      ; 1.660      ;
; 1.663 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.178      ; 1.670      ;
; 1.664 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.177      ; 1.670      ;
; 1.670 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.170      ; 1.669      ;
; 1.671 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.172      ; 1.672      ;
; 1.681 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.140     ; 1.370      ;
; 1.687 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.251      ; 1.767      ;
; 1.689 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.251      ; 1.769      ;
; 1.692 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.140     ; 1.381      ;
; 1.692 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.140     ; 1.381      ;
; 1.715 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.427      ; 2.367      ;
; 1.735 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.246      ; 1.810      ;
; 1.750 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.256      ; 1.835      ;
; 1.772 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.249      ; 1.850      ;
; 1.778 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.172      ; 1.779      ;
; 1.786 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.178      ; 1.793      ;
; 1.799 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.177      ; 1.805      ;
; 1.801 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.256      ; 1.886      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'virt_ad9866_rxclk'                                                                                                   ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 14.263 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.860     ; 3.142      ;
; 14.274 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.851     ; 3.162      ;
; 14.850 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.857     ; 3.732      ;
; 14.959 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.881     ; 3.817      ;
; 15.320 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.923     ; 4.136      ;
; 15.366 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.026     ; 4.079      ;
; 15.574 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.860     ; 4.453      ;
; 15.775 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.923     ; 4.591      ;
; 16.389 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.022     ; 5.106      ;
; 16.774 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.932     ; 5.581      ;
; 17.041 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.082     ; 5.698      ;
; 19.076 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.919     ; 7.896      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'                                                                                                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_rxclk                                                               ;
; -2.123 ; 13.563       ; 15.686         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_txclk                                                               ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_1  ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_1 ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_1 ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_1 ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_1 ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_1 ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_1 ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_1 ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_1 ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_1  ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_1  ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_1  ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_1  ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_1  ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_1  ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_1  ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_1  ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_1  ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[0]                  ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[10]                 ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[11]                 ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[12]                 ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[13]                 ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[14]                 ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[15]                 ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[16]                 ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[17]                 ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[1]                  ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[2]                  ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[3]                  ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[4]                  ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[5]                  ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[6]                  ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[7]                  ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[8]                  ;
; 6.070  ; 6.452        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[9]                  ;
; 6.104  ; 6.320        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|caddr[0]                  ;
; 6.104  ; 6.320        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|caddr[1]                  ;
; 6.104  ; 6.320        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|caddr[2]                  ;
; 6.104  ; 6.320        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|caddr[3]                  ;
; 6.104  ; 6.320        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|caddr[4]                  ;
; 6.104  ; 6.320        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|caddr[5]                  ;
; 6.104  ; 6.320        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|caddr[6]                  ;
; 6.104  ; 6.320        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|caddr[7]                  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[0]~_Duplicate_1   ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[10]~_Duplicate_1  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[11]~_Duplicate_1  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[12]~_Duplicate_1  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[13]~_Duplicate_1  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[14]~_Duplicate_1  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[15]~_Duplicate_1  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[16]~_Duplicate_1  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[17]~_Duplicate_1  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[1]~_Duplicate_1   ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[2]~_Duplicate_1   ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[3]~_Duplicate_1   ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[4]~_Duplicate_1   ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[5]~_Duplicate_1   ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[6]~_Duplicate_1   ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[7]~_Duplicate_1   ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[8]~_Duplicate_1   ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[9]~_Duplicate_1   ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[18]                  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[19]                  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[20]                  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[21]                  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[22]                  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[23]                  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[24]                  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[25]                  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[26]                  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[27]                  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[28]                  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[29]                  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[30]                  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[31]                  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[32]                  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[33]                  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[34]                  ;
; 6.125  ; 6.507        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[35]                  ;
; 6.127  ; 6.509        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_1  ;
; 6.127  ; 6.509        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_1 ;
; 6.127  ; 6.509        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_1 ;
; 6.127  ; 6.509        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_1 ;
; 6.127  ; 6.509        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_1 ;
; 6.127  ; 6.509        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_1 ;
; 6.127  ; 6.509        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_1 ;
; 6.127  ; 6.509        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_1 ;
; 6.127  ; 6.509        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_1 ;
; 6.127  ; 6.509        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_1  ;
; 6.127  ; 6.509        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_1  ;
; 6.127  ; 6.509        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_1  ;
; 6.127  ; 6.509        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_1  ;
; 6.127  ; 6.509        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_1  ;
; 6.127  ; 6.509        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_1  ;
; 6.127  ; 6.509        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_1  ;
; 6.127  ; 6.509        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_1  ;
; 6.127  ; 6.509        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_1  ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'                                      ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_rxclk ; Rise       ; ad9866_rxclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'                                      ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_txclk ; Rise       ; ad9866_txclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_sck'                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; 31.618 ; 31.834       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[10]  ;
; 31.618 ; 31.834       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[11]  ;
; 31.618 ; 31.834       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[8]   ;
; 31.619 ; 31.835       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[20]   ;
; 31.619 ; 31.835       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[21]   ;
; 31.641 ; 31.857       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[22] ;
; 31.641 ; 31.857       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[40] ;
; 31.643 ; 31.859       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[27]  ;
; 31.643 ; 31.859       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[28]  ;
; 31.643 ; 31.859       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[40]  ;
; 31.653 ; 31.869       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[21]  ;
; 31.653 ; 31.869       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[22]  ;
; 31.653 ; 31.869       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[24]  ;
; 31.653 ; 31.869       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[9]   ;
; 31.662 ; 31.878       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|done      ;
; 31.673 ; 31.857       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[10]   ;
; 31.673 ; 31.857       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[11]   ;
; 31.673 ; 31.857       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[12]   ;
; 31.673 ; 31.857       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[13]   ;
; 31.673 ; 31.857       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[14]   ;
; 31.673 ; 31.857       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[15]   ;
; 31.673 ; 31.857       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[8]    ;
; 31.673 ; 31.857       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[9]    ;
; 31.680 ; 31.864       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[16]   ;
; 31.680 ; 31.864       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[17]   ;
; 31.680 ; 31.864       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[18]   ;
; 31.680 ; 31.864       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[19]   ;
; 31.680 ; 31.864       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[20]   ;
; 31.680 ; 31.864       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[21]   ;
; 31.680 ; 31.864       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[22]   ;
; 31.680 ; 31.864       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[23]   ;
; 31.680 ; 31.864       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[24]   ;
; 31.680 ; 31.864       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[25]   ;
; 31.680 ; 31.864       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[26]   ;
; 31.680 ; 31.864       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[27]   ;
; 31.680 ; 31.864       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[28]   ;
; 31.680 ; 31.864       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[29]   ;
; 31.680 ; 31.864       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[30]   ;
; 31.680 ; 31.864       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[31]   ;
; 31.680 ; 31.864       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[4]    ;
; 31.680 ; 31.864       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[5]    ;
; 31.680 ; 31.864       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[6]    ;
; 31.680 ; 31.864       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[7]    ;
; 31.689 ; 31.873       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[0]    ;
; 31.689 ; 31.873       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[1]    ;
; 31.689 ; 31.873       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[2]    ;
; 31.689 ; 31.873       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[3]    ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[3]  ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[0]   ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[1]   ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[25]  ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[26]  ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[27]  ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[32]  ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[33]  ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[35]  ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[36]  ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[3]   ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[41]  ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[4]   ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[6]   ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[13]  ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[25]  ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[26]  ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[29]  ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[30]  ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[31]  ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[32]  ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[33]  ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[34]  ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[35]  ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[36]  ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[37]  ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[38]  ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[39]  ;
; 31.711 ; 31.927       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[12]  ;
; 31.711 ; 31.927       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[13]  ;
; 31.711 ; 31.927       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[14]  ;
; 31.711 ; 31.927       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[15]  ;
; 31.711 ; 31.927       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[16]  ;
; 31.711 ; 31.927       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[17]  ;
; 31.711 ; 31.927       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[18]  ;
; 31.711 ; 31.927       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[19]  ;
; 31.711 ; 31.927       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[20]  ;
; 31.711 ; 31.927       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[23]  ;
; 31.711 ; 31.927       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[28]  ;
; 31.711 ; 31.927       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[30]  ;
; 31.711 ; 31.927       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[31]  ;
; 31.711 ; 31.927       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[34]  ;
; 31.711 ; 31.927       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[37]  ;
; 31.711 ; 31.927       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[5]   ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[0]      ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[29]  ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[2]   ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[38]  ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[40]  ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[7]   ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[10]   ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[22]   ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[23]   ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'                                                                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------+
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                                       ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                                               ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[0]                                                          ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[1]                                                          ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[2]                                                          ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[3]                                                          ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[4]                                                          ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[5]                                                          ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                                       ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                                      ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                                      ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                                      ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                                      ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                                      ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                                      ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                                       ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                                       ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                                       ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                                       ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                                       ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                                       ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                                       ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                                       ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                                       ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                                              ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[12]                                                           ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[13]                                                           ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[14]                                                           ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[15]                                                           ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[16]                                                           ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[17]                                                           ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[18]                                                           ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[19]                                                           ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[20]                                                           ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[21]                                                           ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[22]                                                           ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[23]                                                           ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[0]                                                            ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[10]                                                           ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[11]                                                           ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[1]                                                            ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[2]                                                            ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[3]                                                            ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[4]                                                            ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[5]                                                            ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[6]                                                            ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[7]                                                            ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[8]                                                            ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[9]                                                            ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[5]                                 ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[6]                                 ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset                                ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12]                    ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13]                    ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14]                    ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15]                    ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16]                    ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17]                    ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18]                    ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19]                    ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20]                    ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21]                    ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22]                    ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23]                    ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[1]                                 ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[2]                                 ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[3]                                 ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[4]                                 ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]                     ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10]                    ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11]                    ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]                     ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]                     ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]                     ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]                     ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]                     ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]                     ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]                     ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]                     ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]                     ;
; 49.757 ; 49.941       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[0]                                 ;
; 49.830 ; 49.830       ; 0.000          ; Low Pulse Width  ; clk_10mhz ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 49.830 ; 49.830       ; 0.000          ; Low Pulse Width  ; clk_10mhz ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 49.830 ; 49.830       ; 0.000          ; Low Pulse Width  ; clk_10mhz ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 49.838 ; 50.054       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[0]                                 ;
; 49.839 ; 50.055       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[1]                                 ;
; 49.839 ; 50.055       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[2]                                 ;
; 49.839 ; 50.055       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[3]                                 ;
; 49.839 ; 50.055       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[4]                                 ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[0]                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'                                                           ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                    ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]~_Duplicate_1  ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]~_Duplicate_1 ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]~_Duplicate_1 ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]~_Duplicate_1 ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]~_Duplicate_1 ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]~_Duplicate_1 ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]~_Duplicate_1 ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]~_Duplicate_1 ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]~_Duplicate_1 ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]~_Duplicate_1  ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]~_Duplicate_1  ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]~_Duplicate_1  ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]~_Duplicate_1  ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]~_Duplicate_1  ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]~_Duplicate_1  ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]~_Duplicate_1  ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]~_Duplicate_1  ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]~_Duplicate_1  ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]               ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]~_Duplicate_1  ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]               ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]~_Duplicate_1  ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]               ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]~_Duplicate_1  ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]               ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]~_Duplicate_1  ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]               ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]~_Duplicate_1  ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]               ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]~_Duplicate_1  ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]               ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]~_Duplicate_1  ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]               ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]~_Duplicate_1  ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[26]               ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[26]~_Duplicate_1  ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[27]               ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[27]~_Duplicate_1  ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[28]               ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[28]~_Duplicate_1  ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[29]               ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[29]~_Duplicate_1  ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[30]               ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[30]~_Duplicate_1  ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[31]               ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[31]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]~_Duplicate_1 ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]              ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]                ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]               ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'                                                                                                                                                                 ;
+----------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+----------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 1249.582 ; 1249.766     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.582 ; 1249.766     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ;
; 1249.582 ; 1249.766     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ;
; 1249.597 ; 1249.781     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ;
; 1249.597 ; 1249.781     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                                ;
; 1249.631 ; 1249.815     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ;
; 1249.653 ; 1249.837     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ;
; 1249.653 ; 1249.837     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; 1249.677 ; 1249.861     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ;
; 1249.677 ; 1249.861     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ;
; 1249.677 ; 1249.861     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                    ;
; 1249.677 ; 1249.861     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ;
; 1249.677 ; 1249.861     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;
; 1249.678 ; 1249.862     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ;
; 1249.678 ; 1249.862     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ;
; 1249.678 ; 1249.862     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;
; 1249.681 ; 1249.911     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ;
; 1249.681 ; 1249.911     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ;
; 1249.681 ; 1249.911     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ;
; 1249.681 ; 1249.911     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ;
; 1249.681 ; 1249.911     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ;
; 1249.681 ; 1249.911     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ;
; 1249.681 ; 1249.911     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ;
; 1249.681 ; 1249.911     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ;
; 1249.681 ; 1249.911     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ;
; 1249.681 ; 1249.911     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ;
; 1249.681 ; 1249.911     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ;
; 1249.681 ; 1249.911     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ;
; 1249.681 ; 1249.911     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ;
; 1249.681 ; 1249.911     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ;
; 1249.681 ; 1249.911     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ;
; 1249.681 ; 1249.911     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ;
; 1249.681 ; 1249.911     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ;
; 1249.681 ; 1249.911     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ;
; 1249.682 ; 1249.866     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]               ;
; 1249.682 ; 1249.866     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ;
; 1249.682 ; 1249.866     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ;
; 1249.682 ; 1249.866     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                                ;
; 1249.683 ; 1249.913     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.684 ; 1249.868     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ;
; 1249.684 ; 1249.868     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ;
; 1249.684 ; 1249.868     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ;
; 1249.684 ; 1249.868     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;
; 1249.684 ; 1249.868     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ;
; 1249.684 ; 1249.868     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ;
; 1249.684 ; 1249.868     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ;
; 1249.686 ; 1249.916     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 1249.690 ; 1249.874     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ;
; 1249.690 ; 1249.874     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ;
; 1249.690 ; 1249.874     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ;
; 1249.690 ; 1249.874     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ;
; 1249.690 ; 1249.874     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ;
; 1249.690 ; 1249.874     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ;
; 1249.690 ; 1249.874     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                       ;
; 1249.690 ; 1249.874     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;
; 1249.691 ; 1249.875     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ;
; 1249.691 ; 1249.875     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ;
; 1249.691 ; 1249.875     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;
; 1249.691 ; 1249.875     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                       ;
; 1249.691 ; 1249.875     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;
; 1249.691 ; 1249.875     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; 1249.697 ; 1249.927     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.697 ; 1249.927     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.697 ; 1249.927     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.697 ; 1249.927     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.697 ; 1249.927     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.697 ; 1249.927     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.697 ; 1249.927     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.697 ; 1249.927     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.697 ; 1249.927     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.697 ; 1249.927     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.697 ; 1249.927     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.697 ; 1249.927     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.698 ; 1249.882     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ;
; 1249.699 ; 1249.929     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.699 ; 1249.883     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ;
; 1249.699 ; 1249.883     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ;
; 1249.699 ; 1249.883     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1]               ;
; 1249.699 ; 1249.883     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ;
; 1249.699 ; 1249.883     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ;
; 1249.699 ; 1249.883     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                                ;
; 1249.700 ; 1249.930     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ;
; 1249.701 ; 1249.931     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ;
; 1249.701 ; 1249.931     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_we_reg       ;
; 1249.703 ; 1249.933     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.703 ; 1249.933     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.703 ; 1249.933     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
+----------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                            ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                    ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1 ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1 ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1 ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1 ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]              ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1 ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]              ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1 ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]              ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1 ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]              ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1 ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]              ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1 ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]              ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1 ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]              ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1 ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]              ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1 ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]               ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]               ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1  ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]               ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_1  ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]               ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_1  ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]               ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_1  ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]               ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_1  ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]               ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]~_Duplicate_1  ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]               ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]~_Duplicate_1  ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]               ;
; 1249.586 ; 1249.968     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]~_Duplicate_1  ;
; 1249.633 ; 1249.849     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[0]                    ;
; 1249.633 ; 1249.849     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[1]                    ;
; 1249.633 ; 1249.849     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[2]                    ;
; 1249.633 ; 1249.849     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[3]                    ;
; 1249.633 ; 1249.849     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[4]                    ;
; 1249.633 ; 1249.849     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; dither                    ;
; 1249.633 ; 1249.849     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; randomize                 ;
; 1249.633 ; 1249.849     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[0]                ;
; 1249.633 ; 1249.849     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[1]                ;
; 1249.633 ; 1249.849     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[2]                ;
; 1249.633 ; 1249.849     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[3]                ;
; 1249.633 ; 1249.849     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[4]                ;
; 1249.633 ; 1249.849     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[5]                ;
; 1249.634 ; 1249.850     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[0]              ;
; 1249.635 ; 1250.017     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 1249.635 ; 1250.017     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 1249.635 ; 1250.017     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 1249.635 ; 1250.017     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 1249.635 ; 1250.017     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; 1249.635 ; 1250.017     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 1249.635 ; 1250.017     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; 1249.635 ; 1250.017     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; 1249.635 ; 1250.017     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; 1249.635 ; 1250.017     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; 1249.635 ; 1250.017     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; 1249.635 ; 1250.017     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; 1249.635 ; 1250.017     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; 1249.635 ; 1250.017     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; 1249.635 ; 1250.017     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; 1249.635 ; 1250.017     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; 1249.635 ; 1250.017     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; 1249.635 ; 1250.017     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; 1249.635 ; 1250.017     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]               ;
; 1249.635 ; 1250.017     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; 1249.635 ; 1250.017     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]               ;
; 1249.635 ; 1250.017     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1  ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'                                                                                                                                                                    ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                            ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 1249.625 ; 1249.855     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ;
; 1249.627 ; 1249.857     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ;
; 1249.629 ; 1249.859     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.629 ; 1249.859     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.684 ; 1249.900     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; 1249.860 ; 1249.860     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a30|clk1                                                         ;
; 1249.861 ; 1249.861     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[4]|clk                                                                      ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a0|clk1                                                          ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a12|clk1                                                         ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a0|clk                                                            ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a1|clk                                                            ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[0]|clk                                                                      ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[1]|clk                                                                      ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[3]|clk                                                                      ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[8]|clk                                                                      ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[9]|clk                                                                      ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a2|clk                                                            ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a3|clk                                                            ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a4|clk                                                            ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a5|clk                                                            ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a6|clk                                                            ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a7|clk                                                            ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a8|clk                                                            ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a9|clk                                                            ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity2|clk                                                               ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0]|clk                                                       ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]|clk                                                       ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[2]|clk                                                       ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[2]|clk                                                                      ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[5]|clk                                                                      ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                         ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 2603.862 ; 2604.078     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|enable_hang                                                                                                                 ;
; 2603.862 ; 2604.078     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0000                                                                                                             ;
; 2603.862 ; 2604.078     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0100                                                                                                             ;
; 2603.862 ; 2604.078     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[0]                                                                                                            ;
; 2603.862 ; 2604.078     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[1]                                                                                                            ;
; 2603.862 ; 2604.078     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[2]                                                                                                            ;
; 2603.862 ; 2604.078     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[3]                                                                                                            ;
; 2603.862 ; 2604.078     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[4]                                                                                                            ;
; 2603.862 ; 2604.078     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[5]                                                                                                            ;
; 2603.862 ; 2604.078     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[6]                                                                                                            ;
; 2603.862 ; 2604.078     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[7]                                                                                                            ;
; 2603.862 ; 2604.078     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[8]                                                                                                            ;
; 2603.862 ; 2604.078     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[9]                                                                                                            ;
; 2603.863 ; 2604.079     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|char_PTT                                                                                                                    ;
; 2603.863 ; 2604.079     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0010                                                                                                             ;
; 2603.908 ; 2604.092     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_PTT                                                                                                                    ;
; 2603.908 ; 2604.092     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_state                                                                                                                  ;
; 2603.908 ; 2604.092     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[0]                                                                                                               ;
; 2603.908 ; 2604.092     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[10]                                                                                                              ;
; 2603.908 ; 2604.092     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[11]                                                                                                              ;
; 2603.908 ; 2604.092     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[12]                                                                                                              ;
; 2603.908 ; 2604.092     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[13]                                                                                                              ;
; 2603.908 ; 2604.092     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[14]                                                                                                              ;
; 2603.908 ; 2604.092     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[15]                                                                                                              ;
; 2603.908 ; 2604.092     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[16]                                                                                                              ;
; 2603.908 ; 2604.092     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[17]                                                                                                              ;
; 2603.908 ; 2604.092     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[1]                                                                                                               ;
; 2603.908 ; 2604.092     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[2]                                                                                                               ;
; 2603.908 ; 2604.092     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[3]                                                                                                               ;
; 2603.908 ; 2604.092     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[4]                                                                                                               ;
; 2603.908 ; 2604.092     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[5]                                                                                                               ;
; 2603.908 ; 2604.092     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[6]                                                                                                               ;
; 2603.908 ; 2604.092     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[7]                                                                                                               ;
; 2603.908 ; 2604.092     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[8]                                                                                                               ;
; 2603.908 ; 2604.092     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[9]                                                                                                               ;
; 2603.915 ; 2604.145     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2603.915 ; 2604.145     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ;
; 2603.922 ; 2604.152     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[0]                          ;
; 2603.922 ; 2604.152     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[10]                         ;
; 2603.922 ; 2604.152     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[11]                         ;
; 2603.922 ; 2604.152     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[12]                         ;
; 2603.922 ; 2604.152     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[13]                         ;
; 2603.922 ; 2604.152     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[14]                         ;
; 2603.922 ; 2604.152     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[15]                         ;
; 2603.922 ; 2604.152     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[1]                          ;
; 2603.922 ; 2604.152     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[2]                          ;
; 2603.922 ; 2604.152     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[3]                          ;
; 2603.922 ; 2604.152     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[4]                          ;
; 2603.922 ; 2604.152     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[5]                          ;
; 2603.922 ; 2604.152     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[6]                          ;
; 2603.922 ; 2604.152     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[7]                          ;
; 2603.922 ; 2604.152     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[8]                          ;
; 2603.922 ; 2604.152     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[9]                          ;
; 2603.944 ; 2604.174     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[0]                          ;
; 2603.944 ; 2604.174     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[1]                          ;
; 2603.944 ; 2604.174     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[2]                          ;
; 2603.944 ; 2604.174     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[3]                          ;
; 2603.944 ; 2604.174     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[4]                          ;
; 2603.944 ; 2604.174     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[5]                          ;
; 2603.944 ; 2604.174     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[6]                          ;
; 2603.945 ; 2604.175     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[10]                         ;
; 2603.945 ; 2604.175     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[11]                         ;
; 2603.945 ; 2604.175     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[12]                         ;
; 2603.945 ; 2604.175     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[13]                         ;
; 2603.945 ; 2604.175     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[14]                         ;
; 2603.945 ; 2604.175     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[15]                         ;
; 2603.945 ; 2604.175     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[7]                          ;
; 2603.945 ; 2604.175     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[8]                          ;
; 2603.945 ; 2604.175     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[9]                          ;
; 2603.947 ; 2604.177     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2603.948 ; 2604.178     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ;
; 2604.021 ; 2604.237     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_PTT                                                                                                                    ;
; 2604.021 ; 2604.237     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_state                                                                                                                  ;
; 2604.021 ; 2604.237     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[0]                                                                                                               ;
; 2604.021 ; 2604.237     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[10]                                                                                                              ;
; 2604.021 ; 2604.237     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[11]                                                                                                              ;
; 2604.021 ; 2604.237     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[12]                                                                                                              ;
; 2604.021 ; 2604.237     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[13]                                                                                                              ;
; 2604.021 ; 2604.237     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[14]                                                                                                              ;
; 2604.021 ; 2604.237     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[15]                                                                                                              ;
; 2604.021 ; 2604.237     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[16]                                                                                                              ;
; 2604.021 ; 2604.237     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[17]                                                                                                              ;
; 2604.021 ; 2604.237     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[1]                                                                                                               ;
; 2604.021 ; 2604.237     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[2]                                                                                                               ;
; 2604.021 ; 2604.237     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[3]                                                                                                               ;
; 2604.021 ; 2604.237     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[4]                                                                                                               ;
; 2604.021 ; 2604.237     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[5]                                                                                                               ;
; 2604.021 ; 2604.237     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[6]                                                                                                               ;
; 2604.021 ; 2604.237     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[7]                                                                                                               ;
; 2604.021 ; 2604.237     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[8]                                                                                                               ;
; 2604.021 ; 2604.237     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[9]                                                                                                               ;
; 2604.066 ; 2604.250     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|char_PTT                                                                                                                    ;
; 2604.066 ; 2604.250     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|enable_hang                                                                                                                 ;
; 2604.066 ; 2604.250     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0000                                                                                                             ;
; 2604.066 ; 2604.250     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0010                                                                                                             ;
; 2604.066 ; 2604.250     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0100                                                                                                             ;
; 2604.066 ; 2604.250     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[0]                                                                                                            ;
; 2604.066 ; 2604.250     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[1]                                                                                                            ;
; 2604.066 ; 2604.250     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[2]                                                                                                            ;
; 2604.066 ; 2604.250     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[3]                                                                                                            ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                     ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                            ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; 16666.360 ; 16666.576    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[10]                                                      ;
; 16666.360 ; 16666.576    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[11]                                                      ;
; 16666.360 ; 16666.576    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[12]                                                      ;
; 16666.360 ; 16666.576    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[13]                                                      ;
; 16666.360 ; 16666.576    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[14]                                                      ;
; 16666.360 ; 16666.576    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[15]                                                      ;
; 16666.360 ; 16666.576    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[16]                                                      ;
; 16666.360 ; 16666.576    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[17]                                                      ;
; 16666.360 ; 16666.576    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[9]                                                       ;
; 16666.362 ; 16666.578    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dash_memory                                                    ;
; 16666.362 ; 16666.578    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[0]                                                       ;
; 16666.362 ; 16666.578    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[1]                                                       ;
; 16666.362 ; 16666.578    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[2]                                                       ;
; 16666.362 ; 16666.578    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[3]                                                       ;
; 16666.362 ; 16666.578    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[4]                                                       ;
; 16666.362 ; 16666.578    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[5]                                                       ;
; 16666.362 ; 16666.578    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[6]                                                       ;
; 16666.362 ; 16666.578    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[7]                                                       ;
; 16666.362 ; 16666.578    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[8]                                                       ;
; 16666.362 ; 16666.578    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dot_memory                                                     ;
; 16666.362 ; 16666.578    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.00000                                                ;
; 16666.362 ; 16666.578    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHDELAY                                            ;
; 16666.362 ; 16666.578    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHHELD                                             ;
; 16666.362 ; 16666.578    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTDELAY                                             ;
; 16666.362 ; 16666.578    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTHELD                                              ;
; 16666.362 ; 16666.578    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.LETTERSPACE                                          ;
; 16666.362 ; 16666.578    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDASH                                              ;
; 16666.362 ; 16666.578    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDOT                                               ;
; 16666.362 ; 16666.578    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDASH                                             ;
; 16666.362 ; 16666.578    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDOT                                              ;
; 16666.362 ; 16666.578    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|keyer_out                                                      ;
; 16666.565 ; 16666.749    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[0]                                                       ;
; 16666.565 ; 16666.749    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[1]                                                       ;
; 16666.565 ; 16666.749    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[2]                                                       ;
; 16666.565 ; 16666.749    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[3]                                                       ;
; 16666.565 ; 16666.749    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[4]                                                       ;
; 16666.565 ; 16666.749    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[5]                                                       ;
; 16666.565 ; 16666.749    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[6]                                                       ;
; 16666.565 ; 16666.749    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[7]                                                       ;
; 16666.565 ; 16666.749    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[8]                                                       ;
; 16666.566 ; 16666.750    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dash_memory                                                    ;
; 16666.566 ; 16666.750    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dot_memory                                                     ;
; 16666.566 ; 16666.750    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.00000                                                ;
; 16666.566 ; 16666.750    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHDELAY                                            ;
; 16666.566 ; 16666.750    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHHELD                                             ;
; 16666.566 ; 16666.750    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTDELAY                                             ;
; 16666.566 ; 16666.750    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTHELD                                              ;
; 16666.566 ; 16666.750    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.LETTERSPACE                                          ;
; 16666.566 ; 16666.750    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDASH                                              ;
; 16666.566 ; 16666.750    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDOT                                               ;
; 16666.566 ; 16666.750    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDASH                                             ;
; 16666.566 ; 16666.750    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDOT                                              ;
; 16666.566 ; 16666.750    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|keyer_out                                                      ;
; 16666.568 ; 16666.752    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[10]                                                      ;
; 16666.568 ; 16666.752    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[11]                                                      ;
; 16666.568 ; 16666.752    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[12]                                                      ;
; 16666.568 ; 16666.752    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[13]                                                      ;
; 16666.568 ; 16666.752    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[14]                                                      ;
; 16666.568 ; 16666.752    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[15]                                                      ;
; 16666.568 ; 16666.752    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[16]                                                      ;
; 16666.568 ; 16666.752    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[17]                                                      ;
; 16666.568 ; 16666.752    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[9]                                                       ;
; 16666.630 ; 16666.630    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[10]|clk                                                         ;
; 16666.630 ; 16666.630    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[11]|clk                                                         ;
; 16666.630 ; 16666.630    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[12]|clk                                                         ;
; 16666.630 ; 16666.630    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[13]|clk                                                         ;
; 16666.630 ; 16666.630    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[14]|clk                                                         ;
; 16666.630 ; 16666.630    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[15]|clk                                                         ;
; 16666.630 ; 16666.630    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[16]|clk                                                         ;
; 16666.630 ; 16666.630    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[17]|clk                                                         ;
; 16666.630 ; 16666.630    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[9]|clk                                                          ;
; 16666.631 ; 16666.631    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 16666.631 ; 16666.631    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|dash_memory|clk                                                       ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[0]|clk                                                          ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[1]|clk                                                          ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[2]|clk                                                          ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[3]|clk                                                          ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[4]|clk                                                          ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[5]|clk                                                          ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[6]|clk                                                          ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[7]|clk                                                          ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[8]|clk                                                          ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|dot_memory|clk                                                        ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.00000|clk                                                   ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DASHDELAY|clk                                               ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DASHHELD|clk                                                ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DOTDELAY|clk                                                ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DOTHELD|clk                                                 ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.LETTERSPACE|clk                                             ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.PREDASH|clk                                                 ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.PREDOT|clk                                                  ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.SENDDASH|clk                                                ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.SENDDOT|clk                                                 ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|keyer_out|clk                                                         ;
; 16666.698 ; 16666.698    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[0]|clk                                                          ;
; 16666.698 ; 16666.698    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[1]|clk                                                          ;
; 16666.698 ; 16666.698    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[2]|clk                                                          ;
; 16666.698 ; 16666.698    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[3]|clk                                                          ;
; 16666.698 ; 16666.698    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[4]|clk                                                          ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+
; KEY_DASH         ; clk_10mhz  ; 8.213 ; 8.363 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; KEY_DOT          ; clk_10mhz  ; 7.627 ; 7.852 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ad9866_adio[*]   ; ad9866_clk ; 1.996 ; 2.067 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; 1.263 ; 1.439 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; 1.783 ; 1.845 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; 1.268 ; 1.437 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; 1.334 ; 1.436 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; 1.973 ; 1.983 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; 1.996 ; 2.067 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; 1.247 ; 1.346 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; 1.866 ; 1.885 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; 1.512 ; 1.652 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; 1.859 ; 1.974 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; 1.952 ; 2.005 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; 1.789 ; 1.898 ; Rise       ; ad9866_clk                                                  ;
; spi_ce[*]        ; spi_sck    ; 1.042 ; 1.309 ; Rise       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; 1.010 ; 1.309 ; Rise       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; 1.042 ; 1.151 ; Rise       ; spi_sck                                                     ;
; spi_mosi         ; spi_sck    ; 3.760 ; 3.567 ; Rise       ; spi_sck                                                     ;
; spi_ce[*]        ; spi_sck    ; 2.702 ; 2.303 ; Fall       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; 2.151 ; 2.303 ; Fall       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; 2.702 ; 2.292 ; Fall       ; spi_sck                                                     ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; KEY_DASH         ; clk_10mhz  ; -4.822 ; -4.998 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; KEY_DOT          ; clk_10mhz  ; -4.105 ; -4.356 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ad9866_adio[*]   ; ad9866_clk ; -0.364 ; -0.425 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; -0.514 ; -0.634 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; -0.853 ; -0.970 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; -0.593 ; -0.719 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; -0.878 ; -0.967 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; -1.246 ; -1.332 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; -1.283 ; -1.375 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; -0.752 ; -0.838 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; -1.361 ; -1.371 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; -0.364 ; -0.425 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; -0.623 ; -0.771 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; -0.931 ; -0.955 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; -0.757 ; -0.835 ; Rise       ; ad9866_clk                                                  ;
; spi_ce[*]        ; spi_sck    ; -0.432 ; -0.440 ; Rise       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; -0.432 ; -0.454 ; Rise       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; -0.433 ; -0.440 ; Rise       ; spi_sck                                                     ;
; spi_mosi         ; spi_sck    ; -2.892 ; -2.734 ; Rise       ; spi_sck                                                     ;
; spi_ce[*]        ; spi_sck    ; -1.492 ; -1.616 ; Fall       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; -1.492 ; -1.616 ; Fall       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; -1.984 ; -1.727 ; Fall       ; spi_sck                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 4.461  ; 4.398  ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.461  ; 4.398  ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 9.692  ; 10.119 ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 9.651  ; 10.110 ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 10.641 ; 10.440 ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 12.213 ; 12.062 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 8.451  ; 8.314  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 8.534  ; 8.266  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 7.211  ; 7.166  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 8.836  ; 8.532  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 9.735  ; 9.381  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 10.518 ; 10.059 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 8.120  ; 7.898  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 10.424 ; 9.781  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 9.110  ; 8.740  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 8.001  ; 7.784  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 12.213 ; 12.062 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 7.221  ; 7.176  ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 4.461  ; 4.398  ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.461  ; 4.398  ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 12.072 ; 11.923 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 4.402  ; 4.347  ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.402  ; 4.347  ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 8.176  ; 8.496  ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 8.014  ; 8.321  ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 8.578  ; 8.792  ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 7.046  ; 7.002  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 8.236  ; 8.105  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 8.317  ; 8.059  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 7.046  ; 7.002  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 8.606  ; 8.313  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 9.468  ; 9.128  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 10.221 ; 9.780  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 7.912  ; 7.698  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 10.131 ; 9.513  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 8.870  ; 8.514  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 7.798  ; 7.589  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 11.952 ; 11.815 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 7.057  ; 7.013  ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 4.402  ; 4.347  ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.402  ; 4.347  ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 11.312 ; 11.171 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; KEY_DASH   ; key_dash_rpi    ; 7.810  ;        ;        ; 7.968  ;
; KEY_DOT    ; key_dot_rpi     ; 8.110  ;        ;        ; 8.177  ;
; ptt_in     ; DEBUG_LED4      ; 12.860 ; 12.325 ; 13.011 ; 12.330 ;
; ptt_in     ; ad9866_adio[0]  ; 8.520  ; 8.144  ; 8.626  ; 8.250  ;
; ptt_in     ; ad9866_adio[1]  ; 8.390  ; 8.014  ; 8.468  ; 8.092  ;
; ptt_in     ; ad9866_adio[2]  ; 8.515  ; 8.139  ; 8.614  ; 8.238  ;
; ptt_in     ; ad9866_adio[3]  ; 8.515  ; 8.139  ; 8.614  ; 8.238  ;
; ptt_in     ; ad9866_adio[4]  ; 8.527  ; 8.151  ; 8.639  ; 8.263  ;
; ptt_in     ; ad9866_adio[5]  ; 8.527  ; 8.151  ; 8.639  ; 8.263  ;
; ptt_in     ; ad9866_adio[6]  ; 8.521  ; 8.145  ; 8.629  ; 8.253  ;
; ptt_in     ; ad9866_adio[7]  ; 8.521  ; 8.145  ; 8.629  ; 8.253  ;
; ptt_in     ; ad9866_adio[8]  ; 8.122  ; 7.746  ; 8.263  ; 7.887  ;
; ptt_in     ; ad9866_adio[9]  ; 8.122  ; 7.746  ; 8.263  ; 7.887  ;
; ptt_in     ; ad9866_adio[10] ; 8.100  ; 7.724  ; 8.255  ; 7.879  ;
; ptt_in     ; ad9866_adio[11] ; 8.152  ; 7.776  ; 8.285  ; 7.909  ;
; ptt_in     ; ad9866_rxen     ;        ; 10.966 ; 11.251 ;        ;
; ptt_in     ; ad9866_txen     ; 8.382  ;        ;        ; 8.463  ;
; ptt_in     ; ptt_out         ; 7.824  ;        ;        ; 7.737  ;
+------------+-----------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; KEY_DASH   ; key_dash_rpi    ; 7.619  ;        ;        ; 7.774  ;
; KEY_DOT    ; key_dot_rpi     ; 7.906  ;        ;        ; 7.974  ;
; ptt_in     ; DEBUG_LED4      ; 12.450 ; 11.935 ; 12.589 ; 11.939 ;
; ptt_in     ; ad9866_adio[0]  ; 8.212  ; 7.851  ; 8.316  ; 7.955  ;
; ptt_in     ; ad9866_adio[1]  ; 8.087  ; 7.726  ; 8.163  ; 7.802  ;
; ptt_in     ; ad9866_adio[2]  ; 8.207  ; 7.846  ; 8.303  ; 7.942  ;
; ptt_in     ; ad9866_adio[3]  ; 8.207  ; 7.846  ; 8.303  ; 7.942  ;
; ptt_in     ; ad9866_adio[4]  ; 8.219  ; 7.858  ; 8.328  ; 7.967  ;
; ptt_in     ; ad9866_adio[5]  ; 8.219  ; 7.858  ; 8.328  ; 7.967  ;
; ptt_in     ; ad9866_adio[6]  ; 8.214  ; 7.853  ; 8.318  ; 7.957  ;
; ptt_in     ; ad9866_adio[7]  ; 8.214  ; 7.853  ; 8.318  ; 7.957  ;
; ptt_in     ; ad9866_adio[8]  ; 7.830  ; 7.469  ; 7.967  ; 7.606  ;
; ptt_in     ; ad9866_adio[9]  ; 7.830  ; 7.469  ; 7.967  ; 7.606  ;
; ptt_in     ; ad9866_adio[10] ; 7.809  ; 7.448  ; 7.959  ; 7.598  ;
; ptt_in     ; ad9866_adio[11] ; 7.859  ; 7.498  ; 7.988  ; 7.627  ;
; ptt_in     ; ad9866_rxen     ;        ; 10.760 ; 11.042 ;        ;
; ptt_in     ; ad9866_txen     ; 8.176  ;        ;        ; 8.254  ;
; ptt_in     ; ptt_out         ; 7.635  ;        ;        ; 7.551  ;
+------------+-----------------+--------+--------+--------+--------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.768 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                               ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 14.768                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;                        ;              ;                  ; 12.740       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7] ;                        ;              ;                  ; 2.028        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 14.790                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;                        ;              ;                  ; 12.738       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5] ;                        ;              ;                  ; 2.052        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 14.929                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;                        ;              ;                  ; 12.534       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6] ;                        ;              ;                  ; 2.395        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 14.951                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;                        ;              ;                  ; 12.532       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4] ;                        ;              ;                  ; 2.419        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.230                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;                        ;              ;                  ; 12.530       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8] ;                        ;              ;                  ; 2.700        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 15.359                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;                        ;              ;                  ; 12.532       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ;                        ;              ;                  ; 2.827        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.371                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;                        ;              ;                  ; 12.739       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9] ;                        ;              ;                  ; 2.632        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.503                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;                        ;              ;                  ; 12.534       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2] ;                        ;              ;                  ; 2.969        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.643                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;                        ;              ;                  ; 12.741       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3] ;                        ;              ;                  ; 2.902        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.845                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;                        ;              ;                  ; 12.531       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0] ;                        ;              ;                  ; 3.314        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 15.895                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;                        ;              ;                  ; 12.533       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[11] ;                        ;              ;                  ; 3.362        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.987                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;                        ;              ;                  ; 12.739       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1] ;                        ;              ;                  ; 3.248        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.679                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.124       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; 2.557        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.817                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 11.852       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 12.569       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 12.533       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; 3.159        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.825                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.289       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 12.566       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 12.569       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 12.530       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; 2.915        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 104.081                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.266       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 12.566       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 12.735       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 12.531       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; 3.032        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 104.131                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.735       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 12.066       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 12.535       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; 3.095        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 104.192                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.566       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 12.735       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 12.568       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; 2.639        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 104.248                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.568       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 12.566       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 12.528       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; 2.897        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 104.288                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 12.568       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; 2.719        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 104.313                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 12.568       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; 2.576        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 104.449                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.431       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 12.533       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; 3.055        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 104.640                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.571       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 12.532       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; 3.090        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 104.644                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.743       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.273       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 12.569       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 12.533       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; 3.742        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 104.715                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 12.459       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 12.532       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; 3.280        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 104.733                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.241       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 12.566       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 12.528       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; 3.879        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 104.759                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.308       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 12.570       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 12.534       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; 3.650        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 105.073                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 12.743       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 12.570       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 12.743       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; 3.310        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 105.146                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 12.568       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; 3.404        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 105.214                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.735       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; 3.489        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 105.352                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.569       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 12.531       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; 3.985        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 105.354                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 12.569       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 12.743       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 12.535       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; 3.802        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_sck                                                     ; 0.844     ; 0.000         ;
; ad9866_clk                                                  ; 1.687     ; 0.000         ;
; spi_ce0                                                     ; 1.883     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 2.820     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 2.828     ; 0.000         ;
; virt_ad9866_rxclk                                           ; 27.558    ; 0.000         ;
; clk_10mhz                                                   ; 97.042    ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1040.025  ; 0.000         ;
; spi_ce1                                                     ; 2497.986  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33330.423 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; spi_sck                                                     ; 0.089  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.111  ; 0.000         ;
; spi_ce0                                                     ; 0.114  ; 0.000         ;
; ad9866_clk                                                  ; 0.130  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.159  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.185  ; 0.000         ;
; spi_ce1                                                     ; 0.185  ; 0.000         ;
; clk_10mhz                                                   ; 0.186  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.187  ; 0.000         ;
; virt_ad9866_rxclk                                           ; 11.392 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_clk                                                  ; 3.106     ; 0.000         ;
; ad9866_rxclk                                                ; 3.106     ; 0.000         ;
; ad9866_txclk                                                ; 3.106     ; 0.000         ;
; spi_sck                                                     ; 31.063    ; 0.000         ;
; clk_10mhz                                                   ; 49.270    ; 0.000         ;
; spi_ce0                                                     ; 1249.102  ; 0.000         ;
; spi_ce1                                                     ; 1249.209  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.689  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.751  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.918  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16666.449 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_sck'                                                                                            ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.844 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[24]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.259      ; 2.392      ;
; 0.844 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.259      ; 2.392      ;
; 0.844 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[21]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.259      ; 2.392      ;
; 0.844 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[9]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.259      ; 2.392      ;
; 0.864 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[0]      ; spi_ce0      ; spi_sck     ; 2.000        ; 0.981      ; 2.094      ;
; 0.864 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[27]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.981      ; 2.094      ;
; 0.864 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[24]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.981      ; 2.094      ;
; 0.864 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[23]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.981      ; 2.094      ;
; 0.864 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[22]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.981      ; 2.094      ;
; 0.864 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[10]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.981      ; 2.094      ;
; 0.864 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[9]    ; spi_ce0      ; spi_sck     ; 2.000        ; 0.981      ; 2.094      ;
; 0.864 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[8]    ; spi_ce0      ; spi_sck     ; 2.000        ; 0.981      ; 2.094      ;
; 0.864 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[7]    ; spi_ce0      ; spi_sck     ; 2.000        ; 0.981      ; 2.094      ;
; 0.864 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[40]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.981      ; 2.094      ;
; 0.868 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|done      ; spi_ce1      ; spi_sck     ; 2.000        ; 1.323      ; 2.432      ;
; 0.870 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[26]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.997      ; 2.104      ;
; 0.870 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[25]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.997      ; 2.104      ;
; 0.873 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.097      ; 2.201      ;
; 0.873 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.097      ; 2.201      ;
; 0.873 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.097      ; 2.201      ;
; 0.919 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.012      ; 2.070      ;
; 0.919 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.012      ; 2.070      ;
; 0.919 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.012      ; 2.070      ;
; 0.919 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.012      ; 2.070      ;
; 0.919 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.012      ; 2.070      ;
; 0.919 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.012      ; 2.070      ;
; 0.919 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.012      ; 2.070      ;
; 0.919 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.012      ; 2.070      ;
; 0.919 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.012      ; 2.070      ;
; 0.919 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.012      ; 2.070      ;
; 0.919 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.012      ; 2.070      ;
; 0.919 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.012      ; 2.070      ;
; 0.919 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.012      ; 2.070      ;
; 0.919 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.012      ; 2.070      ;
; 0.919 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.012      ; 2.070      ;
; 0.924 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.144      ; 2.197      ;
; 0.930 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.990      ; 2.037      ;
; 0.930 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[30]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.990      ; 2.037      ;
; 0.930 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[29]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.990      ; 2.037      ;
; 0.930 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[28]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.990      ; 2.037      ;
; 0.930 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[32]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.990      ; 2.037      ;
; 0.930 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[33]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.990      ; 2.037      ;
; 0.930 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[34]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.990      ; 2.037      ;
; 0.930 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.990      ; 2.037      ;
; 0.930 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.990      ; 2.037      ;
; 0.930 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.990      ; 2.037      ;
; 0.930 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[38]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.990      ; 2.037      ;
; 0.931 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[0]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.009      ; 2.055      ;
; 0.931 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[1]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.009      ; 2.055      ;
; 0.931 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[2]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.009      ; 2.055      ;
; 0.931 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[3]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.009      ; 2.055      ;
; 0.931 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[4]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.009      ; 2.055      ;
; 0.931 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[5]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.009      ; 2.055      ;
; 0.931 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.009      ; 2.055      ;
; 0.931 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.009      ; 2.055      ;
; 0.931 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.009      ; 2.055      ;
; 0.931 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.009      ; 2.055      ;
; 0.931 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.009      ; 2.055      ;
; 0.931 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.009      ; 2.055      ;
; 0.931 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.009      ; 2.055      ;
; 0.941 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.117      ; 2.153      ;
; 0.941 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[10]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.117      ; 2.153      ;
; 0.941 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[8]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.117      ; 2.153      ;
; 0.942 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[21]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.098      ; 2.133      ;
; 0.942 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[20]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.098      ; 2.133      ;
; 0.949 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.013      ; 2.041      ;
; 0.949 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[33]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.013      ; 2.041      ;
; 0.949 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.013      ; 2.041      ;
; 0.949 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.013      ; 2.041      ;
; 0.949 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[27]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.013      ; 2.041      ;
; 0.949 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[26]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.013      ; 2.041      ;
; 0.949 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[25]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.013      ; 2.041      ;
; 0.949 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.013      ; 2.041      ;
; 0.949 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[4]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.013      ; 2.041      ;
; 0.949 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[3]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.013      ; 2.041      ;
; 0.949 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.013      ; 2.041      ;
; 0.949 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[0]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.013      ; 2.041      ;
; 0.949 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.013      ; 2.041      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.986      ; 2.013      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.986      ; 2.013      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.986      ; 2.013      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.986      ; 2.013      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.986      ; 2.013      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.986      ; 2.013      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.986      ; 2.013      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.986      ; 2.013      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.986      ; 2.013      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.986      ; 2.013      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.986      ; 2.013      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.986      ; 2.013      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.986      ; 2.013      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.986      ; 2.013      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.986      ; 2.013      ;
; 0.957 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[29]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.018      ; 2.038      ;
; 0.957 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.018      ; 2.038      ;
; 0.957 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.018      ; 2.038      ;
; 0.957 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.018      ; 2.038      ;
; 0.957 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[38]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.018      ; 2.038      ;
; 0.957 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.013      ; 2.033      ;
; 0.957 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.013      ; 2.033      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                   ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-----------------+-------------+--------------+------------+------------+
; 1.687 ; ad9866_adio[10]                                                                                                                    ; agc_nearclip                              ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.609      ; 3.472      ;
; 1.702 ; ad9866_adio[9]                                                                                                                     ; agc_nearclip                              ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.609      ; 3.457      ;
; 1.716 ; ad9866_adio[9]                                                                                                                     ; agc_goodlvl                               ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.609      ; 3.443      ;
; 1.740 ; ad9866_adio[11]                                                                                                                    ; agc_goodlvl                               ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.609      ; 3.419      ;
; 1.741 ; ad9866_adio[11]                                                                                                                    ; agc_nearclip                              ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.609      ; 3.418      ;
; 1.828 ; ad9866_adio[10]                                                                                                                    ; agc_goodlvl                               ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.609      ; 3.331      ;
; 1.855 ; ad9866_adio[8]                                                                                                                     ; agc_nearclip                              ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.609      ; 3.304      ;
; 2.022 ; ad9866_adio[5]                                                                                                                     ; adcpipe[0][5]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.279      ; 3.244      ;
; 2.112 ; ad9866_adio[4]                                                                                                                     ; adcpipe[1][4]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.413      ; 3.288      ;
; 2.112 ; ad9866_adio[5]                                                                                                                     ; adcpipe[1][5]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.454      ; 3.329      ;
; 2.150 ; ad9866_adio[7]                                                                                                                     ; adcpipe[0][7]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.490      ; 3.327      ;
; 2.152 ; ad9866_adio[7]                                                                                                                     ; adcpipe[1][7]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.490      ; 3.325      ;
; 2.169 ; ad9866_adio[1]                                                                                                                     ; adcpipe[1][1]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.315      ; 3.133      ;
; 2.201 ; ad9866_adio[10]                                                                                                                    ; adcpipe[0][10]                            ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.447      ; 3.233      ;
; 2.239 ; ad9866_adio[4]                                                                                                                     ; adcpipe[0][4]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.145      ; 2.893      ;
; 2.294 ; ad9866_adio[11]                                                                                                                    ; adcpipe[1][11]                            ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.599      ; 3.292      ;
; 2.369 ; ad9866_adio[1]                                                                                                                     ; adcpipe[0][1]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.455      ; 3.073      ;
; 2.373 ; ad9866_adio[6]                                                                                                                     ; adcpipe[0][6]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.515      ; 3.129      ;
; 2.376 ; ad9866_adio[6]                                                                                                                     ; adcpipe[1][6]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.515      ; 3.126      ;
; 2.379 ; ad9866_adio[9]                                                                                                                     ; adcpipe[1][9]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.577      ; 3.185      ;
; 2.381 ; ad9866_adio[11]                                                                                                                    ; adcpipe[0][11]                            ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.602      ; 3.208      ;
; 2.383 ; ad9866_adio[3]                                                                                                                     ; adcpipe[1][3]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.263      ; 2.867      ;
; 2.385 ; ad9866_adio[3]                                                                                                                     ; adcpipe[0][3]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.263      ; 2.865      ;
; 2.394 ; ad9866_adio[10]                                                                                                                    ; adcpipe[1][10]                            ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.286      ; 2.879      ;
; 2.426 ; ad9866_adio[9]                                                                                                                     ; adcpipe[0][9]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.312      ; 2.873      ;
; 2.461 ; ad9866_adio[2]                                                                                                                     ; adcpipe[0][2]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.473      ; 2.999      ;
; 2.469 ; ad9866_adio[0]                                                                                                                     ; adcpipe[0][0]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.435      ; 2.953      ;
; 2.504 ; ad9866_adio[0]                                                                                                                     ; adcpipe[1][0]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.413      ; 2.896      ;
; 2.512 ; ad9866_adio[8]                                                                                                                     ; adcpipe[1][8]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.563      ; 3.038      ;
; 2.521 ; ad9866_adio[2]                                                                                                                     ; adcpipe[1][2]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.499      ; 2.965      ;
; 2.565 ; ad9866_adio[8]                                                                                                                     ; adcpipe[0][8]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.717      ; 3.139      ;
; 2.971 ; ad9866_clk                                                                                                                         ; ad9866_rxclk                              ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 2.811      ;
; 2.971 ; ad9866_clk                                                                                                                         ; ad9866_txclk                              ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 2.811      ;
; 6.118 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[13]                                                                  ; transmitter:transmitter_inst|out_data[13] ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 1.057      ; 1.727      ;
; 6.262 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[4]                                                                   ; transmitter:transmitter_inst|out_data[4]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 1.088      ; 1.614      ;
; 6.348 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[8]                                                                   ; transmitter:transmitter_inst|out_data[8]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 1.098      ; 1.538      ;
; 6.608 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[3]                                                                   ; transmitter:transmitter_inst|out_data[3]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 1.125      ; 1.305      ;
; 6.628 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[5]                                                                   ; transmitter:transmitter_inst|out_data[5]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 1.089      ; 1.249      ;
; 6.637 ; spi_slave:spi_slave_rx_inst|treg[47]                                                                                               ; spi_miso                                  ; spi_sck         ; ad9866_clk  ; 15.000       ; -2.162     ; 5.171      ;
; 6.674 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[11]                                                                  ; transmitter:transmitter_inst|out_data[11] ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 1.087      ; 1.201      ;
; 6.694 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[12]                                                                  ; transmitter:transmitter_inst|out_data[12] ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 1.084      ; 1.178      ;
; 6.735 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[6]                                                                   ; transmitter:transmitter_inst|out_data[6]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 1.170      ; 1.223      ;
; 6.747 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[10]                                                                  ; transmitter:transmitter_inst|out_data[10] ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 1.125      ; 1.166      ;
; 6.894 ; spi_slave:spi_slave_rx2_inst|treg[47]                                                                                              ; spi_miso                                  ; spi_sck         ; ad9866_clk  ; 15.000       ; -2.156     ; 4.920      ;
; 7.050 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[2]                                                                   ; transmitter:transmitter_inst|out_data[2]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 1.212      ; 0.950      ;
; 7.275 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[9]                                                                   ; transmitter:transmitter_inst|out_data[9]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 1.126      ; 0.639      ;
; 7.503 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[8]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.648     ; 3.412      ;
; 7.536 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[7]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.661     ; 3.366      ;
; 7.552 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.646     ; 3.365      ;
; 7.571 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[5]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.682     ; 3.310      ;
; 7.589 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.664     ; 3.310      ;
; 7.599 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[7]                                                                   ; transmitter:transmitter_inst|out_data[7]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 1.185      ; 0.374      ;
; 7.615 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[9]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.585     ; 3.363      ;
; 7.703 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[6]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.661     ; 3.199      ;
; 7.733 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.646     ; 3.184      ;
; 7.738 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[4]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.682     ; 3.143      ;
; 7.760 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                   ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.663     ; 3.140      ;
; 7.767 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[3]                                                   ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.699     ; 3.097      ;
; 7.769 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.664     ; 3.130      ;
; 7.799 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                               ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.708     ; 3.056      ;
; 7.803 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[6]                                                 ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.708     ; 3.052      ;
; 7.813 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[5]                                                   ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.718     ; 3.032      ;
; 7.813 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                               ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.736     ; 3.014      ;
; 7.829 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.737     ; 2.997      ;
; 7.844 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.737     ; 2.982      ;
; 7.855 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                               ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.711     ; 2.997      ;
; 7.857 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[9]                                                   ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.701     ; 3.005      ;
; 7.857 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[2]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.625     ; 3.081      ;
; 7.865 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[3]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.625     ; 3.073      ;
; 7.875 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[4]                                                   ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.726     ; 2.962      ;
; 7.916 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.702     ; 2.945      ;
; 7.919 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[0]                                                   ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.663     ; 2.981      ;
; 7.920 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[10]                                                  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.718     ; 2.925      ;
; 7.928 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.737     ; 2.898      ;
; 7.936 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[8]                                                   ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.701     ; 2.926      ;
; 7.938 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[2]                                                   ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.699     ; 2.926      ;
; 7.951 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[6]                                                   ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.703     ; 2.909      ;
; 7.963 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[1]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.719     ; 2.881      ;
; 7.965 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                               ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.708     ; 2.890      ;
; 7.972 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[7]                                                 ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.708     ; 2.883      ;
; 7.976 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[0]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.625     ; 2.962      ;
; 7.979 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                               ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.736     ; 2.848      ;
; 8.015 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.610     ; 2.938      ;
; 8.017 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[11]                                                  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.625     ; 2.921      ;
; 8.023 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                               ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.711     ; 2.829      ;
; 8.028 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.610     ; 2.925      ;
; 8.031 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                               ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.717     ; 2.815      ;
; 8.061 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[9]                                                 ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.724     ; 2.778      ;
; 8.063 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[4]                                                 ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.708     ; 2.792      ;
; 8.075 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                               ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.722     ; 2.766      ;
; 8.079 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.737     ; 2.747      ;
; 8.081 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.702     ; 2.780      ;
; 8.091 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                               ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.722     ; 2.750      ;
; 8.093 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.737     ; 2.733      ;
; 8.101 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[7]                                                   ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.726     ; 2.736      ;
; 8.108 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[0]                                                 ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.709     ; 2.746      ;
; 8.133 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[5]                                                 ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.724     ; 2.706      ;
; 8.144 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                 ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.709     ; 2.710      ;
; 8.158 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[11] ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.737     ; 2.668      ;
; 8.161 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.731     ; 2.671      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                           ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                    ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.883    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.969      ; 1.085      ;
; 1.886    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.113      ; 1.226      ;
; 1.901    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.060      ; 1.158      ;
; 1.909    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.964      ; 1.054      ;
; 1.911    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.969      ; 1.057      ;
; 1.918    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.058      ; 1.139      ;
; 1.920    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.113      ; 1.192      ;
; 1.933    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.054      ; 1.120      ;
; 1.941    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.984      ; 1.042      ;
; 1.943    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.984      ; 1.040      ;
; 1.946    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.984      ; 1.037      ;
; 1.958    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.113      ; 1.154      ;
; 1.959    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.058      ; 1.098      ;
; 1.960    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.060      ; 1.099      ;
; 1.966    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.969      ; 1.002      ;
; 1.976    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.056      ; 1.079      ;
; 1.985    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.060      ; 1.074      ;
; 1.990    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.113      ; 1.122      ;
; 1.996    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.053      ; 1.056      ;
; 2.003    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.054      ; 1.050      ;
; 2.037    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.798      ; 0.760      ;
; 2.076    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.054      ; 0.977      ;
; 2.099    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.984      ; 0.884      ;
; 2.101    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.054      ; 0.952      ;
; 2.102    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.049      ; 0.946      ;
; 2.104    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.054      ; 0.949      ;
; 2.116    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.803      ; 0.686      ;
; 2.128    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.803      ; 0.674      ;
; 2.156    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.934      ; 0.777      ;
; 2.157    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.934      ; 0.776      ;
; 2.171    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.934      ; 0.762      ;
; 2.281    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.786      ; 0.504      ;
; 2497.624 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.077     ; 2.306      ;
; 2497.636 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.077     ; 2.294      ;
; 2497.651 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.077     ; 2.279      ;
; 2497.740 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.008      ; 2.275      ;
; 2497.752 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.008      ; 2.263      ;
; 2497.767 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.008      ; 2.248      ;
; 2497.829 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.136      ; 2.336      ;
; 2497.835 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.152      ; 2.346      ;
; 2497.967 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.077     ; 1.963      ;
; 2497.968 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.077     ; 1.962      ;
; 2497.974 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.268      ; 2.323      ;
; 2497.990 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.504      ; 2.543      ;
; 2497.990 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.397      ; 2.436      ;
; 2498.032 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.252      ; 2.249      ;
; 2498.036 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.256      ; 2.249      ;
; 2498.038 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.209      ; 2.200      ;
; 2498.052 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.385      ; 2.362      ;
; 2498.062 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.325      ; 2.292      ;
; 2498.064 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.186     ; 1.757      ;
; 2498.083 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.008      ; 1.932      ;
; 2498.084 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.008      ; 1.931      ;
; 2498.094 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.240      ; 2.175      ;
; 2498.109 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.186     ; 1.712      ;
; 2498.124 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.313      ; 2.218      ;
; 2498.127 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.186     ; 1.694      ;
; 2498.138 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.177     ; 1.692      ;
; 2498.150 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.177     ; 1.680      ;
; 2498.165 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.177     ; 1.665      ;
; 2498.183 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.077     ; 1.747      ;
; 2498.187 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.520      ; 2.362      ;
; 2498.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.055      ; 1.863      ;
; 2498.233 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.221      ; 2.017      ;
; 2498.240 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.186     ; 1.581      ;
; 2498.241 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.186     ; 1.580      ;
; 2498.258 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.186     ; 1.563      ;
; 2498.267 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.038     ; 1.702      ;
; 2498.271 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.342      ; 2.100      ;
; 2498.276 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.186     ; 1.545      ;
; 2498.282 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.344      ; 2.091      ;
; 2498.287 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.472      ; 2.214      ;
; 2498.300 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.186     ; 1.521      ;
; 2498.302 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.522      ; 2.249      ;
; 2498.307 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.504      ; 2.226      ;
; 2498.310 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.573      ; 2.292      ;
; 2498.315 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.520      ; 2.234      ;
; 2498.318 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.186     ; 1.503      ;
; 2498.333 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.330      ; 2.026      ;
; 2498.344 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.332      ; 2.017      ;
; 2498.350 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.337      ; 2.016      ;
; 2498.388 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.021     ; 1.598      ;
; 2498.392 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.021     ; 1.594      ;
; 2498.399 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.086      ; 1.694      ;
; 2498.401 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.028     ; 1.578      ;
; 2498.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.077     ; 1.528      ;
; 2498.412 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.325      ; 1.942      ;
; 2498.418 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.091     ; 1.498      ;
; 2498.420 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.186     ; 1.401      ;
; 2498.421 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.186     ; 1.400      ;
; 2498.437 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.041      ; 1.611      ;
; 2498.446 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.252      ; 1.835      ;
; 2498.459 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.575      ; 2.145      ;
; 2498.461 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.030     ; 1.516      ;
; 2498.467 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.007     ; 1.533      ;
; 2498.469 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.522      ; 2.082      ;
; 2498.474 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.504      ; 2.059      ;
; 2498.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.102      ; 1.632      ;
; 2498.481 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.177     ; 1.349      ;
; 2498.482 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.522      ; 2.069      ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 2.820 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.031     ; 1.011      ;
; 2.891 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.062     ; 0.909      ;
; 2.913 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.063      ; 1.012      ;
; 2.936 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.063      ; 0.989      ;
; 2.936 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.063      ; 0.989      ;
; 2.936 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.066      ; 0.992      ;
; 2.937 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.066      ; 0.991      ;
; 2.938 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.063      ; 0.987      ;
; 2.939 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.066      ; 0.989      ;
; 2.945 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.063      ; 0.980      ;
; 2.963 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.102      ; 1.001      ;
; 2.963 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.199      ; 1.213      ;
; 2.972 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.128      ; 1.133      ;
; 2.973 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.099      ; 0.988      ;
; 2.988 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.099      ; 0.973      ;
; 2.990 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.099      ; 0.971      ;
; 2.990 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.102      ; 0.974      ;
; 2.997 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.116      ; 0.981      ;
; 2.998 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.029     ; 0.835      ;
; 2.998 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.117      ; 0.981      ;
; 2.999 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.001      ; 0.979      ;
; 3.004 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.293      ; 1.266      ;
; 3.013 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.066      ; 0.915      ;
; 3.015 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.211      ; 1.058      ;
; 3.033 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.066      ; 0.895      ;
; 3.035 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.239      ; 1.066      ;
; 3.039 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.201      ; 1.024      ;
; 3.043 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.201      ; 1.020      ;
; 3.044 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.066      ; 0.884      ;
; 3.046 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.063      ; 0.879      ;
; 3.046 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.203      ; 1.019      ;
; 3.048 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.203      ; 1.017      ;
; 3.049 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.063      ; 0.876      ;
; 3.052 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.205      ; 1.015      ;
; 3.053 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.203      ; 1.012      ;
; 3.054 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.211      ; 1.019      ;
; 3.054 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.073      ; 0.881      ;
; 3.055 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.210      ; 1.017      ;
; 3.059 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.077      ; 0.880      ;
; 3.061 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.210      ; 1.011      ;
; 3.065 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.210      ; 1.007      ;
; 3.066 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.205      ; 1.001      ;
; 3.066 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.201      ; 0.997      ;
; 3.073 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.066      ; 0.855      ;
; 3.074 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.211      ; 0.999      ;
; 3.076 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.237      ; 1.023      ;
; 3.077 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.205      ; 0.990      ;
; 3.078 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.239      ; 1.023      ;
; 3.080 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.246      ; 1.028      ;
; 3.081 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.201      ; 0.982      ;
; 3.083 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.102      ; 0.881      ;
; 3.084 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.211      ; 0.989      ;
; 3.086 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.210      ; 0.986      ;
; 3.090 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.099      ; 0.871      ;
; 3.093 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.065      ; 0.834      ;
; 3.093 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.205      ; 0.974      ;
; 3.094 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.065      ; 0.833      ;
; 3.094 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.102      ; 0.870      ;
; 3.097 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.063      ; 0.828      ;
; 3.098 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.239      ; 1.003      ;
; 3.100 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.102      ; 0.864      ;
; 3.101 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.065      ; 0.826      ;
; 3.101 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.065      ; 0.826      ;
; 3.104 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.246      ; 1.004      ;
; 3.104 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.102      ; 0.860      ;
; 3.105 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.102      ; 0.859      ;
; 3.105 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.102      ; 0.859      ;
; 3.110 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.065      ; 0.817      ;
; 3.116 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.102      ; 0.848      ;
; 3.126 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.237      ; 0.973      ;
; 3.128 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.162      ; 1.011      ;
; 3.133 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.164      ; 1.008      ;
; 3.138 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.128      ; 0.967      ;
; 3.142 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.241      ; 0.961      ;
; 3.145 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.241      ; 0.958      ;
; 3.152 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.126      ; 0.951      ;
; 3.154 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.205      ; 0.913      ;
; 3.164 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.203      ; 0.901      ;
; 3.165 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.210      ; 0.907      ;
; 3.167 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.210      ; 0.905      ;
; 3.168 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.034      ; 0.843      ;
; 3.176 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.211      ; 0.897      ;
; 3.176 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.201      ; 0.887      ;
; 3.178 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.203      ; 0.887      ;
; 3.179 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.205      ; 0.888      ;
; 3.180 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.211      ; 0.893      ;
; 3.181 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.210      ; 0.891      ;
; 3.181 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.201      ; 0.882      ;
; 3.184 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.211      ; 0.889      ;
; 3.184 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.237      ; 0.915      ;
; 3.184 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.241      ; 0.919      ;
; 3.187 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.247      ; 0.922      ;
; 3.187 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.211      ; 0.886      ;
; 3.191 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.237      ; 0.908      ;
; 3.193 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.201      ; 0.870      ;
; 3.193 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.239      ; 0.908      ;
; 3.195 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.065      ; 0.732      ;
; 3.195 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.203      ; 0.870      ;
; 3.195 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.239      ; 0.906      ;
; 3.195 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.239      ; 0.906      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 2.828 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.427      ; 1.461      ;
; 2.842 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.275      ; 1.295      ;
; 2.855 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.275      ; 1.282      ;
; 2.879 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.275      ; 1.258      ;
; 2.925 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.530      ; 1.467      ;
; 2.930 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.535      ; 1.467      ;
; 2.930 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.530      ; 1.462      ;
; 2.933 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.530      ; 1.459      ;
; 2.933 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.530      ; 1.459      ;
; 2.936 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.534      ; 1.460      ;
; 2.940 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.535      ; 1.457      ;
; 2.943 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.279      ; 1.198      ;
; 2.943 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.530      ; 1.449      ;
; 2.944 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.534      ; 1.452      ;
; 2.949 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.530      ; 1.443      ;
; 2.949 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.530      ; 1.443      ;
; 2.950 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.534      ; 1.446      ;
; 2.959 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.427      ; 1.330      ;
; 2.960 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.530      ; 1.432      ;
; 2.962 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.427      ; 1.327      ;
; 2.962 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.534      ; 1.434      ;
; 2.967 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.530      ; 1.425      ;
; 2.969 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.427      ; 1.320      ;
; 2.976 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.530      ; 1.416      ;
; 2.978 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.531      ; 1.415      ;
; 2.979 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.531      ; 1.414      ;
; 2.983 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.275      ; 1.154      ;
; 2.986 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.535      ; 1.411      ;
; 2.988 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.275      ; 1.149      ;
; 2.991 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.275      ; 1.146      ;
; 3.000 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.530      ; 1.392      ;
; 3.023 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.530      ; 1.369      ;
; 3.030 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.526      ; 1.358      ;
; 3.035 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.427      ; 1.254      ;
; 3.040 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.530      ; 1.352      ;
; 3.041 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.534      ; 1.355      ;
; 3.079 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.531      ; 1.314      ;
; 3.090 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.279      ; 1.051      ;
; 3.091 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.535      ; 1.306      ;
; 3.098 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.535      ; 1.299      ;
; 3.106 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.535      ; 1.291      ;
; 3.107 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.535      ; 1.290      ;
; 3.114 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.594      ; 1.457      ;
; 3.115 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.530      ; 1.277      ;
; 3.119 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.534      ; 1.277      ;
; 3.119 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.594      ; 1.452      ;
; 3.121 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.531      ; 1.272      ;
; 3.125 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.534      ; 1.271      ;
; 3.128 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.530      ; 1.264      ;
; 3.143 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.534      ; 1.253      ;
; 3.149 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.535      ; 1.248      ;
; 3.152 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.534      ; 1.244      ;
; 3.165 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.530      ; 1.227      ;
; 3.166 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.530      ; 1.226      ;
; 3.167 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.534      ; 1.229      ;
; 3.168 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.427      ; 1.121      ;
; 3.182 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.534      ; 1.214      ;
; 3.194 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.584      ; 1.367      ;
; 3.202 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.535      ; 1.195      ;
; 3.223 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.535      ; 1.174      ;
; 3.236 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.526      ; 1.152      ;
; 3.268 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.531      ; 1.125      ;
; 3.276 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.531      ; 1.117      ;
; 3.299 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.595      ; 1.273      ;
; 3.304 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.595      ; 1.268      ;
; 3.316 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.534      ; 1.080      ;
; 3.319 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.534      ; 1.077      ;
; 3.322 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.594      ; 1.249      ;
; 3.322 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.594      ; 1.249      ;
; 3.346 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.534      ; 1.050      ;
; 3.361 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.582      ; 1.198      ;
; 3.374 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.595      ; 1.198      ;
; 3.378 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.595      ; 1.194      ;
; 3.438 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.595      ; 1.134      ;
; 3.440 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.595      ; 1.132      ;
; 3.454 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.530      ; 0.938      ;
; 3.463 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.595      ; 1.109      ;
; 3.465 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.595      ; 1.107      ;
; 3.487 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.590      ; 1.080      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'virt_ad9866_rxclk'                                                                                                  ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 27.558 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.563     ; 4.859      ;
; 29.005 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.667     ; 3.308      ;
; 29.139 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.595     ; 3.246      ;
; 29.385 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.642     ; 2.953      ;
; 29.735 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.596     ; 2.649      ;
; 29.844 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.558     ; 2.578      ;
; 29.942 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.687     ; 2.351      ;
; 30.021 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.596     ; 2.363      ;
; 30.255 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.568     ; 2.157      ;
; 30.322 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.556     ; 2.102      ;
; 30.634 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.558     ; 1.788      ;
; 30.647 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.525     ; 1.808      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                                ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 97.042 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.906      ;
; 97.042 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.906      ;
; 97.042 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.906      ;
; 97.042 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.906      ;
; 97.042 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.906      ;
; 97.042 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.906      ;
; 97.042 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.906      ;
; 97.042 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.906      ;
; 97.042 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.906      ;
; 97.042 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.906      ;
; 97.042 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.906      ;
; 97.075 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.873      ;
; 97.075 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.873      ;
; 97.075 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.873      ;
; 97.075 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.873      ;
; 97.075 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.873      ;
; 97.075 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.873      ;
; 97.075 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.873      ;
; 97.075 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.873      ;
; 97.075 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.873      ;
; 97.075 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.873      ;
; 97.075 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.873      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.822      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.822      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.822      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.822      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.822      ;
; 97.145 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.803      ;
; 97.145 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.803      ;
; 97.145 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.803      ;
; 97.145 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.803      ;
; 97.145 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.803      ;
; 97.145 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.803      ;
; 97.145 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.803      ;
; 97.145 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.803      ;
; 97.145 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.803      ;
; 97.145 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.803      ;
; 97.145 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.803      ;
; 97.159 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.789      ;
; 97.159 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.789      ;
; 97.159 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.789      ;
; 97.159 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.789      ;
; 97.159 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.789      ;
; 97.205 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.743      ;
; 97.205 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.743      ;
; 97.205 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.743      ;
; 97.205 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.743      ;
; 97.205 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.743      ;
; 97.205 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.743      ;
; 97.205 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.743      ;
; 97.205 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.743      ;
; 97.205 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.743      ;
; 97.205 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.743      ;
; 97.205 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.743      ;
; 97.229 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.719      ;
; 97.229 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.719      ;
; 97.229 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.719      ;
; 97.229 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.719      ;
; 97.229 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.719      ;
; 97.289 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.659      ;
; 97.289 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.659      ;
; 97.289 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.659      ;
; 97.289 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.659      ;
; 97.289 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.659      ;
; 97.397 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.551      ;
; 97.413 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.535      ;
; 97.517 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.431      ;
; 97.544 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.406      ;
; 97.550 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.398      ;
; 97.560 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.390      ;
; 97.583 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.365      ;
; 97.616 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.332      ;
; 97.620 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.328      ;
; 97.628 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.320      ;
; 97.628 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.320      ;
; 97.628 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.320      ;
; 97.628 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.320      ;
; 97.628 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.320      ;
; 97.628 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.320      ;
; 97.628 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.320      ;
; 97.628 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.320      ;
; 97.628 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.320      ;
; 97.628 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.320      ;
; 97.628 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.320      ;
; 97.631 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.317      ;
; 97.631 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.317      ;
; 97.631 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.317      ;
; 97.631 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.317      ;
; 97.631 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.317      ;
; 97.631 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.317      ;
; 97.631 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.317      ;
; 97.631 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.317      ;
; 97.631 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.317      ;
; 97.631 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.317      ;
; 97.631 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.317      ;
; 97.632 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.316      ;
; 97.641 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.307      ;
; 97.641 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.307      ;
; 97.641 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.307      ;
; 97.641 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.307      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 1040.025 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.082     ; 1.543      ;
; 1040.025 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.082     ; 1.543      ;
; 1040.025 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.082     ; 1.543      ;
; 1040.025 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.082     ; 1.543      ;
; 1040.025 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.082     ; 1.543      ;
; 1040.025 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.082     ; 1.543      ;
; 1040.025 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.082     ; 1.543      ;
; 1040.025 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.082     ; 1.543      ;
; 1040.025 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.082     ; 1.543      ;
; 1040.025 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.082     ; 1.543      ;
; 1040.122 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0100  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.082     ; 1.446      ;
; 1040.161 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.082     ; 1.407      ;
; 1040.539 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|char_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.082     ; 1.029      ;
; 1040.730 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0000  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.082     ; 0.838      ;
; 2602.272 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.023     ; 1.858      ;
; 2602.272 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.023     ; 1.858      ;
; 2602.272 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.023     ; 1.858      ;
; 2602.272 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.023     ; 1.858      ;
; 2602.272 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.023     ; 1.858      ;
; 2602.272 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.023     ; 1.858      ;
; 2602.272 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.023     ; 1.858      ;
; 2602.272 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.023     ; 1.858      ;
; 2602.272 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.023     ; 1.858      ;
; 2602.507 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.024     ; 1.622      ;
; 2602.507 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.024     ; 1.622      ;
; 2602.507 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.024     ; 1.622      ;
; 2602.507 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.024     ; 1.622      ;
; 2602.507 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.024     ; 1.622      ;
; 2602.507 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.024     ; 1.622      ;
; 2602.507 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.024     ; 1.622      ;
; 2602.507 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.024     ; 1.622      ;
; 2602.507 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.024     ; 1.622      ;
; 2603.365 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.023     ; 0.765      ;
; 2603.365 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.023     ; 0.765      ;
; 2603.391 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.023     ; 0.739      ;
; 5206.157 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.127      ;
; 5206.157 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.127      ;
; 5206.157 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.127      ;
; 5206.157 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.127      ;
; 5206.157 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.127      ;
; 5206.157 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.127      ;
; 5206.157 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.127      ;
; 5206.157 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.127      ;
; 5206.157 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.127      ;
; 5206.157 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.127      ;
; 5206.161 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.123      ;
; 5206.161 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.123      ;
; 5206.161 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.123      ;
; 5206.161 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.123      ;
; 5206.161 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.123      ;
; 5206.161 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.123      ;
; 5206.161 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.123      ;
; 5206.161 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.123      ;
; 5206.161 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.123      ;
; 5206.161 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.123      ;
; 5206.191 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.093      ;
; 5206.191 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.093      ;
; 5206.191 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.093      ;
; 5206.191 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.093      ;
; 5206.191 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.093      ;
; 5206.191 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.093      ;
; 5206.191 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.093      ;
; 5206.191 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.093      ;
; 5206.191 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.093      ;
; 5206.191 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.093      ;
; 5206.192 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.090      ;
; 5206.192 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.090      ;
; 5206.192 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.090      ;
; 5206.192 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.090      ;
; 5206.192 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.090      ;
; 5206.192 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.090      ;
; 5206.192 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.090      ;
; 5206.192 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.090      ;
; 5206.192 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.090      ;
; 5206.192 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.090      ;
; 5206.192 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.090      ;
; 5206.192 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.090      ;
; 5206.192 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.090      ;
; 5206.192 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.090      ;
; 5206.192 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.090      ;
; 5206.192 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.090      ;
; 5206.192 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.090      ;
; 5206.192 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.090      ;
; 5206.218 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.066      ;
; 5206.218 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.066      ;
; 5206.218 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.066      ;
; 5206.218 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.066      ;
; 5206.218 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.066      ;
; 5206.218 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.066      ;
; 5206.218 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.066      ;
; 5206.218 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.066      ;
; 5206.218 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.066      ;
; 5206.218 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.066      ;
; 5206.269 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.015      ;
; 5206.269 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.015      ;
; 5206.269 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.015      ;
; 5206.269 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.015      ;
; 5206.269 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.015      ;
; 5206.269 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.015      ;
; 5206.269 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.015      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2497.986 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.109      ; 2.132      ;
; 2498.081 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.109      ; 2.037      ;
; 2498.237 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.115      ; 1.887      ;
; 2498.335 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.116      ; 1.790      ;
; 2498.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.116      ; 1.695      ;
; 2498.496 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.109      ; 1.622      ;
; 2498.516 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.108      ; 1.601      ;
; 2498.612 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.116      ; 1.513      ;
; 2498.638 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.109      ; 1.480      ;
; 2498.641 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.115      ; 1.483      ;
; 2498.645 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.109      ; 1.473      ;
; 2498.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.116      ; 1.476      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.109      ; 1.466      ;
; 2498.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.108      ; 1.444      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.676 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.109      ; 1.442      ;
; 2498.682 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.116      ; 1.443      ;
; 2498.683 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.038     ; 1.266      ;
; 2498.683 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.038     ; 1.266      ;
; 2498.714 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.038     ; 1.235      ;
; 2498.714 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.038     ; 1.235      ;
; 2498.740 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.109      ; 1.378      ;
; 2498.743 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.109      ; 1.375      ;
; 2498.753 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.116      ; 1.372      ;
; 2498.763 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.038     ; 1.186      ;
; 2498.763 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.038     ; 1.186      ;
; 2498.776 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.108      ; 1.341      ;
; 2498.786 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.038     ; 1.163      ;
; 2498.790 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.038     ; 1.159      ;
; 2498.821 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.108      ; 1.296      ;
; 2498.821 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.108      ; 1.296      ;
; 2498.842 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.109      ; 1.276      ;
; 2498.853 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.115      ; 1.271      ;
; 2498.859 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.108      ; 1.258      ;
; 2498.867 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.038     ; 1.082      ;
; 2498.867 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.038     ; 1.082      ;
; 2498.883 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.109      ; 1.235      ;
; 2498.888 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.116      ; 1.237      ;
; 2498.939 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.038     ; 1.010      ;
; 2498.941 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.109      ; 1.177      ;
; 2498.943 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.007      ;
; 2498.943 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.038     ; 1.006      ;
; 2498.950 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.038     ; 0.999      ;
; 2498.952 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 0.998      ;
; 2498.953 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.038     ; 0.996      ;
; 2498.969 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 0.981      ;
; 2498.969 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 0.981      ;
; 2499.013 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 0.937      ;
; 2499.013 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 0.937      ;
; 2499.018 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 0.932      ;
; 2499.018 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 0.932      ;
; 2499.049 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 0.901      ;
; 2499.049 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 0.901      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                              ;
+-----------+------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33330.423 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.860      ;
; 33330.423 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.860      ;
; 33330.423 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.860      ;
; 33330.423 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.860      ;
; 33330.423 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.860      ;
; 33330.423 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.860      ;
; 33330.423 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.860      ;
; 33330.423 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.860      ;
; 33330.423 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.860      ;
; 33330.426 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 2.856      ;
; 33330.460 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 2.822      ;
; 33330.601 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.684      ;
; 33330.601 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.684      ;
; 33330.601 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.684      ;
; 33330.601 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.684      ;
; 33330.601 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.684      ;
; 33330.601 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.684      ;
; 33330.601 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.684      ;
; 33330.601 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.684      ;
; 33330.601 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.684      ;
; 33330.649 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.634      ;
; 33330.649 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.634      ;
; 33330.649 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.634      ;
; 33330.649 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.634      ;
; 33330.649 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.634      ;
; 33330.649 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.634      ;
; 33330.649 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.634      ;
; 33330.649 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.634      ;
; 33330.649 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.634      ;
; 33330.673 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 2.609      ;
; 33330.691 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 2.591      ;
; 33330.695 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.589      ;
; 33330.697 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 2.585      ;
; 33330.710 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.573      ;
; 33330.710 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.573      ;
; 33330.710 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.573      ;
; 33330.710 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.573      ;
; 33330.710 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.573      ;
; 33330.710 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.573      ;
; 33330.710 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.573      ;
; 33330.710 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.573      ;
; 33330.710 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.573      ;
; 33330.729 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.555      ;
; 33330.741 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.544      ;
; 33330.741 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.544      ;
; 33330.741 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.544      ;
; 33330.741 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.544      ;
; 33330.741 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.544      ;
; 33330.741 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.544      ;
; 33330.741 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.544      ;
; 33330.741 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.544      ;
; 33330.741 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.544      ;
; 33330.744 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.540      ;
; 33330.752 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.532      ;
; 33330.765 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 2.517      ;
; 33330.778 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.506      ;
; 33330.786 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.498      ;
; 33330.797 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.487      ;
; 33330.827 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.458      ;
; 33330.827 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.458      ;
; 33330.827 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.458      ;
; 33330.827 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.458      ;
; 33330.827 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.458      ;
; 33330.827 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.458      ;
; 33330.827 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.458      ;
; 33330.827 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.458      ;
; 33330.827 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.458      ;
; 33330.831 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.453      ;
; 33330.845 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.440      ;
; 33330.845 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.440      ;
; 33330.845 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.440      ;
; 33330.845 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.440      ;
; 33330.845 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.440      ;
; 33330.845 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.440      ;
; 33330.845 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.440      ;
; 33330.845 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.440      ;
; 33330.845 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.440      ;
; 33330.848 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.436      ;
; 33330.863 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.422      ;
; 33330.863 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.422      ;
; 33330.863 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.422      ;
; 33330.863 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.422      ;
; 33330.863 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.422      ;
; 33330.863 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.422      ;
; 33330.863 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.422      ;
; 33330.863 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.422      ;
; 33330.863 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.422      ;
; 33330.874 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 2.408      ;
; 33330.877 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.407      ;
; 33330.879 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.038     ; 2.403      ;
; 33330.882 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.402      ;
; 33330.888 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.397      ;
; 33330.888 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.397      ;
; 33330.888 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.397      ;
; 33330.888 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.397      ;
; 33330.888 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.397      ;
; 33330.888 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.397      ;
; 33330.888 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.397      ;
; 33330.888 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.397      ;
; 33330.888 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.397      ;
+-----------+------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_sck'                                                                                                                        ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.089 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[31]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.300      ; 2.503      ;
; 0.089 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.300      ; 2.503      ;
; 0.089 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.300      ; 2.503      ;
; 0.089 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.300      ; 2.503      ;
; 0.089 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[27]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.300      ; 2.503      ;
; 0.089 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.300      ; 2.503      ;
; 0.089 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[25]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.300      ; 2.503      ;
; 0.089 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.300      ; 2.503      ;
; 0.089 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.300      ; 2.503      ;
; 0.089 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.300      ; 2.503      ;
; 0.089 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.300      ; 2.503      ;
; 0.089 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.300      ; 2.503      ;
; 0.089 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[19]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.300      ; 2.503      ;
; 0.089 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[18]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.300      ; 2.503      ;
; 0.089 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[17]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.300      ; 2.503      ;
; 0.089 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[16]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.300      ; 2.503      ;
; 0.126 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[15]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.255      ; 2.495      ;
; 0.126 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.255      ; 2.495      ;
; 0.126 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.255      ; 2.495      ;
; 0.126 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.255      ; 2.495      ;
; 0.126 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.255      ; 2.495      ;
; 0.126 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.255      ; 2.495      ;
; 0.126 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.255      ; 2.495      ;
; 0.126 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.255      ; 2.495      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[47] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.156      ; 2.436      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.156      ; 2.436      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.156      ; 2.436      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.156      ; 2.436      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.156      ; 2.436      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.156      ; 2.436      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[41] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.156      ; 2.436      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.156      ; 2.436      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.156      ; 2.436      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.156      ; 2.436      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.156      ; 2.436      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.156      ; 2.436      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.156      ; 2.436      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.156      ; 2.436      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[1]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.156      ; 2.436      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.156      ; 2.436      ;
; 0.171 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[3]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.271      ; 2.556      ;
; 0.171 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.271      ; 2.556      ;
; 0.171 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.271      ; 2.556      ;
; 0.171 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.271      ; 2.556      ;
; 0.193 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.053      ; 1.360      ;
; 0.193 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_ce0      ; spi_sck     ; 0.000        ; 1.053      ; 1.360      ;
; 0.193 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_ce0      ; spi_sck     ; 0.000        ; 1.053      ; 1.360      ;
; 0.193 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_ce0      ; spi_sck     ; 0.000        ; 1.053      ; 1.360      ;
; 0.193 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_ce0      ; spi_sck     ; 0.000        ; 1.053      ; 1.360      ;
; 0.193 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_ce0      ; spi_sck     ; 0.000        ; 1.053      ; 1.360      ;
; 0.193 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_ce0      ; spi_sck     ; 0.000        ; 1.053      ; 1.360      ;
; 0.193 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[0]   ; spi_ce0      ; spi_sck     ; 0.000        ; 1.053      ; 1.360      ;
; 0.193 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[37]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.053      ; 1.360      ;
; 0.194 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[34] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.060      ; 1.368      ;
; 0.194 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[37] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.060      ; 1.368      ;
; 0.194 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[31] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.060      ; 1.368      ;
; 0.194 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[30] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.060      ; 1.368      ;
; 0.194 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[28] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.060      ; 1.368      ;
; 0.194 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[23] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.060      ; 1.368      ;
; 0.194 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[20] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.060      ; 1.368      ;
; 0.194 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[19] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.060      ; 1.368      ;
; 0.194 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[18] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.060      ; 1.368      ;
; 0.194 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[17] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.060      ; 1.368      ;
; 0.194 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[16] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.060      ; 1.368      ;
; 0.194 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[15] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.060      ; 1.368      ;
; 0.194 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[14] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.060      ; 1.368      ;
; 0.194 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[13] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.060      ; 1.368      ;
; 0.194 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[12] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.060      ; 1.368      ;
; 0.194 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[5]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.060      ; 1.368      ;
; 0.194 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.039      ; 1.347      ;
; 0.194 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.039      ; 1.347      ;
; 0.197 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rdata[27] ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.325      ;
; 0.200 ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.313      ;
; 0.200 ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.313      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_slave:spi_slave_rx_inst|treg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.315      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_slave:spi_slave_rx_inst|treg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.315      ;
; 0.202 ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.313      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.313      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_slave:spi_slave_rx2_inst|treg[41] ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.204 ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.316      ;
; 0.204 ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.316      ;
; 0.204 ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.316      ;
; 0.204 ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.315      ;
; 0.204 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.315      ;
; 0.205 ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.316      ;
; 0.205 ; spi_slave:spi_slave_rx2_inst|treg[41] ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.316      ;
; 0.205 ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.316      ;
; 0.205 ; spi_slave:spi_slave_rx2_inst|treg[15] ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.316      ;
; 0.205 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.316      ;
; 0.206 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rreg[35] ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.313      ;
; 0.207 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rreg[37] ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.314      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.111 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.715      ; 0.940      ;
; 0.130 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.720      ; 0.964      ;
; 0.132 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.720      ; 0.966      ;
; 0.158 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.720      ; 0.992      ;
; 0.160 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.720      ; 0.994      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.707      ; 1.024      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.720      ; 1.045      ;
; 0.215 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.720      ; 1.049      ;
; 0.221 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.674      ; 0.802      ;
; 0.245 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.719      ; 1.078      ;
; 0.246 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.719      ; 1.079      ;
; 0.262 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.720      ; 1.096      ;
; 0.266 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.720      ; 1.100      ;
; 0.307 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.678      ; 0.892      ;
; 0.321 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.709      ; 1.144      ;
; 0.340 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.678      ; 0.925      ;
; 0.342 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.678      ; 0.927      ;
; 0.387 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.675      ; 0.969      ;
; 0.390 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.675      ; 0.972      ;
; 0.414 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.670      ; 0.991      ;
; 0.418 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.679      ; 1.004      ;
; 0.425 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.719      ; 1.258      ;
; 0.429 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.719      ; 1.262      ;
; 0.436 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.679      ; 1.022      ;
; 0.468 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.678      ; 1.053      ;
; 0.471 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.678      ; 1.056      ;
; 0.482 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.678      ; 1.067      ;
; 0.485 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.679      ; 1.071      ;
; 0.491 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.674      ; 1.072      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.575      ; 0.977      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.674      ; 1.076      ;
; 0.496 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.675      ; 1.078      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.678      ; 1.085      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.679      ; 1.087      ;
; 0.503 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.674      ; 1.084      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.674      ; 1.096      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.678      ; 1.111      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.678      ; 1.121      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.675      ; 1.119      ;
; 0.544 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.679      ; 1.130      ;
; 0.547 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.679      ; 1.133      ;
; 0.550 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.433      ; 0.890      ;
; 0.556 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.679      ; 1.142      ;
; 0.568 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.674      ; 1.149      ;
; 0.577 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.674      ; 1.158      ;
; 0.579 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.678      ; 1.164      ;
; 0.590 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.670      ; 1.167      ;
; 0.618 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.675      ; 1.200      ;
; 0.623 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.675      ; 1.205      ;
; 0.628 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.575      ; 1.110      ;
; 0.630 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.674      ; 1.211      ;
; 0.631 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.674      ; 1.212      ;
; 0.633 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.679      ; 1.219      ;
; 0.634 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.679      ; 1.220      ;
; 0.639 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.674      ; 1.220      ;
; 0.641 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.674      ; 1.222      ;
; 0.644 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.429      ; 0.980      ;
; 0.652 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.429      ; 0.988      ;
; 0.654 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.429      ; 0.990      ;
; 0.654 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.674      ; 1.235      ;
; 0.659 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.575      ; 1.141      ;
; 0.663 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.678      ; 1.248      ;
; 0.664 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.678      ; 1.249      ;
; 0.666 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.575      ; 1.148      ;
; 0.668 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.678      ; 1.253      ;
; 0.669 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.674      ; 1.250      ;
; 0.671 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.575      ; 1.153      ;
; 0.673 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.674      ; 1.254      ;
; 0.678 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.674      ; 1.259      ;
; 0.680 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.433      ; 1.020      ;
; 0.680 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.674      ; 1.261      ;
; 0.683 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.674      ; 1.264      ;
; 0.684 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.678      ; 1.269      ;
; 0.687 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.679      ; 1.273      ;
; 0.689 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.674      ; 1.270      ;
; 0.710 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.429      ; 1.046      ;
; 0.770 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.429      ; 1.106      ;
; 0.789 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.429      ; 1.125      ;
; 0.792 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.575      ; 1.274      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.114 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.127      ; 0.325      ;
; 0.171 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.134      ; 0.389      ;
; 0.187 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 0.324      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.216 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.327      ;
; 0.216 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.329      ;
; 0.216 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.329      ;
; 0.223 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.334      ;
; 0.227 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.338      ;
; 0.230 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.011      ; 0.325      ;
; 0.241 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.173      ; 0.498      ;
; 0.261 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.516      ; 0.881      ;
; 0.270 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.134      ; 0.488      ;
; 0.272 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.029     ; 0.327      ;
; 0.275 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.445      ; 0.824      ;
; 0.283 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.134      ; 0.501      ;
; 0.286 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.440      ; 0.830      ;
; 0.289 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.399      ;
; 0.297 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.011      ; 0.392      ;
; 0.320 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.228      ; 0.632      ;
; 0.323 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.434      ;
; 0.324 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.437      ;
; 0.325 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.438      ;
; 0.331 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.443      ;
; 0.337 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.450      ;
; 0.346 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.029     ; 0.401      ;
; 0.348 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.440      ; 0.892      ;
; 0.357 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.490      ;
; 0.366 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.529      ; 0.999      ;
; 0.368 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.372      ; 0.844      ;
; 0.379 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.228      ; 0.691      ;
; 0.380 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.044      ; 0.508      ;
; 0.383 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.495      ;
; 0.384 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.351      ; 0.839      ;
; 0.386 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.041     ; 0.429      ;
; 0.394 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.034      ; 0.512      ;
; 0.398 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.331      ; 0.833      ;
; 0.401 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.529      ; 1.034      ;
; 0.407 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.012      ; 0.503      ;
; 0.417 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.041     ; 0.460      ;
; 0.419 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.008     ; 0.495      ;
; 0.420 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.008     ; 0.496      ;
; 0.421 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.008     ; 0.497      ;
; 0.423 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.062      ; 0.569      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.018     ; 0.490      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.012     ; 0.497      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.018     ; 0.492      ;
; 0.433 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.272      ; 0.809      ;
; 0.435 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.067      ; 0.586      ;
; 0.438 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.255      ; 0.797      ;
; 0.439 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.573      ;
; 0.440 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.013     ; 0.511      ;
; 0.444 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.008     ; 0.520      ;
; 0.449 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.445      ; 0.998      ;
; 0.449 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.529      ; 1.082      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.155      ; 0.694      ;
; 0.457 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.084      ; 0.625      ;
; 0.462 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.591      ; 1.157      ;
; 0.463 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.048     ; 0.499      ;
; 0.463 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.084      ; 0.631      ;
; 0.472 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.427      ; 1.003      ;
; 0.473 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.431      ; 1.008      ;
; 0.475 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.449      ; 1.028      ;
; 0.482 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.032      ; 0.598      ;
; 0.488 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.032      ; 0.604      ;
; 0.490 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.506      ; 1.100      ;
; 0.492 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.141      ; 0.717      ;
; 0.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.355      ; 0.955      ;
; 0.497 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.086     ; 0.495      ;
; 0.498 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.034      ; 0.616      ;
; 0.499 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.591      ; 1.194      ;
; 0.499 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.506      ; 1.109      ;
; 0.499 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.638      ;
; 0.501 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.126      ; 0.711      ;
; 0.501 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.657      ; 1.262      ;
; 0.502 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.008     ; 0.578      ;
; 0.502 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.634      ;
; 0.505 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.519      ; 1.128      ;
; 0.511 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.516      ; 1.131      ;
; 0.513 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.534      ; 1.151      ;
; 0.516 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.008     ; 0.592      ;
; 0.517 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.031     ; 0.570      ;
; 0.517 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.344      ; 0.965      ;
; 0.524 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.449      ; 1.077      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.130 ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[35]                                     ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[35]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.172      ; 0.386      ;
; 0.135 ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[38]                                    ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[38]                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.172      ; 0.391      ;
; 0.142 ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[28]                         ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[28]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.177      ; 0.403      ;
; 0.148 ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[9]                                      ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[9]                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.158      ; 0.390      ;
; 0.161 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.166      ; 0.411      ;
; 0.163 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[27]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[27]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.225      ; 0.472      ;
; 0.168 ; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[8]                                ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[8]                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.140      ; 0.392      ;
; 0.177 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rDone                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rEnd1                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.218      ; 0.479      ;
; 0.178 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[37]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[37]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.225      ; 0.487      ;
; 0.199 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][0]                                                                              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][0]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.097      ; 0.380      ;
; 0.201 ; agc_nearclip                                                                                                                       ; agc_nearclip                                                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[7]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.043      ; 0.329      ;
; 0.203 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.313      ;
; 0.203 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.313      ;
; 0.203 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.313      ;
; 0.203 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.313      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.043      ; 0.332      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[3]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.045      ; 0.334      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.159 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.267      ; 0.540      ;
; 0.160 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.267      ; 0.541      ;
; 0.219 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.234      ; 0.567      ;
; 0.233 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.267      ; 0.614      ;
; 0.248 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.267      ; 0.629      ;
; 0.252 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.270      ; 0.636      ;
; 0.254 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.270      ; 0.638      ;
; 0.261 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.270      ; 0.645      ;
; 0.267 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.271      ; 0.652      ;
; 0.268 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.270      ; 0.652      ;
; 0.268 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.269      ; 0.651      ;
; 0.279 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.234      ; 0.627      ;
; 0.282 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.269      ; 0.665      ;
; 0.300 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.232      ; 0.646      ;
; 0.301 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.232      ; 0.647      ;
; 0.346 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.234      ; 0.694      ;
; 0.346 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.269      ; 0.729      ;
; 0.355 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.267      ; 0.736      ;
; 0.365 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.232      ; 0.711      ;
; 0.366 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.234      ; 0.714      ;
; 0.378 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.235      ; 0.727      ;
; 0.381 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.235      ; 0.730      ;
; 0.385 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.232      ; 0.731      ;
; 0.386 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.235      ; 0.735      ;
; 0.399 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.234      ; 0.747      ;
; 0.468 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.371      ; 0.746      ;
; 0.469 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.143      ; 0.726      ;
; 0.471 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.269      ; 0.854      ;
; 0.473 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.371      ; 0.751      ;
; 0.475 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.377      ; 0.759      ;
; 0.476 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.225      ; 0.608      ;
; 0.478 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.225      ; 0.610      ;
; 0.478 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.369      ; 0.754      ;
; 0.480 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.366      ; 0.753      ;
; 0.483 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.377      ; 0.767      ;
; 0.483 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.227      ; 0.617      ;
; 0.484 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.371      ; 0.762      ;
; 0.485 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.377      ; 0.769      ;
; 0.485 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.232      ; 0.831      ;
; 0.485 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.366      ; 0.758      ;
; 0.486 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.377      ; 0.770      ;
; 0.488 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.267      ; 0.869      ;
; 0.489 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.377      ; 0.773      ;
; 0.490 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.223      ; 0.620      ;
; 0.491 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.371      ; 0.769      ;
; 0.492 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.234      ; 0.840      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.225      ; 0.626      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.371      ; 0.773      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.211      ; 0.614      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.371      ; 0.774      ;
; 0.497 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.377      ; 0.781      ;
; 0.497 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.366      ; 0.770      ;
; 0.501 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.342      ; 0.750      ;
; 0.502 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.225      ; 0.634      ;
; 0.503 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.371      ; 0.781      ;
; 0.504 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.225      ; 0.636      ;
; 0.505 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.377      ; 0.789      ;
; 0.506 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.377      ; 0.790      ;
; 0.506 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.369      ; 0.782      ;
; 0.507 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.369      ; 0.783      ;
; 0.508 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.366      ; 0.781      ;
; 0.509 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.336      ; 0.752      ;
; 0.510 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.366      ; 0.783      ;
; 0.510 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.369      ; 0.786      ;
; 0.510 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.369      ; 0.786      ;
; 0.510 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.369      ; 0.786      ;
; 0.513 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.369      ; 0.789      ;
; 0.513 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.366      ; 0.786      ;
; 0.513 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.371      ; 0.791      ;
; 0.514 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.334      ; 0.755      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.334      ; 0.756      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.342      ; 0.765      ;
; 0.520 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.342      ; 0.769      ;
; 0.523 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.342      ; 0.772      ;
; 0.523 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.331      ; 0.761      ;
; 0.523 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.336      ; 0.766      ;
; 0.523 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.366      ; 0.796      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.366      ; 0.797      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.334      ; 0.766      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.342      ; 0.777      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.342      ; 0.777      ;
; 0.529 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.190      ; 0.626      ;
; 0.529 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.342      ; 0.778      ;
; 0.530 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.331      ; 0.768      ;
; 0.533 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.331      ; 0.771      ;
; 0.534 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.190      ; 0.631      ;
; 0.536 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.190      ; 0.633      ;
; 0.536 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.334      ; 0.777      ;
; 0.540 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.342      ; 0.789      ;
; 0.542 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.336      ; 0.785      ;
; 0.567 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.406      ; 1.087      ;
; 0.570 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.371      ; 0.848      ;
; 0.581 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.371      ; 0.859      ;
; 0.586 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.377      ; 0.870      ;
; 0.592 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.366      ; 0.865      ;
; 0.600 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.315      ; 1.029      ;
; 0.606 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.369      ; 0.882      ;
; 0.610 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.342      ; 0.859      ;
; 0.611 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.336      ; 0.854      ;
; 0.613 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.227      ; 0.747      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.185 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.187 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.196 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.200 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.322      ;
; 0.272 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.277 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.598      ;
; 0.284 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.291 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.612      ;
; 0.292 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.613      ;
; 0.294 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.614      ;
; 0.295 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.616      ;
; 0.295 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.417      ;
; 0.296 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.617      ;
; 0.297 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.618      ;
; 0.297 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.618      ;
; 0.298 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.618      ;
; 0.298 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.618      ;
; 0.298 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.303 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.625      ;
; 0.304 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.628      ;
; 0.309 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.629      ;
; 0.309 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.311 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[1]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.631      ;
; 0.311 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.631      ;
; 0.314 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[8]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[2]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[3]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.328 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.649      ;
; 0.330 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.650      ;
; 0.330 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.651      ;
; 0.335 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.655      ;
; 0.354 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[5]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.474      ;
; 0.358 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.478      ;
; 0.359 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.479      ;
; 0.360 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[6]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.480      ;
; 0.364 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.486      ;
; 0.366 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[0]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.486      ;
; 0.369 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[7]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.489      ;
; 0.376 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.496      ;
; 0.429 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[2]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.549      ;
; 0.429 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[7]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.549      ;
; 0.431 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[0]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.551      ;
; 0.435 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.555      ;
; 0.435 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.555      ;
; 0.443 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.764      ;
; 0.444 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.566      ;
; 0.445 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.445 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.446 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.568      ;
; 0.446 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.568      ;
; 0.447 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.569      ;
; 0.453 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.575      ;
; 0.454 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.454 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.455 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.577      ;
; 0.455 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.577      ;
; 0.455 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.577      ;
; 0.456 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.578      ;
; 0.457 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.579      ;
; 0.457 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.579      ;
; 0.458 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.580      ;
; 0.458 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.580      ;
; 0.458 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.580      ;
; 0.459 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.581      ;
; 0.459 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.581      ;
; 0.462 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.584      ;
; 0.462 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.583      ;
; 0.465 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.484 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.606      ;
; 0.484 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.606      ;
; 0.484 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.606      ;
; 0.484 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.606      ;
; 0.484 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.606      ;
; 0.484 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.606      ;
; 0.484 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.606      ;
; 0.484 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.606      ;
; 0.484 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.606      ;
; 0.501 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[8]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.621      ;
; 0.504 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[6]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.624      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.194 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.315      ;
; 0.215 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.336      ;
; 0.218 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.339      ;
; 0.219 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.340      ;
; 0.220 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.342      ;
; 0.252 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.373      ;
; 0.262 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.383      ;
; 0.273 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.395      ;
; 0.274 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.395      ;
; 0.279 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.401      ;
; 0.279 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.401      ;
; 0.280 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.401      ;
; 0.281 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.403      ;
; 0.284 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.406      ;
; 0.288 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.409      ;
; 0.294 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.415      ;
; 0.296 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.418      ;
; 0.304 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.425      ;
; 0.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.436      ;
; 0.318 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.439      ;
; 0.320 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.441      ;
; 0.336 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.457      ;
; 0.337 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.458      ;
; 0.343 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.465      ;
; 0.348 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.469      ;
; 0.390 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.511      ;
; 0.392 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.513      ;
; 0.392 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.513      ;
; 0.396 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.517      ;
; 0.398 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.519      ;
; 0.422 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.555      ;
; 0.467 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.036      ; 0.587      ;
; 0.470 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.036      ; 0.590      ;
; 0.474 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.595      ;
; 0.515 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.036      ; 0.635      ;
; 0.522 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.040      ; 0.646      ;
; 0.522 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.644      ;
; 0.533 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.040      ; 0.657      ;
; 0.558 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.679      ;
; 0.591 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.712      ;
; 0.595 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.192      ; 0.891      ;
; 0.595 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.716      ;
; 0.596 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.191      ; 0.891      ;
; 0.627 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.748      ;
; 0.633 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.754      ;
; 0.633 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.036      ; 0.753      ;
; 0.639 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.760      ;
; 0.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.771      ;
; 0.653 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.775      ;
; 0.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.785      ;
; 0.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.796      ;
; 0.675 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.796      ;
; 0.679 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.800      ;
; 0.685 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.807      ;
; 0.707 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.828      ;
; 0.715 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.192      ; 1.011      ;
; 0.724 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.192      ; 1.020      ;
; 0.744 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.199      ; 1.047      ;
; 0.746 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.867      ;
; 0.747 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.868      ;
; 0.747 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.868      ;
; 0.762 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.883      ;
; 0.762 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.883      ;
; 0.765 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.191      ; 1.060      ;
; 0.783 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.036      ; 0.903      ;
; 0.792 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.913      ;
; 0.792 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.913      ;
; 0.795 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.916      ;
; 0.797 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.199      ; 1.100      ;
; 0.808 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.192      ; 1.104      ;
; 0.808 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.036      ; 0.928      ;
; 0.837 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.191      ; 1.132      ;
; 0.837 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.192      ; 1.133      ;
; 0.843 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.199      ; 1.146      ;
; 0.851 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.191      ; 1.146      ;
; 0.858 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.979      ;
; 0.890 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 1.011      ;
; 0.891 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.036      ; 1.011      ;
; 0.891 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.036      ; 1.011      ;
; 0.894 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.192      ; 1.190      ;
; 0.931 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.190      ; 1.225      ;
; 0.935 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.192      ; 1.231      ;
; 0.936 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 1.057      ;
; 0.937 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.192      ; 1.233      ;
; 0.941 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.198      ; 1.243      ;
; 0.942 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.199      ; 1.245      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.316      ;
; 0.229 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.349      ;
; 0.266 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.387      ;
; 0.269 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.390      ;
; 0.292 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.305 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.308 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.430      ;
; 0.328 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.448      ;
; 0.329 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.449      ;
; 0.329 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.450      ;
; 0.330 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.450      ;
; 0.335 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.455      ;
; 0.335 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.455      ;
; 0.335 ; ad9866:ad9866_inst|sclk                            ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.456      ;
; 0.336 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.456      ;
; 0.336 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.457      ;
; 0.337 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.458      ;
; 0.337 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.458      ;
; 0.337 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.458      ;
; 0.338 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.458      ;
; 0.339 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.459      ;
; 0.340 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.460      ;
; 0.350 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.471      ;
; 0.352 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.473      ;
; 0.367 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.487      ;
; 0.372 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.492      ;
; 0.402 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.523      ;
; 0.403 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.524      ;
; 0.403 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.524      ;
; 0.409 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.530      ;
; 0.421 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.541      ;
; 0.438 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.039      ; 0.561      ;
; 0.441 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.561      ;
; 0.442 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; counter[21]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.564      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.187 ; iambic:iambic_inst|keyer_out             ; iambic:iambic_inst|keyer_out             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iambic:iambic_inst|key_state.SENDDOT     ; iambic:iambic_inst|key_state.SENDDOT     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iambic:iambic_inst|key_state.DASHDELAY   ; iambic:iambic_inst|key_state.DASHDELAY   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iambic:iambic_inst|key_state.DOTDELAY    ; iambic:iambic_inst|key_state.DOTDELAY    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iambic:iambic_inst|key_state.LETTERSPACE ; iambic:iambic_inst|key_state.LETTERSPACE ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.206 ; iambic:iambic_inst|delay[17]             ; iambic:iambic_inst|delay[17]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; iambic:iambic_inst|key_state.SENDDOT     ; iambic:iambic_inst|key_state.DOTDELAY    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.215 ; iambic:iambic_inst|dash_memory           ; iambic:iambic_inst|key_state.PREDASH     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.335      ;
; 0.267 ; iambic:iambic_inst|dot_memory            ; iambic:iambic_inst|key_state.00000       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.274 ; iambic:iambic_inst|key_state.DOTDELAY    ; iambic:iambic_inst|key_state.DOTHELD     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.394      ;
; 0.281 ; iambic:iambic_inst|key_state.DASHDELAY   ; iambic:iambic_inst|dot_memory            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; iambic:iambic_inst|key_state.DASHDELAY   ; iambic:iambic_inst|key_state.DASHHELD    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.402      ;
; 0.303 ; iambic:iambic_inst|delay[7]              ; iambic:iambic_inst|delay[7]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.422      ;
; 0.305 ; iambic:iambic_inst|key_state.PREDOT      ; iambic:iambic_inst|key_state.SENDDOT     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; iambic:iambic_inst|delay[9]              ; iambic:iambic_inst|delay[9]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; iambic:iambic_inst|delay[15]             ; iambic:iambic_inst|delay[15]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; iambic:iambic_inst|delay[3]              ; iambic:iambic_inst|delay[3]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; iambic:iambic_inst|delay[1]              ; iambic:iambic_inst|delay[1]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; iambic:iambic_inst|delay[14]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; iambic:iambic_inst|delay[11]             ; iambic:iambic_inst|delay[11]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[2]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; iambic:iambic_inst|delay[5]              ; iambic:iambic_inst|delay[5]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; iambic:iambic_inst|delay[13]             ; iambic:iambic_inst|delay[13]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; iambic:iambic_inst|delay[16]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.428      ;
; 0.310 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.429      ;
; 0.315 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.434      ;
; 0.318 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[0]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.437      ;
; 0.322 ; iambic:iambic_inst|dash_memory           ; iambic:iambic_inst|key_state.00000       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.442      ;
; 0.341 ; iambic:iambic_inst|dash_memory           ; iambic:iambic_inst|key_state.DOTHELD     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.461      ;
; 0.352 ; iambic:iambic_inst|key_state.DOTDELAY    ; iambic:iambic_inst|dash_memory           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.472      ;
; 0.354 ; iambic:iambic_inst|key_state.LETTERSPACE ; iambic:iambic_inst|dot_memory            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.474      ;
; 0.355 ; iambic:iambic_inst|key_state.LETTERSPACE ; iambic:iambic_inst|dash_memory           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.475      ;
; 0.368 ; iambic:iambic_inst|key_state.DOTHELD     ; iambic:iambic_inst|key_state.PREDOT      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.488      ;
; 0.399 ; iambic:iambic_inst|dot_memory            ; iambic:iambic_inst|key_state.DASHHELD    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.519      ;
; 0.445 ; iambic:iambic_inst|key_state.SENDDASH    ; iambic:iambic_inst|keyer_out             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.565      ;
; 0.452 ; iambic:iambic_inst|delay[7]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.571      ;
; 0.455 ; iambic:iambic_inst|delay[9]              ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; iambic:iambic_inst|delay[15]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; iambic:iambic_inst|delay[11]             ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; iambic:iambic_inst|delay[1]              ; iambic:iambic_inst|delay[2]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; iambic:iambic_inst|delay[3]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.575      ;
; 0.457 ; iambic:iambic_inst|delay[13]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; iambic:iambic_inst|delay[5]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.576      ;
; 0.465 ; iambic:iambic_inst|delay[14]             ; iambic:iambic_inst|delay[15]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[1]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[11]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[13]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; iambic:iambic_inst|delay[16]             ; iambic:iambic_inst|delay[17]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[3]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[5]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[7]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; iambic:iambic_inst|delay[14]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[2]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.589      ;
; 0.471 ; iambic:iambic_inst|key_state.DOTHELD     ; iambic:iambic_inst|key_state.PREDASH     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.591      ;
; 0.471 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[9]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.592      ;
; 0.471 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.590      ;
; 0.474 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.595      ;
; 0.489 ; iambic:iambic_inst|key_state.DASHHELD    ; iambic:iambic_inst|key_state.PREDOT      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.609      ;
; 0.500 ; iambic:iambic_inst|key_state.SENDDASH    ; iambic:iambic_inst|dash_memory           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.620      ;
; 0.503 ; iambic:iambic_inst|dash_memory           ; iambic:iambic_inst|dash_memory           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.623      ;
; 0.509 ; iambic:iambic_inst|key_state.00000       ; iambic:iambic_inst|key_state.PREDOT      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.629      ;
; 0.513 ; iambic:iambic_inst|delay[7]              ; iambic:iambic_inst|delay[9]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.634      ;
; 0.516 ; iambic:iambic_inst|delay[7]              ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.637      ;
; 0.518 ; iambic:iambic_inst|delay[9]              ; iambic:iambic_inst|delay[11]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.637      ;
; 0.518 ; iambic:iambic_inst|delay[15]             ; iambic:iambic_inst|delay[17]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.637      ;
; 0.519 ; iambic:iambic_inst|delay[11]             ; iambic:iambic_inst|delay[13]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; iambic:iambic_inst|delay[1]              ; iambic:iambic_inst|delay[3]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; iambic:iambic_inst|delay[3]              ; iambic:iambic_inst|delay[5]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.638      ;
; 0.520 ; iambic:iambic_inst|delay[13]             ; iambic:iambic_inst|delay[15]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.639      ;
; 0.520 ; iambic:iambic_inst|delay[5]              ; iambic:iambic_inst|delay[7]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.639      ;
; 0.521 ; iambic:iambic_inst|delay[9]              ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.640      ;
; 0.522 ; iambic:iambic_inst|delay[11]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; iambic:iambic_inst|delay[1]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; iambic:iambic_inst|delay[3]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.641      ;
; 0.523 ; iambic:iambic_inst|delay[13]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.642      ;
; 0.523 ; iambic:iambic_inst|delay[5]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.642      ;
; 0.531 ; iambic:iambic_inst|delay[14]             ; iambic:iambic_inst|delay[17]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.650      ;
; 0.531 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[13]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.650      ;
; 0.531 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[3]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.650      ;
; 0.531 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[15]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.650      ;
; 0.532 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[9]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[5]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.651      ;
; 0.533 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[7]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.652      ;
; 0.534 ; iambic:iambic_inst|key_state.00000       ; iambic:iambic_inst|keyer_out             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.653      ;
; 0.534 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.653      ;
; 0.534 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.653      ;
; 0.535 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.656      ;
; 0.535 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.654      ;
; 0.536 ; iambic:iambic_inst|key_state.DASHDELAY   ; iambic:iambic_inst|key_state.PREDOT      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.656      ;
; 0.536 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.655      ;
; 0.537 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[11]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.658      ;
; 0.540 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.661      ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'virt_ad9866_rxclk'                                                                                                   ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 11.392 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.442     ; 1.689      ;
; 11.403 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.473     ; 1.669      ;
; 11.714 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.472     ; 1.981      ;
; 11.771 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.483     ; 2.027      ;
; 11.928 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.510     ; 2.157      ;
; 11.999 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.597     ; 2.141      ;
; 12.065 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.474     ; 2.330      ;
; 12.188 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.510     ; 2.417      ;
; 12.513 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.555     ; 2.697      ;
; 12.688 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.509     ; 2.918      ;
; 12.820 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.579     ; 2.980      ;
; 14.117 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.478     ; 4.378      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'                                                                                                                                        ;
+-------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------+
; 3.106 ; 13.563       ; 10.457         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_rxclk                                                                                             ;
; 3.106 ; 13.563       ; 10.457         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_txclk                                                                                             ;
; 5.762 ; 5.978        ; 0.216          ; High Pulse Width ; ad9866_clk ; Fall       ; transmitter:transmitter_inst|out_data[2]                                                                 ;
; 5.777 ; 5.961        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[13] ;
; 5.777 ; 5.961        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[14] ;
; 5.777 ; 5.961        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[15] ;
; 5.777 ; 5.961        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[16] ;
; 5.777 ; 5.961        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[17] ;
; 5.777 ; 5.961        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[18] ;
; 5.777 ; 5.961        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[19] ;
; 5.777 ; 5.961        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[20] ;
; 5.777 ; 5.961        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[21] ;
; 5.777 ; 5.961        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[22] ;
; 5.777 ; 5.961        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[23] ;
; 5.777 ; 5.961        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[24] ;
; 5.777 ; 5.961        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[25] ;
; 5.777 ; 5.961        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[26] ;
; 5.781 ; 5.965        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[13] ;
; 5.781 ; 5.965        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[14] ;
; 5.781 ; 5.965        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[15] ;
; 5.781 ; 5.965        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[16] ;
; 5.781 ; 5.965        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[17] ;
; 5.781 ; 5.965        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[18] ;
; 5.781 ; 5.965        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[19] ;
; 5.781 ; 5.965        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[20] ;
; 5.781 ; 5.965        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[21] ;
; 5.781 ; 5.965        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[22] ;
; 5.781 ; 5.965        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[23] ;
; 5.781 ; 5.965        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[24] ;
; 5.781 ; 5.965        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[25] ;
; 5.781 ; 5.965        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[26] ;
; 5.783 ; 5.967        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[13]            ;
; 5.783 ; 5.967        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[18]            ;
; 5.783 ; 5.967        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[20]            ;
; 5.783 ; 5.967        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[23]            ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|Iaccum[1]                                                   ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|Raccum[10]                                                  ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|Raccum[2]                                                   ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|Raccum[4]                                                   ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|Raccum[5]                                                   ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|Raccum[7]                                                   ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|Raccum[8]                                                   ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|Rmult[13]                                                   ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|caddr[0]                                                ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|caddr[1]                                                ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|caddr[2]                                                ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|caddr[3]                                                ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|caddr[4]                                                ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|caddr[5]                                                ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|caddr[6]                                                ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|caddr[7]                                                ;
; 5.785 ; 5.969        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]             ;
; 5.785 ; 5.969        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[11]             ;
; 5.785 ; 5.969        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]             ;
; 5.785 ; 5.969        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]             ;
; 5.785 ; 5.969        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[12]            ;
; 5.785 ; 5.969        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[13]            ;
; 5.785 ; 5.969        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[1]             ;
; 5.785 ; 5.969        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[2]             ;
; 5.785 ; 5.969        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[3]             ;
; 5.785 ; 5.969        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[4]             ;
; 5.785 ; 5.969        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[5]             ;
; 5.785 ; 5.969        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[6]             ;
; 5.785 ; 5.969        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[7]             ;
; 5.785 ; 5.969        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[8]             ;
; 5.785 ; 5.969        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[9]             ;
; 5.786 ; 5.970        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[0]  ;
; 5.786 ; 5.970        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[10] ;
; 5.786 ; 5.970        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[11] ;
; 5.786 ; 5.970        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[12] ;
; 5.786 ; 5.970        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[1]  ;
; 5.786 ; 5.970        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[2]  ;
; 5.786 ; 5.970        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[3]  ;
; 5.786 ; 5.970        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[4]  ;
; 5.786 ; 5.970        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[5]  ;
; 5.786 ; 5.970        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[6]  ;
; 5.786 ; 5.970        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[7]  ;
; 5.786 ; 5.970        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[8]  ;
; 5.786 ; 5.970        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[9]  ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[23]            ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[26]            ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[17]            ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[0]                                               ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[10]                                              ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[1]                                               ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[2]                                               ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[6]                                               ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[7]                                               ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[8]                                               ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Iaccum[9]                                               ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[18]                                               ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[22]                                               ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[27]                                               ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Raccum[1]                                               ;
; 5.787 ; 5.971        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Rmult[16]                                               ;
; 5.788 ; 5.972        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[13]            ;
; 5.788 ; 5.972        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[15]            ;
; 5.788 ; 5.972        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[20]            ;
; 5.788 ; 5.972        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][11]                                             ;
; 5.788 ; 5.972        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[3][12]                                             ;
+-------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'                                     ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; 3.106 ; 13.563       ; 10.457         ; Port Rate ; ad9866_rxclk ; Rise       ; ad9866_rxclk ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'                                     ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; 3.106 ; 13.563       ; 10.457         ; Port Rate ; ad9866_txclk ; Rise       ; ad9866_txclk ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_sck'                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+
; 31.063 ; 31.279       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[10]  ;
; 31.063 ; 31.279       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[11]  ;
; 31.063 ; 31.279       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[12]  ;
; 31.063 ; 31.279       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[13]  ;
; 31.063 ; 31.279       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[14]  ;
; 31.063 ; 31.279       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[15]  ;
; 31.063 ; 31.279       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[8]   ;
; 31.063 ; 31.279       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[9]   ;
; 31.072 ; 31.288       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[16]  ;
; 31.072 ; 31.288       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[17]  ;
; 31.072 ; 31.288       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[18]  ;
; 31.072 ; 31.288       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[19]  ;
; 31.072 ; 31.288       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[20]  ;
; 31.072 ; 31.288       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[21]  ;
; 31.072 ; 31.288       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[22]  ;
; 31.072 ; 31.288       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[23]  ;
; 31.072 ; 31.288       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[24]  ;
; 31.072 ; 31.288       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[25]  ;
; 31.072 ; 31.288       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[26]  ;
; 31.072 ; 31.288       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[27]  ;
; 31.072 ; 31.288       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[28]  ;
; 31.072 ; 31.288       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[29]  ;
; 31.072 ; 31.288       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[30]  ;
; 31.072 ; 31.288       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[31]  ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[32]  ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[33]  ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[34]  ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[35]  ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[36]  ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[37]  ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[38]  ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[39]  ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[40]  ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[41]  ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[42]  ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[43]  ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[44]  ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[45]  ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[46]  ;
; 31.076 ; 31.292       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[47]  ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[14] ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[17] ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[20] ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[21] ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[23] ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[24] ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[25] ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[26] ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[27] ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[28] ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[3]  ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[4]  ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[5]  ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[6]  ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[7]  ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[8]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[0]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[1]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[2]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[35] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[36] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[37] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[38] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[39] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[40] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[41] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[42] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[43] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[44] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[45] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[46] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[47] ;
; 31.082 ; 31.298       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[0]   ;
; 31.082 ; 31.298       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[1]   ;
; 31.082 ; 31.298       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[2]   ;
; 31.082 ; 31.298       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[3]   ;
; 31.084 ; 31.300       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[4]   ;
; 31.084 ; 31.300       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[5]   ;
; 31.084 ; 31.300       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[6]   ;
; 31.084 ; 31.300       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[7]   ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[10] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[11] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[12] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[13] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[15] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[16] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[18] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[19] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[22] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[29] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[30] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[31] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[32] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[33] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[34] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[9]  ;
; 31.125 ; 31.309       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|done     ;
; 31.148 ; 31.332       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[21] ;
; 31.148 ; 31.332       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[22] ;
; 31.148 ; 31.332       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[24] ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'                                                                                                     ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------+
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                                   ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                                   ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                                   ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                                   ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                                      ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                                      ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                                      ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                                      ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                                      ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                                      ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                                               ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                                              ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[0]                                                            ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[10]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[11]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[12]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[13]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[14]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[15]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[16]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[17]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[18]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[19]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[1]                                                            ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[20]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[21]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[22]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[23]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[2]                                                            ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[3]                                                            ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[4]                                                            ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[5]                                                            ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[6]                                                            ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[7]                                                            ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[8]                                                            ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[9]                                                            ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[1]                                 ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[2]                                 ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[3]                                 ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[4]                                 ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[0]                                                          ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[1]                                                          ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[2]                                                          ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[3]                                                          ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[4]                                                          ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[5]                                                          ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset                                ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]                     ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]                     ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]                     ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]                     ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]                     ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]                     ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]                     ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]                     ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]                     ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]                     ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                                         ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                                         ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                                         ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                                         ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                                         ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                                         ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[0]                                 ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[5]                                 ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[6]                                 ;
; 49.410 ; 49.410       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 49.410 ; 49.410       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 49.410 ; 49.410       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 49.447 ; 49.447       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; clk_10mhz~input|o                                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_bitcount[0]|clk                                      ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_bitcount[1]|clk                                      ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_bitcount[2]|clk                                      ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_bitcount[3]|clk                                      ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_data[0]|clk                                          ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'                                                                                                                                                                  ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 1249.102 ; 1249.332     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.104 ; 1249.334     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.104 ; 1249.334     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.104 ; 1249.334     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
; 1249.104 ; 1249.334     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ;
; 1249.104 ; 1249.334     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ;
; 1249.104 ; 1249.334     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ;
; 1249.104 ; 1249.334     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ;
; 1249.104 ; 1249.334     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ;
; 1249.104 ; 1249.334     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ;
; 1249.104 ; 1249.334     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ;
; 1249.104 ; 1249.334     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ;
; 1249.104 ; 1249.334     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ;
; 1249.104 ; 1249.334     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ;
; 1249.104 ; 1249.334     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ;
; 1249.104 ; 1249.334     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ;
; 1249.104 ; 1249.334     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ;
; 1249.104 ; 1249.334     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ;
; 1249.104 ; 1249.334     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ;
; 1249.109 ; 1249.339     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.111 ; 1249.341     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.111 ; 1249.341     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.111 ; 1249.341     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.111 ; 1249.341     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.111 ; 1249.341     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.111 ; 1249.341     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.111 ; 1249.341     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.111 ; 1249.341     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.111 ; 1249.341     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.111 ; 1249.341     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.111 ; 1249.341     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.111 ; 1249.341     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.116 ; 1249.346     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.118 ; 1249.348     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ;
; 1249.118 ; 1249.348     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ;
; 1249.118 ; 1249.348     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ;
; 1249.118 ; 1249.348     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ;
; 1249.118 ; 1249.348     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ;
; 1249.118 ; 1249.348     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ;
; 1249.118 ; 1249.348     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ;
; 1249.118 ; 1249.348     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ;
; 1249.118 ; 1249.348     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ;
; 1249.118 ; 1249.348     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ;
; 1249.118 ; 1249.348     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ;
; 1249.118 ; 1249.348     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ;
; 1249.118 ; 1249.348     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ;
; 1249.118 ; 1249.348     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ;
; 1249.118 ; 1249.348     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ;
; 1249.118 ; 1249.348     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ;
; 1249.118 ; 1249.348     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ;
; 1249.118 ; 1249.348     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ;
; 1249.121 ; 1249.351     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ;
; 1249.121 ; 1249.351     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ;
; 1249.121 ; 1249.351     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_we_reg       ;
; 1249.124 ; 1249.354     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 1249.124 ; 1249.354     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; 1249.124 ; 1249.354     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 1249.135 ; 1249.365     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; 1249.135 ; 1249.365     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; 1249.135 ; 1249.365     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_we_reg        ;
; 1249.137 ; 1249.367     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; 1249.137 ; 1249.367     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; 1249.137 ; 1249.367     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_we_reg        ;
; 1249.139 ; 1249.369     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ;
; 1249.139 ; 1249.369     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ;
; 1249.139 ; 1249.369     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_we_reg       ;
; 1249.140 ; 1249.370     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ;
; 1249.140 ; 1249.370     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ;
; 1249.140 ; 1249.370     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_we_reg       ;
; 1249.141 ; 1249.371     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ;
; 1249.141 ; 1249.371     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ;
; 1249.141 ; 1249.371     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_we_reg       ;
; 1249.151 ; 1249.367     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ;
; 1249.151 ; 1249.367     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ;
; 1249.151 ; 1249.367     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                    ;
; 1249.151 ; 1249.367     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ;
; 1249.151 ; 1249.367     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;
; 1249.153 ; 1249.369     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.153 ; 1249.369     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ;
; 1249.153 ; 1249.369     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ;
; 1249.153 ; 1249.383     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 1249.153 ; 1249.383     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 1249.153 ; 1249.383     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 1249.154 ; 1249.370     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ;
; 1249.154 ; 1249.370     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ;
; 1249.154 ; 1249.370     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ;
; 1249.154 ; 1249.370     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ;
; 1249.154 ; 1249.370     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ;
; 1249.154 ; 1249.370     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ;
; 1249.154 ; 1249.370     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; 1249.154 ; 1249.370     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ;
; 1249.154 ; 1249.370     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                       ;
; 1249.154 ; 1249.370     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;
; 1249.156 ; 1249.372     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; 1249.168 ; 1249.384     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ;
; 1249.170 ; 1249.386     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; 1249.171 ; 1249.387     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ;
; 1249.171 ; 1249.387     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ;
; 1249.171 ; 1249.387     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;
; 1249.172 ; 1249.388     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'                                                                                                                                                                    ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                            ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 1249.209 ; 1249.439     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ;
; 1249.211 ; 1249.441     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ;
; 1249.212 ; 1249.442     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.212 ; 1249.442     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.221 ; 1249.437     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; 1249.441 ; 1249.441     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; spi_ce[1]~inputclkctrl|inclk[0]                                                                                                   ;
; 1249.441 ; 1249.441     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; spi_ce[1]~input|o                                                                                                                 ;
; 1249.443 ; 1249.443     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a30|clk1                                                         ;
; 1249.443 ; 1249.443     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[4]|clk                                                                      ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a12|clk1                                                         ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a2|clk                                                            ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a3|clk                                                            ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a4|clk                                                            ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a5|clk                                                            ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a6|clk                                                            ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a7|clk                                                            ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a8|clk                                                            ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a9|clk                                                            ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity2|clk                                                               ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0]|clk                                                       ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]|clk                                                       ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[2]|clk                                                       ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[2]|clk                                                                      ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[6]|clk                                                                      ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a0|clk1                                                          ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a0|clk                                                            ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a1|clk                                                            ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[0]|clk                                                                      ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[1]|clk                                                                      ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[3]|clk                                                                      ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                                     ;
+----------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                             ;
+----------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------+
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]                        ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1           ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]                       ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1          ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]                       ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1          ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]                       ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1          ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]                       ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1          ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]                       ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1          ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]                       ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1          ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]                       ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1          ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]                       ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1          ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]                       ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1          ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]                       ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1          ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]                        ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1           ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]                       ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1          ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]                       ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1          ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]                       ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1          ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]                       ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1          ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]                       ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1          ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]                       ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1          ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]                       ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1          ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]                       ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1          ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]                       ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1          ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]                       ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1          ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]                        ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1           ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]                       ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1          ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]                       ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1          ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]                        ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_1           ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]                        ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_1           ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]                        ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_1           ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]                        ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_1           ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]                        ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]~_Duplicate_1           ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]                        ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]~_Duplicate_1           ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]                        ;
; 1249.689 ; 1249.868     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]~_Duplicate_1           ;
; 1249.708 ; 1249.892     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[0]                             ;
; 1249.708 ; 1249.892     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[1]                             ;
; 1249.708 ; 1249.892     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[2]                             ;
; 1249.708 ; 1249.892     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[3]                             ;
; 1249.708 ; 1249.892     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[4]                             ;
; 1249.708 ; 1249.892     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; dither                             ;
; 1249.708 ; 1249.892     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; randomize                          ;
; 1249.708 ; 1249.892     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[1]                       ;
; 1249.708 ; 1249.892     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[0]                         ;
; 1249.708 ; 1249.892     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[1]                         ;
; 1249.708 ; 1249.892     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[2]                         ;
; 1249.708 ; 1249.892     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[3]                         ;
; 1249.708 ; 1249.892     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[4]                         ;
; 1249.708 ; 1249.892     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[5]                         ;
; 1249.709 ; 1249.893     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[0]                       ;
; 1249.885 ; 1250.101     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[0]                             ;
; 1249.885 ; 1250.101     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[1]                             ;
; 1249.885 ; 1250.101     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[2]                             ;
; 1249.885 ; 1250.101     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[3]                             ;
; 1249.885 ; 1250.101     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[4]                             ;
; 1249.885 ; 1250.101     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; dither                             ;
; 1249.885 ; 1250.101     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; randomize                          ;
; 1249.885 ; 1250.101     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[0]                       ;
; 1249.885 ; 1250.101     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[1]                       ;
; 1249.885 ; 1250.101     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[0]                         ;
; 1249.885 ; 1250.101     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[1]                         ;
; 1249.885 ; 1250.101     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[2]                         ;
; 1249.885 ; 1250.101     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[3]                         ;
; 1249.885 ; 1250.101     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[4]                         ;
; 1249.885 ; 1250.101     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[5]                         ;
; 1249.888 ; 1249.888     ; 0.000          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; Mult0|auto_generated|mac_mult1|clk ;
; 1249.888 ; 1249.888     ; 0.000          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; Mult0|auto_generated|mac_mult3|clk ;
; 1249.888 ; 1249.888     ; 0.000          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; Mult0|auto_generated|mac_mult5|clk ;
; 1249.888 ; 1249.888     ; 0.000          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; Mult0|auto_generated|mac_mult7|clk ;
; 1249.888 ; 1249.888     ; 0.000          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[0]|clk                         ;
; 1249.888 ; 1249.888     ; 0.000          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[1]|clk                         ;
+----------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'                                                           ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                    ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; 1249.751 ; 1249.935     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_speed[0]              ;
; 1249.751 ; 1249.935     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_speed[1]              ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]               ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]~_Duplicate_1  ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]               ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]~_Duplicate_1  ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]               ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]~_Duplicate_1  ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]               ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]~_Duplicate_1  ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]               ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]~_Duplicate_1  ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]               ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]~_Duplicate_1  ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]               ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]~_Duplicate_1  ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]               ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]~_Duplicate_1  ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[26]               ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[26]~_Duplicate_1  ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[27]               ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[27]~_Duplicate_1  ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[28]               ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[28]~_Duplicate_1  ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[29]               ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[29]~_Duplicate_1  ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[30]               ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[30]~_Duplicate_1  ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[31]               ;
; 1249.756 ; 1249.935     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[31]~_Duplicate_1  ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]~_Duplicate_1  ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]~_Duplicate_1 ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]~_Duplicate_1 ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]~_Duplicate_1 ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]~_Duplicate_1 ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]~_Duplicate_1 ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]~_Duplicate_1 ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]~_Duplicate_1 ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]~_Duplicate_1 ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]~_Duplicate_1  ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]~_Duplicate_1  ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]~_Duplicate_1  ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]~_Duplicate_1  ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]~_Duplicate_1  ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]~_Duplicate_1  ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]~_Duplicate_1  ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]~_Duplicate_1  ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]~_Duplicate_1  ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]                ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]~_Duplicate_1   ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]~_Duplicate_1  ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]~_Duplicate_1  ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]~_Duplicate_1  ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]~_Duplicate_1  ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]~_Duplicate_1  ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]~_Duplicate_1  ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]~_Duplicate_1  ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[17]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[17]~_Duplicate_1  ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[1]                ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[1]~_Duplicate_1   ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                         ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 2603.918 ; 2604.148     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2603.918 ; 2604.148     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[0]                          ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[10]                         ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[11]                         ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[12]                         ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[13]                         ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[14]                         ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[15]                         ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[1]                          ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[2]                          ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[3]                          ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[4]                          ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[5]                          ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[6]                          ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[7]                          ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[8]                          ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[9]                          ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_PTT                                                                                                                    ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_state                                                                                                                  ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[0]                                                                                                               ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[10]                                                                                                              ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[11]                                                                                                              ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[12]                                                                                                              ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[13]                                                                                                              ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[14]                                                                                                              ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[15]                                                                                                              ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[16]                                                                                                              ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[17]                                                                                                              ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[1]                                                                                                               ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[2]                                                                                                               ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[3]                                                                                                               ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[4]                                                                                                               ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[5]                                                                                                               ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[6]                                                                                                               ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[7]                                                                                                               ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[8]                                                                                                               ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[9]                                                                                                               ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|enable_hang                                                                                                                 ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0000                                                                                                             ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0100                                                                                                             ;
; 2603.949 ; 2604.179     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[10]                         ;
; 2603.949 ; 2604.179     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[11]                         ;
; 2603.949 ; 2604.179     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[12]                         ;
; 2603.949 ; 2604.179     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[13]                         ;
; 2603.949 ; 2604.179     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[14]                         ;
; 2603.949 ; 2604.179     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[15]                         ;
; 2603.949 ; 2604.179     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[7]                          ;
; 2603.949 ; 2604.179     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[8]                          ;
; 2603.949 ; 2604.179     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[9]                          ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[0]                                                                                                            ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[1]                                                                                                            ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[2]                                                                                                            ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[3]                                                                                                            ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[4]                                                                                                            ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[5]                                                                                                            ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[6]                                                                                                            ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[7]                                                                                                            ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[8]                                                                                                            ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[9]                                                                                                            ;
; 2603.950 ; 2604.166     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|char_PTT                                                                                                                    ;
; 2603.950 ; 2604.166     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0010                                                                                                             ;
; 2603.950 ; 2604.180     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[0]                          ;
; 2603.950 ; 2604.180     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[1]                          ;
; 2603.950 ; 2604.180     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[2]                          ;
; 2603.950 ; 2604.180     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[3]                          ;
; 2603.950 ; 2604.180     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[4]                          ;
; 2603.950 ; 2604.180     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[5]                          ;
; 2603.950 ; 2604.180     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[6]                          ;
; 2603.951 ; 2604.181     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ;
; 2603.952 ; 2604.182     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2603.981 ; 2604.165     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|char_PTT                                                                                                                    ;
; 2603.981 ; 2604.165     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|enable_hang                                                                                                                 ;
; 2603.981 ; 2604.165     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0000                                                                                                             ;
; 2603.981 ; 2604.165     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0010                                                                                                             ;
; 2603.981 ; 2604.165     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0100                                                                                                             ;
; 2603.981 ; 2604.165     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[0]                                                                                                            ;
; 2603.981 ; 2604.165     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[1]                                                                                                            ;
; 2603.981 ; 2604.165     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[2]                                                                                                            ;
; 2603.981 ; 2604.165     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[3]                                                                                                            ;
; 2603.981 ; 2604.165     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[4]                                                                                                            ;
; 2603.981 ; 2604.165     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[5]                                                                                                            ;
; 2603.981 ; 2604.165     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[6]                                                                                                            ;
; 2603.981 ; 2604.165     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[7]                                                                                                            ;
; 2603.981 ; 2604.165     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[8]                                                                                                            ;
; 2603.981 ; 2604.165     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[9]                                                                                                            ;
; 2603.992 ; 2604.176     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_PTT                                                                                                                    ;
; 2603.992 ; 2604.176     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_state                                                                                                                  ;
; 2603.992 ; 2604.176     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[0]                                                                                                               ;
; 2603.992 ; 2604.176     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[1]                                                                                                               ;
; 2603.992 ; 2604.176     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[2]                                                                                                               ;
; 2603.992 ; 2604.176     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[3]                                                                                                               ;
; 2603.992 ; 2604.176     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[4]                                                                                                               ;
; 2603.992 ; 2604.176     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[5]                                                                                                               ;
; 2603.992 ; 2604.176     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[6]                                                                                                               ;
; 2603.992 ; 2604.176     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[7]                                                                                                               ;
; 2603.992 ; 2604.176     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[8]                                                                                                               ;
; 2603.993 ; 2604.177     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[10]                                                                                                              ;
; 2603.993 ; 2604.177     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[11]                                                                                                              ;
; 2603.993 ; 2604.177     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[12]                                                                                                              ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                     ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                            ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; 16666.449 ; 16666.665    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[0]                                                       ;
; 16666.449 ; 16666.665    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[10]                                                      ;
; 16666.449 ; 16666.665    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[11]                                                      ;
; 16666.449 ; 16666.665    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[12]                                                      ;
; 16666.449 ; 16666.665    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[13]                                                      ;
; 16666.449 ; 16666.665    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[14]                                                      ;
; 16666.449 ; 16666.665    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[15]                                                      ;
; 16666.449 ; 16666.665    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[16]                                                      ;
; 16666.449 ; 16666.665    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[17]                                                      ;
; 16666.449 ; 16666.665    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[1]                                                       ;
; 16666.449 ; 16666.665    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[2]                                                       ;
; 16666.449 ; 16666.665    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[3]                                                       ;
; 16666.449 ; 16666.665    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[4]                                                       ;
; 16666.449 ; 16666.665    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[5]                                                       ;
; 16666.449 ; 16666.665    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[6]                                                       ;
; 16666.449 ; 16666.665    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[7]                                                       ;
; 16666.449 ; 16666.665    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[8]                                                       ;
; 16666.449 ; 16666.665    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[9]                                                       ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dash_memory                                                    ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dot_memory                                                     ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.00000                                                ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHDELAY                                            ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHHELD                                             ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTDELAY                                             ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTHELD                                              ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.LETTERSPACE                                          ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDASH                                              ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDOT                                               ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDASH                                             ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDOT                                              ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|keyer_out                                                      ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dash_memory                                                    ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[0]                                                       ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[10]                                                      ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[11]                                                      ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[12]                                                      ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[13]                                                      ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[14]                                                      ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[15]                                                      ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[16]                                                      ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[17]                                                      ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[1]                                                       ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[2]                                                       ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[3]                                                       ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[4]                                                       ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[5]                                                       ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[6]                                                       ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[7]                                                       ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[8]                                                       ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[9]                                                       ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dot_memory                                                     ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.00000                                                ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHDELAY                                            ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHHELD                                             ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTDELAY                                             ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTHELD                                              ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.LETTERSPACE                                          ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDASH                                              ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDOT                                               ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDASH                                             ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDOT                                              ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|keyer_out                                                      ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|dash_memory|clk                                                       ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[0]|clk                                                          ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[10]|clk                                                         ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[11]|clk                                                         ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[12]|clk                                                         ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[13]|clk                                                         ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[14]|clk                                                         ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[15]|clk                                                         ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[16]|clk                                                         ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[17]|clk                                                         ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[1]|clk                                                          ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[2]|clk                                                          ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[3]|clk                                                          ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[4]|clk                                                          ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[5]|clk                                                          ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[6]|clk                                                          ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[7]|clk                                                          ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[8]|clk                                                          ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[9]|clk                                                          ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|dot_memory|clk                                                        ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.00000|clk                                                   ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DASHDELAY|clk                                               ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DASHHELD|clk                                                ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DOTDELAY|clk                                                ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DOTHELD|clk                                                 ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.LETTERSPACE|clk                                             ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.PREDASH|clk                                                 ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.PREDOT|clk                                                  ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.SENDDASH|clk                                                ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.SENDDOT|clk                                                 ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|keyer_out|clk                                                         ;
; 16666.662 ; 16666.662    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 16666.662 ; 16666.662    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 16666.671 ; 16666.671    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 16666.671 ; 16666.671    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 16666.671 ; 16666.671    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[0]|clk                                                          ;
; 16666.671 ; 16666.671    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[10]|clk                                                         ;
; 16666.671 ; 16666.671    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[11]|clk                                                         ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+
; KEY_DASH         ; clk_10mhz  ; 4.209 ; 5.085 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; KEY_DOT          ; clk_10mhz  ; 3.944 ; 4.791 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ad9866_adio[*]   ; ad9866_clk ; 1.153 ; 1.958 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; 0.754 ; 1.511 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; 1.022 ; 1.811 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; 0.736 ; 1.519 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; 0.834 ; 1.597 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; 1.032 ; 1.868 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; 1.153 ; 1.958 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; 0.803 ; 1.607 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; 0.990 ; 1.830 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; 0.918 ; 1.688 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; 1.065 ; 1.841 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; 1.079 ; 1.856 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; 0.997 ; 1.803 ; Rise       ; ad9866_clk                                                  ;
; spi_ce[*]        ; spi_sck    ; 0.572 ; 1.126 ; Rise       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; 0.572 ; 1.126 ; Rise       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; 0.504 ; 1.102 ; Rise       ; spi_sck                                                     ;
; spi_mosi         ; spi_sck    ; 1.866 ; 2.722 ; Rise       ; spi_sck                                                     ;
; spi_ce[*]        ; spi_sck    ; 0.493 ; 1.310 ; Fall       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; 0.493 ; 1.310 ; Fall       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; 0.470 ; 1.244 ; Fall       ; spi_sck                                                     ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; KEY_DASH         ; clk_10mhz  ; -2.622 ; -3.487 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; KEY_DOT          ; clk_10mhz  ; -2.296 ; -3.121 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ad9866_adio[*]   ; ad9866_clk ; -0.369 ; -1.156 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; -0.480 ; -1.239 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; -0.555 ; -1.320 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; -0.450 ; -1.215 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; -0.617 ; -1.366 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; -0.749 ; -1.515 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; -0.811 ; -1.613 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; -0.566 ; -1.354 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; -0.747 ; -1.571 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; -0.369 ; -1.156 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; -0.522 ; -1.300 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; -0.610 ; -1.356 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; -0.507 ; -1.298 ; Rise       ; ad9866_clk                                                  ;
; spi_ce[*]        ; spi_sck    ; -0.223 ; -0.808 ; Rise       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; -0.223 ; -0.808 ; Rise       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; -0.224 ; -0.857 ; Rise       ; spi_sck                                                     ;
; spi_mosi         ; spi_sck    ; -1.478 ; -2.288 ; Rise       ; spi_sck                                                     ;
; spi_ce[*]        ; spi_sck    ; -0.119 ; -0.923 ; Fall       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; -0.119 ; -0.923 ; Fall       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; -0.196 ; -0.937 ; Fall       ; spi_sck                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 2.178 ; 2.811 ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 2.178 ; 2.811 ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 4.803 ; 4.665 ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 4.760 ; 4.674 ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 4.975 ; 5.060 ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 6.989 ; 7.422 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 4.855 ; 5.038 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 4.781 ; 4.959 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 4.234 ; 4.346 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 4.923 ; 5.136 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 5.389 ; 5.595 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 5.709 ; 5.975 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 4.621 ; 4.725 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 5.572 ; 5.841 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 5.050 ; 5.245 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 4.560 ; 4.658 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 6.989 ; 7.422 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 4.221 ; 4.333 ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 2.178 ; 2.811 ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 2.178 ; 2.811 ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 6.844 ; 7.333 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 2.151 ; 2.781 ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 2.151 ; 2.781 ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 4.064 ; 3.961 ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 3.946 ; 3.880 ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 4.231 ; 4.135 ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 4.131 ; 4.241 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 4.738 ; 4.917 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 4.667 ; 4.841 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 4.142 ; 4.252 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 4.804 ; 5.012 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 5.252 ; 5.453 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 5.559 ; 5.817 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 4.510 ; 4.611 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 5.427 ; 5.688 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 4.927 ; 5.117 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 4.453 ; 4.548 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 6.856 ; 7.283 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 4.131 ; 4.241 ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 2.151 ; 2.781 ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 2.151 ; 2.781 ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 6.488 ; 6.951 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; KEY_DASH   ; key_dash_rpi    ; 4.019 ;       ;       ; 4.928 ;
; KEY_DOT    ; key_dot_rpi     ; 4.129 ;       ;       ; 5.069 ;
; ptt_in     ; DEBUG_LED4      ; 6.240 ; 6.419 ; 7.240 ; 7.345 ;
; ptt_in     ; ad9866_adio[0]  ; 5.491 ; 5.115 ; 6.380 ; 6.004 ;
; ptt_in     ; ad9866_adio[1]  ; 5.388 ; 5.012 ; 6.271 ; 5.895 ;
; ptt_in     ; ad9866_adio[2]  ; 5.476 ; 5.100 ; 6.369 ; 5.993 ;
; ptt_in     ; ad9866_adio[3]  ; 5.476 ; 5.100 ; 6.369 ; 5.993 ;
; ptt_in     ; ad9866_adio[4]  ; 5.502 ; 5.126 ; 6.386 ; 6.010 ;
; ptt_in     ; ad9866_adio[5]  ; 5.502 ; 5.126 ; 6.386 ; 6.010 ;
; ptt_in     ; ad9866_adio[6]  ; 5.494 ; 5.118 ; 6.380 ; 6.004 ;
; ptt_in     ; ad9866_adio[7]  ; 5.494 ; 5.118 ; 6.380 ; 6.004 ;
; ptt_in     ; ad9866_adio[8]  ; 5.320 ; 4.944 ; 6.172 ; 5.796 ;
; ptt_in     ; ad9866_adio[9]  ; 5.320 ; 4.944 ; 6.172 ; 5.796 ;
; ptt_in     ; ad9866_adio[10] ; 5.301 ; 4.925 ; 6.167 ; 5.791 ;
; ptt_in     ; ad9866_adio[11] ; 5.327 ; 4.951 ; 6.182 ; 5.806 ;
; ptt_in     ; ad9866_rxen     ;       ; 5.954 ; 7.144 ;       ;
; ptt_in     ; ad9866_txen     ; 4.262 ;       ;       ; 5.227 ;
; ptt_in     ; ptt_out         ; 3.921 ;       ;       ; 4.741 ;
+------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; KEY_DASH   ; key_dash_rpi    ; 3.920 ;       ;       ; 4.814 ;
; KEY_DOT    ; key_dot_rpi     ; 4.025 ;       ;       ; 4.950 ;
; ptt_in     ; DEBUG_LED4      ; 6.047 ; 6.206 ; 7.017 ; 7.117 ;
; ptt_in     ; ad9866_adio[0]  ; 5.281 ; 4.920 ; 6.158 ; 5.797 ;
; ptt_in     ; ad9866_adio[1]  ; 5.181 ; 4.820 ; 6.053 ; 5.692 ;
; ptt_in     ; ad9866_adio[2]  ; 5.266 ; 4.905 ; 6.147 ; 5.786 ;
; ptt_in     ; ad9866_adio[3]  ; 5.266 ; 4.905 ; 6.147 ; 5.786 ;
; ptt_in     ; ad9866_adio[4]  ; 5.292 ; 4.931 ; 6.164 ; 5.803 ;
; ptt_in     ; ad9866_adio[5]  ; 5.292 ; 4.931 ; 6.164 ; 5.803 ;
; ptt_in     ; ad9866_adio[6]  ; 5.284 ; 4.923 ; 6.158 ; 5.797 ;
; ptt_in     ; ad9866_adio[7]  ; 5.284 ; 4.923 ; 6.158 ; 5.797 ;
; ptt_in     ; ad9866_adio[8]  ; 5.117 ; 4.756 ; 5.959 ; 5.598 ;
; ptt_in     ; ad9866_adio[9]  ; 5.117 ; 4.756 ; 5.959 ; 5.598 ;
; ptt_in     ; ad9866_adio[10] ; 5.098 ; 4.737 ; 5.954 ; 5.593 ;
; ptt_in     ; ad9866_adio[11] ; 5.123 ; 4.762 ; 5.968 ; 5.607 ;
; ptt_in     ; ad9866_rxen     ;       ; 5.845 ; 7.024 ;       ;
; ptt_in     ; ad9866_txen     ; 4.153 ;       ;       ; 5.107 ;
; ptt_in     ; ptt_out         ; 3.824 ;       ;       ; 4.634 ;
+------------+-----------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 20.725 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                               ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 20.725                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;                        ;              ;                  ; 13.173       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7] ;                        ;              ;                  ; 7.552        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 20.761                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;                        ;              ;                  ; 13.172       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5] ;                        ;              ;                  ; 7.589        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 20.841                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;                        ;              ;                  ; 13.108       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6] ;                        ;              ;                  ; 7.733        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 20.876                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;                        ;              ;                  ; 13.107       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4] ;                        ;              ;                  ; 7.769        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 20.954                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;                        ;              ;                  ; 13.110       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8] ;                        ;              ;                  ; 7.844        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 21.005                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;                        ;              ;                  ; 13.176       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9] ;                        ;              ;                  ; 7.829        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 21.038                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;                        ;              ;                  ; 13.110       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ;                        ;              ;                  ; 7.928        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 21.135                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;                        ;              ;                  ; 13.107       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2] ;                        ;              ;                  ; 8.028        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 21.188                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;                        ;              ;                  ; 13.173       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3] ;                        ;              ;                  ; 8.015        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 21.200                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;                        ;              ;                  ; 13.107       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0] ;                        ;              ;                  ; 8.093        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 21.253                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;                        ;              ;                  ; 13.174       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1] ;                        ;              ;                  ; 8.079        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 21.269                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;                        ;              ;                  ; 13.111       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[11] ;                        ;              ;                  ; 8.158        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 112.830                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.889       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 13.098       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; 7.813        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 112.971                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 13.011       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 13.098       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 13.105       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; 7.965        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 112.987                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 12.816       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 13.108       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; 8.091        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 113.031                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 13.168       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 12.860       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 13.109       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; 8.031        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 113.081                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.926       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 13.109       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; 8.081        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 113.092                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 13.099       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; 7.855        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 113.104                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; 7.799        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 113.128                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 13.099       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 13.169       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 13.096       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 13.169       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 13.102       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; 7.979        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 113.151                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 13.101       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; 7.916        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 113.215                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 13.046       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 13.109       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; 8.023        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 113.332                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 13.101       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 13.107       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; 8.075        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 113.336                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.940       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 13.096       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 13.106       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; 8.336        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 113.351                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.912       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 13.105       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; 8.439        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 113.371                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 13.053       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 13.108       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; 8.161        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 113.390                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.995       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 13.102       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 13.110       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; 8.390        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 113.469                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 13.098       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; 8.170        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 113.539                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 13.099       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; 8.221        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 113.578                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; 8.271        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 113.610                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 13.098       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 13.109       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; 8.363        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 113.670                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 13.102       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 13.099       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 13.107       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; 8.488        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                          ;
+--------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                        ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                             ; 0.211     ; 0.089  ; N/A      ; N/A     ; -2.123              ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1037.942  ; 0.185  ; N/A      ; N/A     ; 2603.860            ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33326.468 ; 0.187  ; N/A      ; N/A     ; 16666.358           ;
;  ad9866_clk                                                  ; 1.069     ; 0.130  ; N/A      ; N/A     ; -2.123              ;
;  ad9866_rxclk                                                ; N/A       ; N/A    ; N/A      ; N/A     ; -2.123              ;
;  ad9866_txclk                                                ; N/A       ; N/A    ; N/A      ; N/A     ; -2.123              ;
;  clk_10mhz                                                   ; 93.147    ; 0.186  ; N/A      ; N/A     ; 49.270              ;
;  spi_ce0                                                     ; 0.320     ; 0.114  ; N/A      ; N/A     ; 1249.102            ;
;  spi_ce1                                                     ; 2495.522  ; 0.185  ; N/A      ; N/A     ; 1249.209            ;
;  spi_sck                                                     ; 0.211     ; 0.089  ; N/A      ; N/A     ; 31.063              ;
;  spi_slave:spi_slave_rx2_inst|done                           ; 0.832     ; 0.159  ; N/A      ; N/A     ; 1249.495            ;
;  spi_slave:spi_slave_rx_inst|done                            ; 1.041     ; 0.111  ; N/A      ; N/A     ; 1249.544            ;
;  virt_ad9866_rxclk                                           ; 22.304    ; 11.392 ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS                                              ; 0.0       ; 0.0    ; 0.0      ; 0.0     ; -8.492              ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  ad9866_clk                                                  ; 0.000     ; 0.000  ; N/A      ; N/A     ; -4.246              ;
;  ad9866_rxclk                                                ; N/A       ; N/A    ; N/A      ; N/A     ; -2.123              ;
;  ad9866_txclk                                                ; N/A       ; N/A    ; N/A      ; N/A     ; -2.123              ;
;  clk_10mhz                                                   ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_ce0                                                     ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_ce1                                                     ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_sck                                                     ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_slave:spi_slave_rx2_inst|done                           ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_slave:spi_slave_rx_inst|done                            ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  virt_ad9866_rxclk                                           ; 0.000     ; 0.000  ; N/A      ; N/A     ; N/A                 ;
+--------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+
; KEY_DASH         ; clk_10mhz  ; 9.081 ; 9.473 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; KEY_DOT          ; clk_10mhz  ; 8.479 ; 8.876 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ad9866_adio[*]   ; ad9866_clk ; 2.338 ; 2.585 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; 1.565 ; 1.858 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; 2.111 ; 2.336 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; 1.560 ; 1.858 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; 1.631 ; 1.879 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; 2.231 ; 2.459 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; 2.338 ; 2.585 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; 1.558 ; 1.801 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; 2.144 ; 2.389 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; 1.846 ; 2.121 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; 2.228 ; 2.468 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; 2.292 ; 2.474 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; 2.105 ; 2.397 ; Rise       ; ad9866_clk                                                  ;
; spi_ce[*]        ; spi_sck    ; 1.099 ; 1.415 ; Rise       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; 1.099 ; 1.415 ; Rise       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; 1.061 ; 1.249 ; Rise       ; spi_sck                                                     ;
; spi_mosi         ; spi_sck    ; 4.141 ; 4.228 ; Rise       ; spi_sck                                                     ;
; spi_ce[*]        ; spi_sck    ; 2.759 ; 2.673 ; Fall       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; 2.365 ; 2.673 ; Fall       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; 2.759 ; 2.581 ; Fall       ; spi_sck                                                     ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; KEY_DASH         ; clk_10mhz  ; -2.622 ; -3.487 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; KEY_DOT          ; clk_10mhz  ; -2.296 ; -3.121 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ad9866_adio[*]   ; ad9866_clk ; -0.364 ; -0.425 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; -0.480 ; -0.634 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; -0.555 ; -0.970 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; -0.450 ; -0.719 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; -0.617 ; -0.967 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; -0.749 ; -1.332 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; -0.811 ; -1.375 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; -0.566 ; -0.838 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; -0.747 ; -1.371 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; -0.364 ; -0.425 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; -0.522 ; -0.771 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; -0.610 ; -0.955 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; -0.507 ; -0.835 ; Rise       ; ad9866_clk                                                  ;
; spi_ce[*]        ; spi_sck    ; -0.223 ; -0.440 ; Rise       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; -0.223 ; -0.454 ; Rise       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; -0.224 ; -0.440 ; Rise       ; spi_sck                                                     ;
; spi_mosi         ; spi_sck    ; -1.478 ; -2.288 ; Rise       ; spi_sck                                                     ;
; spi_ce[*]        ; spi_sck    ; -0.119 ; -0.923 ; Fall       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; -0.119 ; -0.923 ; Fall       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; -0.196 ; -0.937 ; Fall       ; spi_sck                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 4.532  ; 4.539  ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.532  ; 4.539  ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 10.244 ; 10.442 ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 10.187 ; 10.474 ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 11.022 ; 10.963 ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 12.676 ; 12.626 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 8.899  ; 8.846  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 8.915  ; 8.796  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 7.598  ; 7.583  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 9.263  ; 9.108  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 10.281 ; 10.051 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 11.066 ; 10.747 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 8.536  ; 8.437  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 10.903 ; 10.518 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 9.520  ; 9.317  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 8.413  ; 8.314  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 12.676 ; 12.626 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 7.634  ; 7.619  ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 4.532  ; 4.539  ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.532  ; 4.539  ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 12.534 ; 12.536 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 2.151 ; 2.781 ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 2.151 ; 2.781 ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 4.064 ; 3.961 ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 3.946 ; 3.880 ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 4.231 ; 4.135 ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 4.131 ; 4.241 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 4.738 ; 4.917 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 4.667 ; 4.841 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 4.142 ; 4.252 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 4.804 ; 5.012 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 5.252 ; 5.453 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 5.559 ; 5.817 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 4.510 ; 4.611 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 5.427 ; 5.688 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 4.927 ; 5.117 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 4.453 ; 4.548 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 6.856 ; 7.283 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 4.131 ; 4.241 ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 2.151 ; 2.781 ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 2.151 ; 2.781 ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 6.488 ; 6.951 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; KEY_DASH   ; key_dash_rpi    ; 8.281  ;        ;        ; 8.668  ;
; KEY_DOT    ; key_dot_rpi     ; 8.596  ;        ;        ; 8.891  ;
; ptt_in     ; DEBUG_LED4      ; 13.491 ; 13.207 ; 13.951 ; 13.510 ;
; ptt_in     ; ad9866_adio[0]  ; 9.060  ; 8.676  ; 9.402  ; 9.018  ;
; ptt_in     ; ad9866_adio[1]  ; 8.904  ; 8.520  ; 9.231  ; 8.847  ;
; ptt_in     ; ad9866_adio[2]  ; 9.059  ; 8.675  ; 9.402  ; 9.018  ;
; ptt_in     ; ad9866_adio[3]  ; 9.059  ; 8.675  ; 9.402  ; 9.018  ;
; ptt_in     ; ad9866_adio[4]  ; 9.086  ; 8.702  ; 9.404  ; 9.020  ;
; ptt_in     ; ad9866_adio[5]  ; 9.086  ; 8.702  ; 9.404  ; 9.020  ;
; ptt_in     ; ad9866_adio[6]  ; 9.080  ; 8.696  ; 9.414  ; 9.030  ;
; ptt_in     ; ad9866_adio[7]  ; 9.080  ; 8.696  ; 9.414  ; 9.030  ;
; ptt_in     ; ad9866_adio[8]  ; 8.656  ; 8.272  ; 8.998  ; 8.614  ;
; ptt_in     ; ad9866_adio[9]  ; 8.656  ; 8.272  ; 8.998  ; 8.614  ;
; ptt_in     ; ad9866_adio[10] ; 8.626  ; 8.242  ; 8.990  ; 8.606  ;
; ptt_in     ; ad9866_adio[11] ; 8.682  ; 8.298  ; 9.021  ; 8.637  ;
; ptt_in     ; ad9866_rxen     ;        ; 11.451 ; 11.983 ;        ;
; ptt_in     ; ad9866_txen     ; 8.867  ;        ;        ; 9.195  ;
; ptt_in     ; ptt_out         ; 8.276  ;        ;        ; 8.376  ;
+------------+-----------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; KEY_DASH   ; key_dash_rpi    ; 3.920 ;       ;       ; 4.814 ;
; KEY_DOT    ; key_dot_rpi     ; 4.025 ;       ;       ; 4.950 ;
; ptt_in     ; DEBUG_LED4      ; 6.047 ; 6.206 ; 7.017 ; 7.117 ;
; ptt_in     ; ad9866_adio[0]  ; 5.281 ; 4.920 ; 6.158 ; 5.797 ;
; ptt_in     ; ad9866_adio[1]  ; 5.181 ; 4.820 ; 6.053 ; 5.692 ;
; ptt_in     ; ad9866_adio[2]  ; 5.266 ; 4.905 ; 6.147 ; 5.786 ;
; ptt_in     ; ad9866_adio[3]  ; 5.266 ; 4.905 ; 6.147 ; 5.786 ;
; ptt_in     ; ad9866_adio[4]  ; 5.292 ; 4.931 ; 6.164 ; 5.803 ;
; ptt_in     ; ad9866_adio[5]  ; 5.292 ; 4.931 ; 6.164 ; 5.803 ;
; ptt_in     ; ad9866_adio[6]  ; 5.284 ; 4.923 ; 6.158 ; 5.797 ;
; ptt_in     ; ad9866_adio[7]  ; 5.284 ; 4.923 ; 6.158 ; 5.797 ;
; ptt_in     ; ad9866_adio[8]  ; 5.117 ; 4.756 ; 5.959 ; 5.598 ;
; ptt_in     ; ad9866_adio[9]  ; 5.117 ; 4.756 ; 5.959 ; 5.598 ;
; ptt_in     ; ad9866_adio[10] ; 5.098 ; 4.737 ; 5.954 ; 5.593 ;
; ptt_in     ; ad9866_adio[11] ; 5.123 ; 4.762 ; 5.968 ; 5.607 ;
; ptt_in     ; ad9866_rxen     ;       ; 5.845 ; 7.024 ;       ;
; ptt_in     ; ad9866_txen     ; 4.153 ;       ;       ; 5.107 ;
; ptt_in     ; ptt_out         ; 3.824 ;       ;       ; 4.634 ;
+------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_miso        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx1_FIFOEmpty   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx2_FIFOEmpty   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ptt_out         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------+
; Input Transition Times                                             ;
+-----------------+--------------+-----------------+-----------------+
; Pin             ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------+--------------+-----------------+-----------------+
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ptt_in          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_clk      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DOT         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DASH        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_10mhz       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_sck         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_mosi        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_sdo      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; rx1_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; rx2_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; rx1_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; rx2_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                               ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; ad9866_clk                                                  ; ad9866_clk                                                  ; 409014     ; 2          ; 12         ; 0          ;
; clk_10mhz                                                   ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866_clk                                                  ; 11840      ; 6602       ; 0          ; 0          ;
; spi_ce0                                                     ; ad9866_clk                                                  ; false path ; false path ; 0          ; 0          ;
; spi_ce1                                                     ; ad9866_clk                                                  ; false path ; false path ; 0          ; 0          ;
; spi_sck                                                     ; ad9866_clk                                                  ; 0          ; 2          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_clk                                             ; ad9866_clk                                                  ; 31         ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; clk_10mhz                                                   ; false path ; 0          ; 0          ; 0          ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; 1878       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; clk_10mhz                                                   ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 482        ; 0          ; 39         ; 552        ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 16         ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 1635       ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_ce0                                                     ; 0          ; 0          ; 0          ; 389        ;
; spi_sck                                                     ; spi_ce0                                                     ; 0          ; 0          ; 32         ; 0          ;
; spi_ce1                                                     ; spi_ce1                                                     ; 0          ; 0          ; 0          ; 165        ;
; ad9866_clk                                                  ; spi_sck                                                     ; 4          ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_sck                                                     ; 90         ; 90         ; 48         ; 96         ;
; spi_ce1                                                     ; spi_sck                                                     ; 83         ; 83         ; 48         ; 96         ;
; spi_sck                                                     ; spi_sck                                                     ; 2455       ; 0          ; 672        ; 94         ;
; spi_ce1                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; 162        ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_slave:spi_slave_rx_inst|done                            ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx_inst|done                            ; 79         ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; virt_ad9866_rxclk                                           ; 0          ; 12         ; 0          ; 0          ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; ad9866_clk                                                  ; ad9866_clk                                                  ; 409014     ; 2          ; 12         ; 0          ;
; clk_10mhz                                                   ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866_clk                                                  ; 11840      ; 6602       ; 0          ; 0          ;
; spi_ce0                                                     ; ad9866_clk                                                  ; false path ; false path ; 0          ; 0          ;
; spi_ce1                                                     ; ad9866_clk                                                  ; false path ; false path ; 0          ; 0          ;
; spi_sck                                                     ; ad9866_clk                                                  ; 0          ; 2          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_clk                                             ; ad9866_clk                                                  ; 31         ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; clk_10mhz                                                   ; false path ; 0          ; 0          ; 0          ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; 1878       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; clk_10mhz                                                   ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 482        ; 0          ; 39         ; 552        ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 16         ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 1635       ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_ce0                                                     ; 0          ; 0          ; 0          ; 389        ;
; spi_sck                                                     ; spi_ce0                                                     ; 0          ; 0          ; 32         ; 0          ;
; spi_ce1                                                     ; spi_ce1                                                     ; 0          ; 0          ; 0          ; 165        ;
; ad9866_clk                                                  ; spi_sck                                                     ; 4          ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_sck                                                     ; 90         ; 90         ; 48         ; 96         ;
; spi_ce1                                                     ; spi_sck                                                     ; 83         ; 83         ; 48         ; 96         ;
; spi_sck                                                     ; spi_sck                                                     ; 2455       ; 0          ; 672        ; 94         ;
; spi_ce1                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; 162        ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_slave:spi_slave_rx_inst|done                            ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx_inst|done                            ; 79         ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; virt_ad9866_rxclk                                           ; 0          ; 12         ; 0          ; 0          ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                             ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 29         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_ce1                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 173        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                              ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 29         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_ce1                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 173        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Nov 12 15:40:32 2017
Info: Command: quartus_sta RadioBerry -c radioberry
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_jek1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe10|dffe11a* 
Info (332104): Reading SDC File: 'radioberry.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 625 -multiply_by 12 -duty_cycle 50.00 -name {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1000 -multiply_by 3 -duty_cycle 50.00 -name {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.211
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.211               0.000 spi_sck 
    Info (332119):     0.395               0.000 spi_ce0 
    Info (332119):     0.846               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     1.041               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.069               0.000 ad9866_clk 
    Info (332119):    22.304               0.000 virt_ad9866_rxclk 
    Info (332119):    93.147               0.000 clk_10mhz 
    Info (332119):  1037.942               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  2495.522               0.000 spi_ce1 
    Info (332119): 33326.468               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.350
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.350               0.000 ad9866_clk 
    Info (332119):     0.372               0.000 spi_ce0 
    Info (332119):     0.454               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454               0.000 clk_10mhz 
    Info (332119):     0.455               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.455               0.000 spi_ce1 
    Info (332119):     0.455               0.000 spi_sck 
    Info (332119):     0.719               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.860               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):    14.658               0.000 virt_ad9866_rxclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -2.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.123              -4.246 ad9866_clk 
    Info (332119):    -2.123              -2.123 ad9866_rxclk 
    Info (332119):    -2.123              -2.123 ad9866_txclk 
    Info (332119):    31.690               0.000 spi_sck 
    Info (332119):    49.758               0.000 clk_10mhz 
    Info (332119):  1249.495               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.544               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.626               0.000 spi_ce1 
    Info (332119):  1249.704               0.000 spi_ce0 
    Info (332119):  2603.860               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16666.358               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.246 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.268
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.268               0.000 spi_sck 
    Info (332119):     0.320               0.000 spi_ce0 
    Info (332119):     0.832               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     1.043               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.384               0.000 ad9866_clk 
    Info (332119):    22.767               0.000 virt_ad9866_rxclk 
    Info (332119):    93.564               0.000 clk_10mhz 
    Info (332119):  1038.185               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  2495.745               0.000 spi_ce1 
    Info (332119): 33326.759               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.289               0.000 ad9866_clk 
    Info (332119):     0.360               0.000 spi_ce0 
    Info (332119):     0.402               0.000 clk_10mhz 
    Info (332119):     0.402               0.000 spi_sck 
    Info (332119):     0.403               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.405               0.000 spi_ce1 
    Info (332119):     0.713               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.886               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):    14.263               0.000 virt_ad9866_rxclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -2.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.123              -4.246 ad9866_clk 
    Info (332119):    -2.123              -2.123 ad9866_rxclk 
    Info (332119):    -2.123              -2.123 ad9866_txclk 
    Info (332119):    31.618               0.000 spi_sck 
    Info (332119):    49.753               0.000 clk_10mhz 
    Info (332119):  1249.523               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.582               0.000 spi_ce0 
    Info (332119):  1249.583               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.625               0.000 spi_ce1 
    Info (332119):  2603.862               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16666.360               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.768 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.844
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.844               0.000 spi_sck 
    Info (332119):     1.687               0.000 ad9866_clk 
    Info (332119):     1.883               0.000 spi_ce0 
    Info (332119):     2.820               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     2.828               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    27.558               0.000 virt_ad9866_rxclk 
    Info (332119):    97.042               0.000 clk_10mhz 
    Info (332119):  1040.025               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  2497.986               0.000 spi_ce1 
    Info (332119): 33330.423               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.089
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.089               0.000 spi_sck 
    Info (332119):     0.111               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.114               0.000 spi_ce0 
    Info (332119):     0.130               0.000 ad9866_clk 
    Info (332119):     0.159               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.185               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.185               0.000 spi_ce1 
    Info (332119):     0.186               0.000 clk_10mhz 
    Info (332119):     0.187               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    11.392               0.000 virt_ad9866_rxclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.106               0.000 ad9866_clk 
    Info (332119):     3.106               0.000 ad9866_rxclk 
    Info (332119):     3.106               0.000 ad9866_txclk 
    Info (332119):    31.063               0.000 spi_sck 
    Info (332119):    49.270               0.000 clk_10mhz 
    Info (332119):  1249.102               0.000 spi_ce0 
    Info (332119):  1249.209               0.000 spi_ce1 
    Info (332119):  1249.689               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.751               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  2603.918               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16666.449               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 20.725 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 717 megabytes
    Info: Processing ended: Sun Nov 12 15:40:55 2017
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:23


