verilog xil_defaultlib --include "../../../../pmodCAN.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../pmodCAN.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../pmodCAN.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../pmodCAN.srcs/sources_1/bd/design_1/ip/design_1_PmodCAN_0_2/src/PmodCAN_pmod_bridge_0_0/src/pmod_concat.v" \
"../../../bd/design_1/ip/design_1_PmodCAN_0_2/src/PmodCAN_pmod_bridge_0_0/sim/PmodCAN_pmod_bridge_0_0.v" \
"../../../../pmodCAN.srcs/sources_1/bd/design_1/ipshared/c24b/src/PmodCAN.v" \
"../../../bd/design_1/ip/design_1_PmodCAN_0_2/sim/design_1_PmodCAN_0_2.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_1/sim/design_1_xlconcat_0_1.v" \
"../../../bd/design_1/ip/design_1_xbar_2/sim/design_1_xbar_2.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
