// Seed: 253273135
program module_0 #(
    parameter id_18 = 32'd49
) (
    input wor id_0,
    input uwire id_1,
    input wor id_2,
    output tri0 id_3,
    input tri id_4,
    input uwire id_5
    , id_13,
    input supply0 id_6,
    input supply0 id_7,
    input wire id_8,
    input supply0 id_9,
    input wor id_10,
    input supply1 id_11
);
  parameter id_14 = -1 !=? 1 - 1;
  assign module_1.id_15 = 0;
  logic id_15;
  ;
  supply0 id_16 = -1;
  assign id_3 = -1'b0;
  tri id_17 = "" == 1;
  assign id_3 = -1 && -1'd0;
  wire _id_18;
  assign id_13[id_18<-1'b0] = {id_9, id_13};
endprogram
module module_1 #(
    parameter id_0  = 32'd83,
    parameter id_15 = 32'd18,
    parameter id_9  = 32'd59
) (
    input tri _id_0,
    output supply1 id_1,
    input tri id_2,
    output tri0 id_3,
    output wire id_4,
    output uwire id_5,
    output wor id_6,
    input tri0 id_7,
    input supply0 id_8,
    input wor _id_9,
    input supply1 id_10,
    output uwire id_11
    , id_13
);
  tri1 [id_9 : -1 'b0] id_14 = id_7, _id_15 = id_7;
  nand primCall (id_1, id_10, id_8, id_16, id_14, id_7, id_2, id_13);
  tri [id_0 : id_15] id_16 = -1;
  assign id_14 = 1 ? id_15 : -1'b0;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_7,
      id_4,
      id_7,
      id_8,
      id_8,
      id_8,
      id_2,
      id_7,
      id_10,
      id_10
  );
endmodule
