// Seed: 4075062069
`define pp_28 0
`define pp_29 0
`define pp_30 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  inout id_2;
  inout id_1;
  generate
    if (id_1 && 1) begin
      defparam id_4.id_5 = id_2;
      type_12 id_6 (
          .id_0 (id_5),
          .id_1 (1 == 1 - 1),
          .id_2 (id_1),
          .id_3 (1),
          .id_4 (1),
          .id_5 (1),
          .id_6 (id_4),
          .id_7 (id_4),
          .id_8 (id_2),
          .id_9 ((id_3)),
          .id_10(""),
          .id_11(""),
          .id_12(id_1),
          .id_13(1),
          .id_14(1),
          .id_15(1 * 1),
          .id_16(),
          .id_17(1)
      );
    end else if (id_2 && 1)
      if (1)
        if (1'h0 && id_3) begin
          assign id_1 = 1 ? id_2 : 1'h0;
        end else begin
          logic id_7 = 1;
        end
      else begin
        assign id_4 = 1;
        defparam id_8.id_9 = id_9;
        assign id_9 = 1'h0;
      end
    else begin
      genvar id_10;
      logic id_11;
    end
  endgenerate
endmodule
`define pp_31 0
`define pp_32 0
`define pp_33 0
`define pp_34 0
`define pp_35 0
`define pp_36 0
module module_1 (
    input id_0,
    input id_1,
    output id_2,
    input id_3,
    input id_4,
    input logic id_5,
    output id_6,
    output logic id_7,
    output logic id_8,
    input id_9,
    input logic id_10,
    input id_11,
    input tri1 id_12,
    input logic id_13,
    output logic id_14,
    output logic id_15,
    output id_16,
    input id_17,
    output logic id_18,
    input logic id_19,
    output id_20,
    input id_21,
    input id_22,
    output id_23,
    input id_24,
    input logic id_25,
    input logic id_26,
    output logic id_27
);
  initial id_16 = id_12[1];
endmodule
`define pp_37 0
`define pp_38 0
`define pp_39 0
`define pp_40 0
`define pp_41 0
`define pp_42 0
`define pp_43 0
`resetall
`define pp_44 0
`default_nettype wire
