#ifndef TargetRegisterVolatile
#define TargetRegisterVolatile(x)
#endif

#ifndef FirstIntReg
#define FirstIntReg(num)
#endif
#ifndef TargetIntegralRegister
#define TargetIntegralRegister(x, y, z)
#endif
#ifndef LastIntReg
#define LastIntReg(num)
#endif

#ifndef FirstVFPReg
#define FirstVFPReg(num)
#endif
#ifndef TargetFloatRegister
#define TargetFloatRegister(x, y, z)
#endif
#ifndef LastVFPReg
#define LastVFPReg(num)
#endif

#ifndef FirstStatusReg
#define FirstStatusReg(num)
#endif
#ifndef TargetStatusRegister
#define TargetStatusRegister(x, y, z)
#endif
#ifndef LastStatusReg
#define LastStatusReg(num)
#endif

#ifndef FirstVirtualReg
#define FirstVirtualReg(num)
#endif

// define volatile attribute of registers.
TargetRegisterVolatile(Volatile)
TargetRegisterVolatile(NonVolatile)

// 15 integral registers
FirstIntReg(0)
TargetIntegralRegister(r0, Volatile,        0)
TargetIntegralRegister(r1, Volatile,        1)
TargetIntegralRegister(r2, Volatile,        2)
TargetIntegralRegister(r3, Volatile,        3)
TargetIntegralRegister(r4, NonVolatile,     4)
TargetIntegralRegister(r5, NonVolatile,     5)
TargetIntegralRegister(r6, NonVolatile,     6)
TargetIntegralRegister(r7, NonVolatile,     7)
TargetIntegralRegister(r8, NonVolatile,     8)
TargetIntegralRegister(r9, NonVolatile,     9)
TargetIntegralRegister(r10, NonVolatile,    10)
TargetIntegralRegister(fp, NonVolatile,     11) // r11
TargetIntegralRegister(ip, Volatile,        12) // r12
TargetIntegralRegister(sp, NonVolatile,     13) // r13
TargetIntegralRegister(lr, NonVolatile,     14) // r14
TargetIntegralRegister(pc, NonVolatile,     15) // r15
LastIntReg(15)

// 32 32-bit single precision floating-point register
FirstVFPReg(16)
TargetFloatRegister(s0, Volatile,   16)
TargetFloatRegister(s1, Volatile,   17)
TargetFloatRegister(s2, Volatile,   18)
TargetFloatRegister(s3, Volatile,   19)
TargetFloatRegister(s4, Volatile,   20)
TargetFloatRegister(s5, Volatile,   21)
TargetFloatRegister(s6, Volatile,   22)
TargetFloatRegister(s7, Volatile,   23)
TargetFloatRegister(s8, Volatile,   24)
TargetFloatRegister(s9, Volatile,   25)
TargetFloatRegister(s10, Volatile,  26)
TargetFloatRegister(s11, Volatile,  27)
TargetFloatRegister(s12, Volatile,  28)
TargetFloatRegister(s13, Volatile,  29)
TargetFloatRegister(s14, Volatile,  30)
TargetFloatRegister(s15, Volatile,  31)

TargetFloatRegister(s16, NonVolatile,   32)
TargetFloatRegister(s17, NonVolatile,   33)
TargetFloatRegister(s18, NonVolatile,   34)
TargetFloatRegister(s19, NonVolatile,   35)
TargetFloatRegister(s20, NonVolatile,   36)
TargetFloatRegister(s21, NonVolatile,   37)
TargetFloatRegister(s22, NonVolatile,   38)
TargetFloatRegister(s23, NonVolatile,   39)
TargetFloatRegister(s24, NonVolatile,   40)
TargetFloatRegister(s25, NonVolatile,   41)
TargetFloatRegister(s26, NonVolatile,   42)
TargetFloatRegister(s27, NonVolatile,   43)
TargetFloatRegister(s28, NonVolatile,   44)
TargetFloatRegister(s29, NonVolatile,   45)
TargetFloatRegister(s30, NonVolatile,   46)
TargetFloatRegister(s31, NonVolatile,   47)
LastVFPReg(47)

FirstStatusReg(48)
TargetStatusRegister(cspr, Volatile, 48)
LastStatusReg(48)

FirstVirtualReg(49)

#undef FirstIntReg
#undef LastIntReg
#undef FirstVFPReg
#undef LastVFPReg
#undef FirstStatusReg
#undef LastStatusReg
#undef FirstVirtualReg
#undef TargetRegisterVolatile
#undef TargetIntegralRegister
#undef TargetFloatRegister
#undef TargetStatusRegister