# FPGA basics

## Project Aims

- [X] UART basic data send
- [X] Block memory as ROM
- [X] read ROM and send on UART
- [ ] UART "echo server"
- [ ] UART "echo server" + ROM
- [ ] basic riscv core
- [ ] run binaries on core
- [ ] UART calculator
- [ ] memory mapped i/o
- [ ] ...
- [ ] pipelining
