|TSL2561_test
rst => seven_seg_display:U0.rst
rst => TSL2561:U1.nrst
clk => seven_seg_display:U0.ck0
clk => TSL2561:U1.clk_50M
ssd[0] << seven_seg_display:U0.ssd[0]
ssd[1] << seven_seg_display:U0.ssd[1]
ssd[2] << seven_seg_display:U0.ssd[2]
ssd[3] << seven_seg_display:U0.ssd[3]
ssd[4] << seven_seg_display:U0.ssd[4]
ssd[5] << seven_seg_display:U0.ssd[5]
ssd[6] << seven_seg_display:U0.ssd[6]
digit[0] << seven_seg_display:U0.digit[0]
digit[1] << seven_seg_display:U0.digit[1]
digit[2] << seven_seg_display:U0.digit[2]
digit[3] << seven_seg_display:U0.digit[3]
TSLSDA <> TSL2561:U1.sda
TSLSCL <> TSL2561:U1.scl
LED[0] << TSL2561:U1.TSL2561_data[0]
LED[1] << TSL2561:U1.TSL2561_data[1]
LED[2] << TSL2561:U1.TSL2561_data[2]
LED[3] << TSL2561:U1.TSL2561_data[3]
LED[4] << TSL2561:U1.TSL2561_data[4]
LED[5] << TSL2561:U1.TSL2561_data[5]
LED[6] << TSL2561:U1.TSL2561_data[6]
LED[7] << TSL2561:U1.TSL2561_data[7]
LED[8] << TSL2561:U1.TSL2561_data[8]
LED[9] << TSL2561:U1.TSL2561_data[9]
LED[10] << TSL2561:U1.TSL2561_data[10]
LED[11] << TSL2561:U1.TSL2561_data[11]
LED[12] << TSL2561:U1.TSL2561_data[12]
LED[13] << TSL2561:U1.TSL2561_data[13]
LED[14] << TSL2561:U1.TSL2561_data[14]
LED[15] << TSL2561:U1.TSL2561_data[15]


|TSL2561_test|seven_seg_display:U0
rst => digit[0]~reg0.ACLR
rst => digit[1]~reg0.PRESET
rst => digit[2]~reg0.PRESET
rst => digit[3]~reg0.PRESET
rst => \display:i[0].ACLR
rst => \display:i[1].ACLR
rst => number[9][1].LATCH_ENABLE
rst => number[9][2].LATCH_ENABLE
rst => number[9][3].LATCH_ENABLE
rst => number[9][4].LATCH_ENABLE
rst => number[9][5].LATCH_ENABLE
rst => number[9][6].LATCH_ENABLE
rst => number[9][7].LATCH_ENABLE
rst => number[8][1].LATCH_ENABLE
rst => number[8][2].LATCH_ENABLE
rst => number[8][3].LATCH_ENABLE
rst => number[8][4].LATCH_ENABLE
rst => number[8][5].LATCH_ENABLE
rst => number[8][6].LATCH_ENABLE
rst => number[8][7].LATCH_ENABLE
rst => number[7][1].LATCH_ENABLE
rst => number[7][2].LATCH_ENABLE
rst => number[7][3].LATCH_ENABLE
rst => number[7][4].LATCH_ENABLE
rst => number[7][5].LATCH_ENABLE
rst => number[7][6].LATCH_ENABLE
rst => number[7][7].LATCH_ENABLE
rst => number[6][1].LATCH_ENABLE
rst => number[6][2].LATCH_ENABLE
rst => number[6][3].LATCH_ENABLE
rst => number[6][4].LATCH_ENABLE
rst => number[6][5].LATCH_ENABLE
rst => number[6][6].LATCH_ENABLE
rst => number[6][7].LATCH_ENABLE
rst => number[5][1].LATCH_ENABLE
rst => number[5][2].LATCH_ENABLE
rst => number[5][3].LATCH_ENABLE
rst => number[5][4].LATCH_ENABLE
rst => number[5][5].LATCH_ENABLE
rst => number[5][6].LATCH_ENABLE
rst => number[5][7].LATCH_ENABLE
rst => number[4][1].LATCH_ENABLE
rst => number[4][2].LATCH_ENABLE
rst => number[4][3].LATCH_ENABLE
rst => number[4][4].LATCH_ENABLE
rst => number[4][5].LATCH_ENABLE
rst => number[4][6].LATCH_ENABLE
rst => number[4][7].LATCH_ENABLE
rst => number[3][1].LATCH_ENABLE
rst => number[3][2].LATCH_ENABLE
rst => number[3][3].LATCH_ENABLE
rst => number[3][4].LATCH_ENABLE
rst => number[3][5].LATCH_ENABLE
rst => number[3][6].LATCH_ENABLE
rst => number[3][7].LATCH_ENABLE
rst => number[2][1].LATCH_ENABLE
rst => number[2][2].LATCH_ENABLE
rst => number[2][3].LATCH_ENABLE
rst => number[2][4].LATCH_ENABLE
rst => number[2][5].LATCH_ENABLE
rst => number[2][6].LATCH_ENABLE
rst => number[2][7].LATCH_ENABLE
rst => number[1][1].LATCH_ENABLE
rst => number[1][2].LATCH_ENABLE
rst => number[1][3].LATCH_ENABLE
rst => number[1][4].LATCH_ENABLE
rst => number[1][5].LATCH_ENABLE
rst => number[1][6].LATCH_ENABLE
rst => number[1][7].LATCH_ENABLE
rst => number[0][1].LATCH_ENABLE
rst => number[0][2].LATCH_ENABLE
rst => number[0][3].LATCH_ENABLE
rst => number[0][4].LATCH_ENABLE
rst => number[0][5].LATCH_ENABLE
rst => number[0][6].LATCH_ENABLE
rst => number[0][7].LATCH_ENABLE
rst => ssd[0]~reg0.ENA
rst => ssd[6]~reg0.ENA
rst => ssd[5]~reg0.ENA
rst => ssd[4]~reg0.ENA
rst => ssd[3]~reg0.ENA
rst => ssd[2]~reg0.ENA
rst => ssd[1]~reg0.ENA
ck0 => FD[0].CLK
ck0 => FD[1].CLK
ck0 => FD[2].CLK
ck0 => FD[3].CLK
ck0 => FD[4].CLK
ck0 => FD[5].CLK
ck0 => FD[6].CLK
ck0 => FD[7].CLK
ck0 => FD[8].CLK
ck0 => FD[9].CLK
ck0 => FD[10].CLK
ck0 => FD[11].CLK
ck0 => FD[12].CLK
ck0 => FD[13].CLK
ck0 => FD[14].CLK
ck0 => FD[15].CLK
ck0 => FD[16].CLK
ck0 => FD[17].CLK
ck0 => FD[18].CLK
ck0 => FD[19].CLK
ck0 => FD[20].CLK
ck0 => FD[21].CLK
ck0 => FD[22].CLK
ck0 => FD[23].CLK
ck0 => FD[24].CLK
ck0 => FD[25].CLK
ck0 => FD[26].CLK
ck0 => FD[27].CLK
ck0 => FD[28].CLK
ck0 => FD[29].CLK
ck0 => FD[30].CLK
ck0 => FD[31].CLK
ck0 => FD[32].CLK
ck0 => FD[33].CLK
ck0 => FD[34].CLK
ck0 => FD[35].CLK
ck0 => FD[36].CLK
ck0 => FD[37].CLK
ck0 => FD[38].CLK
ck0 => FD[39].CLK
ck0 => FD[40].CLK
ck0 => FD[41].CLK
ck0 => FD[42].CLK
ck0 => FD[43].CLK
ck0 => FD[44].CLK
ck0 => FD[45].CLK
ck0 => FD[46].CLK
ck0 => FD[47].CLK
ck0 => FD[48].CLK
ck0 => FD[49].CLK
ck0 => FD[50].CLK
digit[0] <= digit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit[1] <= digit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit[2] <= digit[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit[3] <= digit[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ssd[0] <= ssd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ssd[1] <= ssd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ssd[2] <= ssd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ssd[3] <= ssd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ssd[4] <= ssd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ssd[5] <= ssd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ssd[6] <= ssd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N1[0] => Mux3.IN0
N1[1] => Mux2.IN0
N1[2] => Mux1.IN0
N1[3] => Mux0.IN0
N2[0] => Mux3.IN1
N2[1] => Mux2.IN1
N2[2] => Mux1.IN1
N2[3] => Mux0.IN1
N3[0] => Mux3.IN2
N3[1] => Mux2.IN2
N3[2] => Mux1.IN2
N3[3] => Mux0.IN2
N4[0] => Mux3.IN3
N4[1] => Mux2.IN3
N4[2] => Mux1.IN3
N4[3] => Mux0.IN3
cathed => number[9][3].DATAIN
cathed => number[9][4].DATAIN
cathed => number[7][1].DATAIN
cathed => number[7][2].DATAIN
cathed => number[7][3].DATAIN
cathed => number[7][4].DATAIN
cathed => number[6][6].DATAIN
cathed => number[6][7].DATAIN
cathed => number[5][3].DATAIN
cathed => number[5][6].DATAIN
cathed => number[4][3].DATAIN
cathed => number[4][4].DATAIN
cathed => number[4][7].DATAIN
cathed => number[3][2].DATAIN
cathed => number[3][3].DATAIN
cathed => number[2][2].DATAIN
cathed => number[2][5].DATAIN
cathed => number[1][1].DATAIN
cathed => number[1][2].DATAIN
cathed => number[1][3].DATAIN
cathed => number[1][4].DATAIN
cathed => number[1][7].DATAIN
cathed => number[0][1].DATAIN
cathed => number[9][1].DATAIN
cathed => number[9][2].DATAIN
cathed => number[9][5].DATAIN
cathed => number[9][6].DATAIN
cathed => number[9][7].DATAIN
cathed => number[8][1].DATAIN
cathed => number[8][2].DATAIN
cathed => number[8][3].DATAIN
cathed => number[8][4].DATAIN
cathed => number[8][5].DATAIN
cathed => number[8][6].DATAIN
cathed => number[8][7].DATAIN
cathed => number[7][5].DATAIN
cathed => number[7][6].DATAIN
cathed => number[7][7].DATAIN
cathed => number[6][1].DATAIN
cathed => number[6][2].DATAIN
cathed => number[6][3].DATAIN
cathed => number[6][4].DATAIN
cathed => number[6][5].DATAIN
cathed => number[5][1].DATAIN
cathed => number[5][2].DATAIN
cathed => number[5][4].DATAIN
cathed => number[5][5].DATAIN
cathed => number[5][7].DATAIN
cathed => number[4][1].DATAIN
cathed => number[4][2].DATAIN
cathed => number[4][5].DATAIN
cathed => number[4][6].DATAIN
cathed => number[3][1].DATAIN
cathed => number[3][4].DATAIN
cathed => number[3][5].DATAIN
cathed => number[3][6].DATAIN
cathed => number[3][7].DATAIN
cathed => number[2][1].DATAIN
cathed => number[2][3].DATAIN
cathed => number[2][4].DATAIN
cathed => number[2][6].DATAIN
cathed => number[2][7].DATAIN
cathed => number[1][5].DATAIN
cathed => number[1][6].DATAIN
cathed => number[0][2].DATAIN
cathed => number[0][3].DATAIN
cathed => number[0][4].DATAIN
cathed => number[0][5].DATAIN
cathed => number[0][6].DATAIN
cathed => number[0][7].DATAIN


|TSL2561_test|TSL2561:U1
clk_50M => i2c_master:u0.clk
clk_50M => TSL2561_data[0]~reg0.CLK
clk_50M => TSL2561_data[1]~reg0.CLK
clk_50M => TSL2561_data[2]~reg0.CLK
clk_50M => TSL2561_data[3]~reg0.CLK
clk_50M => TSL2561_data[4]~reg0.CLK
clk_50M => TSL2561_data[5]~reg0.CLK
clk_50M => TSL2561_data[6]~reg0.CLK
clk_50M => TSL2561_data[7]~reg0.CLK
clk_50M => TSL2561_data[8]~reg0.CLK
clk_50M => TSL2561_data[9]~reg0.CLK
clk_50M => TSL2561_data[10]~reg0.CLK
clk_50M => TSL2561_data[11]~reg0.CLK
clk_50M => TSL2561_data[12]~reg0.CLK
clk_50M => TSL2561_data[13]~reg0.CLK
clk_50M => TSL2561_data[14]~reg0.CLK
clk_50M => TSL2561_data[15]~reg0.CLK
clk_50M => TSL2561_data[16]~reg0.CLK
clk_50M => TSL2561_data[17]~reg0.CLK
clk_50M => TSL2561_data[18]~reg0.CLK
clk_50M => TSL2561_data[19]~reg0.CLK
clk_50M => lx5[0].CLK
clk_50M => lx5[1].CLK
clk_50M => lx5[2].CLK
clk_50M => lx5[3].CLK
clk_50M => lx4[0].CLK
clk_50M => lx4[1].CLK
clk_50M => lx4[2].CLK
clk_50M => lx4[3].CLK
clk_50M => lx3[0].CLK
clk_50M => lx3[1].CLK
clk_50M => lx3[2].CLK
clk_50M => lx3[3].CLK
clk_50M => lx2[0].CLK
clk_50M => lx2[1].CLK
clk_50M => lx2[2].CLK
clk_50M => lx2[3].CLK
clk_50M => lx1[0].CLK
clk_50M => lx1[1].CLK
clk_50M => lx1[2].CLK
clk_50M => lx1[3].CLK
clk_50M => TSL2561_int[0].CLK
clk_50M => TSL2561_int[1].CLK
clk_50M => TSL2561_int[2].CLK
clk_50M => TSL2561_int[3].CLK
clk_50M => TSL2561_int[4].CLK
clk_50M => TSL2561_int[5].CLK
clk_50M => TSL2561_int[6].CLK
clk_50M => TSL2561_int[7].CLK
clk_50M => TSL2561_int[8].CLK
clk_50M => TSL2561_int[9].CLK
clk_50M => TSL2561_int[10].CLK
clk_50M => TSL2561_int[11].CLK
clk_50M => TSL2561_int[12].CLK
clk_50M => TSL2561_int[13].CLK
clk_50M => data0[1].CLK
clk_50M => data0[2].CLK
clk_50M => data0[3].CLK
clk_50M => data0[4].CLK
clk_50M => data0[5].CLK
clk_50M => data0[6].CLK
clk_50M => data0[7].CLK
clk_50M => data0[8].CLK
clk_50M => data0[9].CLK
clk_50M => data0[10].CLK
clk_50M => data0[11].CLK
clk_50M => data0[12].CLK
clk_50M => data0[13].CLK
clk_50M => data0[14].CLK
clk_50M => data0[15].CLK
clk_50M => rw.CLK
clk_50M => data_wr[0].CLK
clk_50M => data_wr[1].CLK
clk_50M => data_wr[2].CLK
clk_50M => data_wr[3].CLK
clk_50M => data_wr[4].CLK
clk_50M => data_wr[5].CLK
clk_50M => data_wr[6].CLK
clk_50M => data_wr[7].CLK
clk_50M => addr[0].CLK
clk_50M => addr[1].CLK
clk_50M => addr[2].CLK
clk_50M => addr[3].CLK
clk_50M => addr[4].CLK
clk_50M => addr[5].CLK
clk_50M => addr[6].CLK
clk_50M => ena.CLK
clk_50M => cnt_delay[0].CLK
clk_50M => cnt_delay[1].CLK
clk_50M => cnt_delay[2].CLK
clk_50M => cnt_delay[3].CLK
clk_50M => cnt_delay[4].CLK
clk_50M => cnt_delay[5].CLK
clk_50M => cnt_delay[6].CLK
clk_50M => cnt_delay[7].CLK
clk_50M => cnt_delay[8].CLK
clk_50M => cnt_delay[9].CLK
clk_50M => cnt_delay[10].CLK
clk_50M => cnt_delay[11].CLK
clk_50M => cnt_delay[12].CLK
clk_50M => cnt_delay[13].CLK
clk_50M => cnt_delay[14].CLK
clk_50M => cnt_delay[15].CLK
clk_50M => cnt_delay[16].CLK
clk_50M => cnt_delay[17].CLK
clk_50M => cnt_delay[18].CLK
clk_50M => cnt_delay[19].CLK
clk_50M => cnt_delay[20].CLK
clk_50M => cnt_delay[21].CLK
clk_50M => cnt_delay[22].CLK
clk_50M => cnt_delay[23].CLK
clk_50M => cnt_delay[24].CLK
clk_50M => cnt_delay[25].CLK
clk_50M => IICState~18.DATAIN
nrst => i2c_master:u0.reset_n
nrst => ena.OUTPUTSELECT
nrst => IICState.OUTPUTSELECT
nrst => IICState.OUTPUTSELECT
nrst => IICState.OUTPUTSELECT
nrst => IICState.OUTPUTSELECT
nrst => IICState.OUTPUTSELECT
nrst => IICState.OUTPUTSELECT
nrst => IICState.OUTPUTSELECT
nrst => IICState.OUTPUTSELECT
nrst => IICState.OUTPUTSELECT
nrst => IICState.OUTPUTSELECT
nrst => IICState.OUTPUTSELECT
nrst => IICState.OUTPUTSELECT
nrst => IICState.OUTPUTSELECT
nrst => IICState.OUTPUTSELECT
nrst => IICState.OUTPUTSELECT
nrst => IICState.OUTPUTSELECT
nrst => IICState.OUTPUTSELECT
nrst => lx3[2].ENA
nrst => lx3[1].ENA
nrst => lx3[0].ENA
nrst => lx4[3].ENA
nrst => lx4[2].ENA
nrst => lx4[1].ENA
nrst => lx4[0].ENA
nrst => lx5[3].ENA
nrst => lx5[2].ENA
nrst => lx5[1].ENA
nrst => lx5[0].ENA
nrst => TSL2561_data[19]~reg0.ENA
nrst => TSL2561_data[18]~reg0.ENA
nrst => TSL2561_data[17]~reg0.ENA
nrst => TSL2561_data[16]~reg0.ENA
nrst => TSL2561_data[15]~reg0.ENA
nrst => TSL2561_data[14]~reg0.ENA
nrst => TSL2561_data[13]~reg0.ENA
nrst => TSL2561_data[12]~reg0.ENA
nrst => TSL2561_data[11]~reg0.ENA
nrst => TSL2561_data[10]~reg0.ENA
nrst => TSL2561_data[9]~reg0.ENA
nrst => TSL2561_data[8]~reg0.ENA
nrst => TSL2561_data[7]~reg0.ENA
nrst => TSL2561_data[6]~reg0.ENA
nrst => TSL2561_data[5]~reg0.ENA
nrst => TSL2561_data[4]~reg0.ENA
nrst => TSL2561_data[3]~reg0.ENA
nrst => TSL2561_data[2]~reg0.ENA
nrst => TSL2561_data[1]~reg0.ENA
nrst => TSL2561_data[0]~reg0.ENA
nrst => lx3[3].ENA
nrst => lx2[0].ENA
nrst => lx2[1].ENA
nrst => lx2[2].ENA
nrst => lx2[3].ENA
nrst => lx1[0].ENA
nrst => lx1[1].ENA
nrst => lx1[2].ENA
nrst => lx1[3].ENA
nrst => TSL2561_int[0].ENA
nrst => TSL2561_int[1].ENA
nrst => TSL2561_int[2].ENA
nrst => TSL2561_int[3].ENA
nrst => TSL2561_int[4].ENA
nrst => TSL2561_int[5].ENA
nrst => TSL2561_int[6].ENA
nrst => TSL2561_int[7].ENA
nrst => TSL2561_int[8].ENA
nrst => TSL2561_int[9].ENA
nrst => TSL2561_int[10].ENA
nrst => TSL2561_int[11].ENA
nrst => TSL2561_int[12].ENA
nrst => TSL2561_int[13].ENA
nrst => data0[1].ENA
nrst => data0[2].ENA
nrst => data0[3].ENA
nrst => data0[4].ENA
nrst => data0[5].ENA
nrst => data0[6].ENA
nrst => data0[7].ENA
nrst => data0[8].ENA
nrst => data0[9].ENA
nrst => data0[10].ENA
nrst => data0[11].ENA
nrst => data0[12].ENA
nrst => data0[13].ENA
nrst => data0[14].ENA
nrst => data0[15].ENA
nrst => rw.ENA
nrst => data_wr[0].ENA
nrst => data_wr[1].ENA
nrst => data_wr[2].ENA
nrst => data_wr[3].ENA
nrst => data_wr[4].ENA
nrst => data_wr[5].ENA
nrst => data_wr[6].ENA
nrst => data_wr[7].ENA
nrst => addr[0].ENA
nrst => addr[1].ENA
nrst => addr[2].ENA
nrst => addr[3].ENA
nrst => addr[4].ENA
nrst => addr[5].ENA
nrst => addr[6].ENA
nrst => cnt_delay[0].ENA
nrst => cnt_delay[1].ENA
nrst => cnt_delay[2].ENA
nrst => cnt_delay[3].ENA
nrst => cnt_delay[4].ENA
nrst => cnt_delay[5].ENA
nrst => cnt_delay[6].ENA
nrst => cnt_delay[7].ENA
nrst => cnt_delay[8].ENA
nrst => cnt_delay[9].ENA
nrst => cnt_delay[10].ENA
nrst => cnt_delay[11].ENA
nrst => cnt_delay[12].ENA
nrst => cnt_delay[13].ENA
nrst => cnt_delay[14].ENA
nrst => cnt_delay[15].ENA
nrst => cnt_delay[16].ENA
nrst => cnt_delay[17].ENA
nrst => cnt_delay[18].ENA
nrst => cnt_delay[19].ENA
nrst => cnt_delay[20].ENA
nrst => cnt_delay[21].ENA
nrst => cnt_delay[22].ENA
nrst => cnt_delay[23].ENA
nrst => cnt_delay[24].ENA
nrst => cnt_delay[25].ENA
sda <> i2c_master:u0.sda
scl <> i2c_master:u0.scl
TSL2561_data[0] <= TSL2561_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TSL2561_data[1] <= TSL2561_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TSL2561_data[2] <= TSL2561_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TSL2561_data[3] <= TSL2561_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TSL2561_data[4] <= TSL2561_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TSL2561_data[5] <= TSL2561_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TSL2561_data[6] <= TSL2561_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TSL2561_data[7] <= TSL2561_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TSL2561_data[8] <= TSL2561_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TSL2561_data[9] <= TSL2561_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TSL2561_data[10] <= TSL2561_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TSL2561_data[11] <= TSL2561_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TSL2561_data[12] <= TSL2561_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TSL2561_data[13] <= TSL2561_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TSL2561_data[14] <= TSL2561_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TSL2561_data[15] <= TSL2561_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TSL2561_data[16] <= TSL2561_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TSL2561_data[17] <= TSL2561_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TSL2561_data[18] <= TSL2561_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TSL2561_data[19] <= TSL2561_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TSL2561_test|TSL2561:U1|i2c_master:u0
clk => data_rx[0].CLK
clk => data_rx[1].CLK
clk => data_rx[2].CLK
clk => data_rx[3].CLK
clk => data_rx[4].CLK
clk => data_rx[5].CLK
clk => data_rx[6].CLK
clk => data_rx[7].CLK
clk => data_tx[0].CLK
clk => data_tx[1].CLK
clk => data_tx[2].CLK
clk => data_tx[3].CLK
clk => data_tx[4].CLK
clk => data_tx[5].CLK
clk => data_tx[6].CLK
clk => data_tx[7].CLK
clk => addr_rw[0].CLK
clk => addr_rw[1].CLK
clk => addr_rw[2].CLK
clk => addr_rw[3].CLK
clk => addr_rw[4].CLK
clk => addr_rw[5].CLK
clk => addr_rw[6].CLK
clk => addr_rw[7].CLK
clk => data_rd[0]~reg0.CLK
clk => data_rd[1]~reg0.CLK
clk => data_rd[2]~reg0.CLK
clk => data_rd[3]~reg0.CLK
clk => data_rd[4]~reg0.CLK
clk => data_rd[5]~reg0.CLK
clk => data_rd[6]~reg0.CLK
clk => data_rd[7]~reg0.CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => ack_error~reg0.CLK
clk => sda_int.CLK
clk => scl_ena.CLK
clk => busy~reg0.CLK
clk => data_clk.CLK
clk => scl_clk.CLK
clk => data_clk_prev.CLK
clk => stretch.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => state~1.DATAIN
reset_n => data_rd[0]~reg0.ACLR
reset_n => data_rd[1]~reg0.ACLR
reset_n => data_rd[2]~reg0.ACLR
reset_n => data_rd[3]~reg0.ACLR
reset_n => data_rd[4]~reg0.ACLR
reset_n => data_rd[5]~reg0.ACLR
reset_n => data_rd[6]~reg0.ACLR
reset_n => data_rd[7]~reg0.ACLR
reset_n => bit_cnt[0].PRESET
reset_n => bit_cnt[1].PRESET
reset_n => bit_cnt[2].PRESET
reset_n => ack_error~reg0.ACLR
reset_n => sda_int.PRESET
reset_n => scl_ena.ACLR
reset_n => busy~reg0.PRESET
reset_n => stretch.ACLR
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => count[4].ACLR
reset_n => count[5].ACLR
reset_n => count[6].ACLR
reset_n => count[7].ACLR
reset_n => count[8].ACLR
reset_n => state~3.DATAIN
reset_n => data_clk_prev.ENA
reset_n => scl_clk.ENA
reset_n => data_clk.ENA
reset_n => addr_rw[7].ENA
reset_n => addr_rw[6].ENA
reset_n => addr_rw[5].ENA
reset_n => addr_rw[4].ENA
reset_n => addr_rw[3].ENA
reset_n => addr_rw[2].ENA
reset_n => addr_rw[1].ENA
reset_n => addr_rw[0].ENA
reset_n => data_tx[7].ENA
reset_n => data_tx[6].ENA
reset_n => data_tx[5].ENA
reset_n => data_tx[4].ENA
reset_n => data_tx[3].ENA
reset_n => data_tx[2].ENA
reset_n => data_tx[1].ENA
reset_n => data_tx[0].ENA
reset_n => data_rx[7].ENA
reset_n => data_rx[6].ENA
reset_n => data_rx[5].ENA
reset_n => data_rx[4].ENA
reset_n => data_rx[3].ENA
reset_n => data_rx[2].ENA
reset_n => data_rx[1].ENA
reset_n => data_rx[0].ENA
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => process_1.IN1
ena => busy.OUTPUTSELECT
ena => sda_int.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => sda_int.OUTPUTSELECT
ena => Selector0.IN6
ena => Selector18.IN4
ena => Selector17.IN2
ena => Selector22.IN1
addr[0] => addr_rw.DATAB
addr[0] => Equal2.IN6
addr[1] => addr_rw.DATAB
addr[1] => Equal2.IN5
addr[2] => addr_rw.DATAB
addr[2] => Equal2.IN4
addr[3] => addr_rw.DATAB
addr[3] => Equal2.IN3
addr[4] => addr_rw.DATAB
addr[4] => Equal2.IN2
addr[5] => addr_rw.DATAB
addr[5] => Equal2.IN1
addr[6] => addr_rw.DATAB
addr[6] => Equal2.IN0
rw => addr_rw.DATAB
rw => Equal2.IN7
data_wr[0] => data_tx.DATAB
data_wr[0] => Mux4.IN7
data_wr[1] => data_tx.DATAB
data_wr[1] => Mux4.IN6
data_wr[2] => data_tx.DATAB
data_wr[2] => Mux4.IN5
data_wr[3] => data_tx.DATAB
data_wr[3] => Mux4.IN4
data_wr[4] => data_tx.DATAB
data_wr[4] => Mux4.IN3
data_wr[5] => data_tx.DATAB
data_wr[5] => Mux4.IN2
data_wr[6] => data_tx.DATAB
data_wr[6] => Mux4.IN1
data_wr[7] => data_tx.DATAB
data_wr[7] => Mux4.IN0
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[0] <= data_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[1] <= data_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[2] <= data_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[3] <= data_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[4] <= data_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[5] <= data_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[6] <= data_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[7] <= data_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_error <= ack_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda <> sda
scl <> scl


