xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slaveFIFO2b_fpga_top.ucf -p xc6slx16-csg324-3 slaveFIFO2b_fpga_top.ngc slaveFIFO2b_fpga_top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ngd slaveFIFO2b_fpga_top.pcf 
par -w -intstyle ise -ol high -mt off slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ncd slaveFIFO2b_fpga_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml slaveFIFO2b_fpga_top.twx slaveFIFO2b_fpga_top.ncd -o slaveFIFO2b_fpga_top.twr slaveFIFO2b_fpga_top.pcf 
bitgen -intstyle ise -f slaveFIFO2b_fpga_top.ut slaveFIFO2b_fpga_top.ncd 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slaveFIFO2b_fpga_top.ucf -p xc6slx16-csg324-3 slaveFIFO2b_fpga_top.ngc slaveFIFO2b_fpga_top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ngd slaveFIFO2b_fpga_top.pcf 
par -w -intstyle ise -ol high -mt off slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ncd slaveFIFO2b_fpga_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml slaveFIFO2b_fpga_top.twx slaveFIFO2b_fpga_top.ncd -o slaveFIFO2b_fpga_top.twr slaveFIFO2b_fpga_top.pcf 
bitgen -intstyle ise -f slaveFIFO2b_fpga_top.ut slaveFIFO2b_fpga_top.ncd 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slaveFIFO2b_fpga_top.ucf -p xc6slx16-csg324-3 slaveFIFO2b_fpga_top.ngc slaveFIFO2b_fpga_top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ngd slaveFIFO2b_fpga_top.pcf 
par -w -intstyle ise -ol high -mt off slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ncd slaveFIFO2b_fpga_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml slaveFIFO2b_fpga_top.twx slaveFIFO2b_fpga_top.ncd -o slaveFIFO2b_fpga_top.twr slaveFIFO2b_fpga_top.pcf 
bitgen -intstyle ise -f slaveFIFO2b_fpga_top.ut slaveFIFO2b_fpga_top.ncd 
xst -intstyle ise -ifn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul/repo/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slavefifo2b_vhdl_feb20/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "D:/scratch_rahul_new/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul_new/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc D:/scratch_rahul_new/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slaveFIFO2b_fpga_top.ucf -p xc6slx16-csg324-3 slaveFIFO2b_fpga_top.ngc slaveFIFO2b_fpga_top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ngd slaveFIFO2b_fpga_top.pcf 
par -w -intstyle ise -ol high -mt off slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ncd slaveFIFO2b_fpga_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml slaveFIFO2b_fpga_top.twx slaveFIFO2b_fpga_top.ncd -o slaveFIFO2b_fpga_top.twr slaveFIFO2b_fpga_top.pcf 
bitgen -intstyle ise -f slaveFIFO2b_fpga_top.ut slaveFIFO2b_fpga_top.ncd 
xst -intstyle ise -ifn "D:/scratch_rahul_new/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul_new/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc D:/scratch_rahul_new/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slaveFIFO2b_fpga_top.ucf -p xc6slx16-csg324-3 slaveFIFO2b_fpga_top.ngc slaveFIFO2b_fpga_top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ngd slaveFIFO2b_fpga_top.pcf 
par -w -intstyle ise -ol high -mt off slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ncd slaveFIFO2b_fpga_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml slaveFIFO2b_fpga_top.twx slaveFIFO2b_fpga_top.ncd -o slaveFIFO2b_fpga_top.twr slaveFIFO2b_fpga_top.pcf 
bitgen -intstyle ise -f slaveFIFO2b_fpga_top.ut slaveFIFO2b_fpga_top.ncd 
xst -intstyle ise -ifn "D:/scratch_rahul_new/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul_new/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc D:/scratch_rahul_new/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slaveFIFO2b_fpga_top.ucf -p xc6slx16-csg324-3 slaveFIFO2b_fpga_top.ngc slaveFIFO2b_fpga_top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ngd slaveFIFO2b_fpga_top.pcf 
par -w -intstyle ise -ol high -mt off slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ncd slaveFIFO2b_fpga_top.pcf 
bitgen -intstyle ise -f slaveFIFO2b_fpga_top.ut slaveFIFO2b_fpga_top.ncd 
xst -intstyle ise -ifn "D:/scratch_rahul_new/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul_new/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc D:/scratch_rahul_new/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slaveFIFO2b_fpga_top.ucf -p xc6slx16-csg324-3 slaveFIFO2b_fpga_top.ngc slaveFIFO2b_fpga_top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ngd slaveFIFO2b_fpga_top.pcf 
par -w -intstyle ise -ol high -mt off slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ncd slaveFIFO2b_fpga_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml slaveFIFO2b_fpga_top.twx slaveFIFO2b_fpga_top.ncd -o slaveFIFO2b_fpga_top.twr slaveFIFO2b_fpga_top.pcf 
bitgen -intstyle ise -f slaveFIFO2b_fpga_top.ut slaveFIFO2b_fpga_top.ncd 
xst -intstyle ise -ifn "D:/scratch_rahul_new/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.xst" -ofn "D:/scratch_rahul_new/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc D:/scratch_rahul_new/cypress/slaveFIFO/fpga_slavefifo2b_vhdl/slaveFIFO2b_fpga_top.ucf -p xc6slx16-csg324-3 slaveFIFO2b_fpga_top.ngc slaveFIFO2b_fpga_top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ngd slaveFIFO2b_fpga_top.pcf 
par -w -intstyle ise -ol high -mt off slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ncd slaveFIFO2b_fpga_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml slaveFIFO2b_fpga_top.twx slaveFIFO2b_fpga_top.ncd -o slaveFIFO2b_fpga_top.twr slaveFIFO2b_fpga_top.pcf 
bitgen -intstyle ise -f slaveFIFO2b_fpga_top.ut slaveFIFO2b_fpga_top.ncd 
xst -intstyle ise -ifn "C:/RSKV/Work_proj/Application notes/Q314/AN65974/001-65974_0J_S/001-65974/AN65974 - Source files for FPGA code and FX3 firmware/FPGA Source files/fx3_slaveFIFO2b_xilinx/fpga_slavefifo2b_vhdl/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.xst" -ofn "C:/RSKV/Work_proj/Application notes/Q314/AN65974/001-65974_0J_S/001-65974/AN65974 - Source files for FPGA code and FX3 firmware/FPGA Source files/fx3_slaveFIFO2b_xilinx/fpga_slavefifo2b_vhdl/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.syr" 
xst -intstyle ise -ifn "C:/RSKV/Work_proj/Application notes/Q314/AN65974/001-65974_0J_S/001-65974/Source/FPGA Source files/fx3_slaveFIFO2b_xilinx/fpga_slavefifo2b_vhdl/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.xst" -ofn "C:/RSKV/Work_proj/Application notes/Q314/AN65974/001-65974_0J_S/001-65974/Source/FPGA Source files/fx3_slaveFIFO2b_xilinx/fpga_slavefifo2b_vhdl/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc "C:/RSKV/Work_proj/Application notes/Q314/AN65974/001-65974_0J_S/001-65974/Source/FPGA Source files/fx3_slaveFIFO2b_xilinx/fpga_slavefifo2b_vhdl/slaveFIFO2b_fpga_top.ucf" -p xc6slx16-csg324-3 "slaveFIFO2b_fpga_top.ngc" slaveFIFO2b_fpga_top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ngd slaveFIFO2b_fpga_top.pcf 
par -w -intstyle ise -ol high -mt off slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ncd slaveFIFO2b_fpga_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml slaveFIFO2b_fpga_top.twx slaveFIFO2b_fpga_top.ncd -o slaveFIFO2b_fpga_top.twr slaveFIFO2b_fpga_top.pcf 
bitgen -intstyle ise -f slaveFIFO2b_fpga_top.ut slaveFIFO2b_fpga_top.ncd 
xst -intstyle ise -ifn "C:/RSKV/Work_proj/Application notes/Q314/AN65974/001-65974_0J_S/001-65974/Source/FPGA Source files/fx3_slaveFIFO2b_xilinx/fpga_slavefifo2b_vhdl/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.xst" -ofn "C:/RSKV/Work_proj/Application notes/Q314/AN65974/001-65974_0J_S/001-65974/Source/FPGA Source files/fx3_slaveFIFO2b_xilinx/fpga_slavefifo2b_vhdl/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc "C:/RSKV/Work_proj/Application notes/Q314/AN65974/001-65974_0J_S/001-65974/Source/FPGA Source files/fx3_slaveFIFO2b_xilinx/fpga_slavefifo2b_vhdl/slaveFIFO2b_fpga_top.ucf" -p xc6slx16-csg324-3 "slaveFIFO2b_fpga_top.ngc" slaveFIFO2b_fpga_top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ngd slaveFIFO2b_fpga_top.pcf 
par -w -intstyle ise -ol high -mt off slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ncd slaveFIFO2b_fpga_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml slaveFIFO2b_fpga_top.twx slaveFIFO2b_fpga_top.ncd -o slaveFIFO2b_fpga_top.twr slaveFIFO2b_fpga_top.pcf 
bitgen -intstyle ise -f slaveFIFO2b_fpga_top.ut slaveFIFO2b_fpga_top.ncd 
xst -intstyle ise -ifn "C:/RSKV/Work_proj/Application notes/Q314/AN65974/001-65974_0J_S/001-65974/Source/FPGA Source files/fx3_slaveFIFO2b_xilinx/fpga_slavefifo2b_vhdl/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.xst" -ofn "C:/RSKV/Work_proj/Application notes/Q314/AN65974/001-65974_0J_S/001-65974/Source/FPGA Source files/fx3_slaveFIFO2b_xilinx/fpga_slavefifo2b_vhdl/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc "C:/RSKV/Work_proj/Application notes/Q314/AN65974/001-65974_0J_S/001-65974/Source/FPGA Source files/fx3_slaveFIFO2b_xilinx/fpga_slavefifo2b_vhdl/slaveFIFO2b_fpga_top.ucf" -p xc6slx16-csg324-3 "slaveFIFO2b_fpga_top.ngc" slaveFIFO2b_fpga_top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ngd slaveFIFO2b_fpga_top.pcf 
par -w -intstyle ise -ol high -mt off slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ncd slaveFIFO2b_fpga_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml slaveFIFO2b_fpga_top.twx slaveFIFO2b_fpga_top.ncd -o slaveFIFO2b_fpga_top.twr slaveFIFO2b_fpga_top.pcf 
bitgen -intstyle ise -f slaveFIFO2b_fpga_top.ut slaveFIFO2b_fpga_top.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc "C:/RSKV/Work_proj/Application notes/Q314/AN65974/001-65974_0J_S/001-65974/Source/FPGA Source files/fx3_slaveFIFO2b_xilinx/fpga_slavefifo2b_vhdl/slaveFIFO2b_fpga_top.ucf" -p xc6slx16-csg324-3 "slaveFIFO2b_fpga_top.ngc" slaveFIFO2b_fpga_top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ngd slaveFIFO2b_fpga_top.pcf 
par -w -intstyle ise -ol high -mt off slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ncd slaveFIFO2b_fpga_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml slaveFIFO2b_fpga_top.twx slaveFIFO2b_fpga_top.ncd -o slaveFIFO2b_fpga_top.twr slaveFIFO2b_fpga_top.pcf 
bitgen -intstyle ise -f slaveFIFO2b_fpga_top.ut slaveFIFO2b_fpga_top.ncd 
xst -intstyle ise -ifn "C:/Users/savj/Desktop/AN65974/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_xilinx/fpga_slavefifo2b_vhdl/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.xst" -ofn "C:/Users/savj/Desktop/AN65974/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_xilinx/fpga_slavefifo2b_vhdl/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc "C:/Users/savj/Desktop/AN65974/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_xilinx/fpga_slavefifo2b_vhdl/slaveFIFO2b_fpga_top.ucf" -p xc6slx16-csg324-3 "slaveFIFO2b_fpga_top.ngc" slaveFIFO2b_fpga_top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ngd slaveFIFO2b_fpga_top.pcf 
par -w -intstyle ise -ol high -mt off slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ncd slaveFIFO2b_fpga_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml slaveFIFO2b_fpga_top.twx slaveFIFO2b_fpga_top.ncd -o slaveFIFO2b_fpga_top.twr slaveFIFO2b_fpga_top.pcf 
bitgen -intstyle ise -f slaveFIFO2b_fpga_top.ut slaveFIFO2b_fpga_top.ncd 
xst -intstyle ise -ifn "/home/ise/share/CYUSB3KIT-003_with_SP605_xilinx/fpga_source_code/fpga_slavefifo2b_vhdl/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.xst" -ofn "/home/ise/share/CYUSB3KIT-003_with_SP605_xilinx/fpga_source_code/fpga_slavefifo2b_vhdl/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc /home/ise/share/CYUSB3KIT-003_with_SP605_xilinx/fpga_source_code/fpga_slavefifo2b_vhdl/slaveFIFO2b_fpga_top.ucf -p xc6slx45t-fgg484-3 slaveFIFO2b_fpga_top.ngc slaveFIFO2b_fpga_top.ngd  
map -intstyle ise -p xc6slx45t-fgg484-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ngd slaveFIFO2b_fpga_top.pcf 
par -w -intstyle ise -ol high -mt off slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ncd slaveFIFO2b_fpga_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml slaveFIFO2b_fpga_top.twx slaveFIFO2b_fpga_top.ncd -o slaveFIFO2b_fpga_top.twr slaveFIFO2b_fpga_top.pcf 
bitgen -intstyle ise -f slaveFIFO2b_fpga_top.ut slaveFIFO2b_fpga_top.ncd 
bitgen -intstyle ise -f slaveFIFO2b_fpga_top.ut slaveFIFO2b_fpga_top.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc /home/barrachina/Documents/MIMAC/CYUSB3KIT-003_with_SP605_xilinx/fpga_source_code/fpga_slavefifo2b_vhdl/slaveFIFO2b_fpga_top.ucf -p xc6slx45t-fgg484-3 slaveFIFO2b_fpga_top.ngc slaveFIFO2b_fpga_top.ngd  
map -intstyle ise -p xc6slx45t-fgg484-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ngd slaveFIFO2b_fpga_top.pcf 
par -w -intstyle ise -ol high -mt off slaveFIFO2b_fpga_top_map.ncd slaveFIFO2b_fpga_top.ncd slaveFIFO2b_fpga_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml slaveFIFO2b_fpga_top.twx slaveFIFO2b_fpga_top.ncd -o slaveFIFO2b_fpga_top.twr slaveFIFO2b_fpga_top.pcf 
vhdtdtfi -lib work ../../rtl_vhdl/SlaveFIFO2b/fifo.vhd -lib work ../../rtl_vhdl/SlaveFIFO2b/slaveFIFO2b_ZLP.vhd -lib work ../../rtl_vhdl/SlaveFIFO2b/slaveFIFO2b_streamOUT.vhd -lib work ../../rtl_vhdl/SlaveFIFO2b/slaveFIFO2b_streamIN.vhd -lib work ../../rtl_vhdl/SlaveFIFO2b/slaveFIFO2b_partial.vhd -lib work ../../rtl_vhdl/SlaveFIFO2b/slaveFIFO2b_loopback.vhd -lib work ../clk_wiz_v3_6_2.vhd -lib work ../../rtl_vhdl/SlaveFIFO2b/slaveFIFO2b_fpga_top.vhd -prj slavefifo2b_vhdl_feb20 -o slaveFIFO2b_fpga_top.spl -module slaveFIFO2b_fpga_top -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 slaveFIFO2b_fpga_top.spl /home/barrachina/Documents/MIMAC/CYUSB3KIT-003_with_SP605_xilinx/fpga_source_code/fpga_slavefifo2b_vhdl/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.sym 
xst -intstyle ise -ifn "/home/barrachina/Documents/MIMAC/CYUSB3KIT-003_with_SP605_xilinx/fpga_source_code/fpga_slavefifo2b_vhdl/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.xst" -ofn "/home/barrachina/Documents/MIMAC/CYUSB3KIT-003_with_SP605_xilinx/fpga_source_code/fpga_slavefifo2b_vhdl/fx3_slavefifo2b_vhdl_proj/slaveFIFO2b_fpga_top.syr" 
