# Up-Counter
An Up Counter is used to count by incrementing the present output on the specified edge of clock. A counter can be made asynchronous or synchronous.
* In this verilog code, counter is a 4 bit up counter that is edge triggered and can count upto 15 (1111 in binary). It resets to 0 after counting till 15.

## Toolchain
* Xilinx ISE for synthesis
* Isim for simulation

### RTL schematic
![image](https://user-images.githubusercontent.com/76483382/219962530-fe76a2f1-f899-46d4-958b-482f0815fc0c.png)
