### Introduction
It is a final project of National Tsing Hua University (NTHU) EE429200 IC Design Laboratory.
1. A 32-bit in-order 6-stage pipeline dual-issue RISC-V CPU Core with I/D Cache in support of RV32IM.
2. Synthesizable at 100MHz with 3.63 CoreMark/MHz

### Detail Report
[Report][1]

[1]: https://github.com/chenjunhao0315/riscv/blob/main/DOC/G18_finalproject.pdf

### Usage
1. `cd RTL/sim`
2. `python run_tp.py --case <case_name>`
