$date
	Wed Aug 12 02:50:47 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! f $end
$var reg 2 " s [1:0] $end
$var reg 4 # w [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
b0 "
x!
$end
#5
0!
b1 "
b100 #
#10
1!
b11 "
b1001 #
#15
0!
b1 "
b1101 #
#20
1!
b10 "
b101 #
#25
0!
b1 "
b1 #
#30
1!
b110 #
#35
b0 "
b1101 #
#40
0!
b10 "
b1001 #
#45
1!
b101 #
#50
0!
b11 "
#55
b10 #
#60
b10 "
#65
b1 "
b1000 #
#70
b1100 #
#75
b1101 #
#80
0!
b10 "
b11 #
#85
0!
b0 "
b0 #
#90
1!
b1 "
b1010 #
#95
0!
b11 "
b110 #
#100
1!
b1101 #
